

78K0R/Lx3

User's Manual: Hardware

16-Bit Single-Chip Microcontrollers

All information contained in these materials, including products and product specifications, represents information on the product at the time of publication and is subject to change by Renesas Electronics Corp. without notice. Please review the latest information published by Renesas Electronics Corp. through various means, including the Renesas Electronics Corp. website (http://www.renesas.com).

Notice

- 1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
- Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights
 of third parties by or arising from the use of Renesas Electronics products or technical information described in this document.
 No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights
 of Renesas Electronics or others.
- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
 - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
 - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; safety equipment; and medical equipment not specifically designed for life support.
 - "Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
- 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

NOTES FOR CMOS DEVICES

- (1) VOLTAGE APPLICATION WAVEFORM AT INPUT PIN: Waveform distortion due to input noise or a reflected wave may cause malfunction. If the input of the CMOS device stays in the area between VIL (MAX) and VIH (MIN) due to noise, etc., the device may malfunction. Take care to prevent chattering noise from entering the device when the input level is fixed, and also in the transition period when the input level passes through the area between VIL (MAX) and VIH (MIN).
- (2) HANDLING OF UNUSED INPUT PINS: Unconnected CMOS device inputs can be cause of malfunction. If an input pin is unconnected, it is possible that an internal input level may be generated due to noise, etc., causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND via a resistor if there is a possibility that it will be an output pin. All handling related to unused pins must be judged separately for each device and according to related specifications governing the device.
- (3) PRECAUTION AGAINST ESD: A strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it when it has occurred. Environmental control must be adequate. When it is dry, a humidifier should be used. It is recommended to avoid using insulators that easily build up static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work benches and floors should be grounded. The operator should be grounded using a wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with mounted semiconductor devices.
- (4) STATUS BEFORE INITIALIZATION: Power-on does not necessarily define the initial status of a MOS device. Immediately after the power source is turned ON, devices with reset functions have not yet been initialized. Hence, power-on does not guarantee output pin levels, I/O settings or contents of registers. A device is not initialized until the reset signal is received. A reset operation must be executed immediately after power-on for devices with reset functions.
- (5) POWER ON/OFF SEQUENCE: In the case of a device that uses different power supplies for the internal operation and external interface, as a rule, switch on the external power supply after switching on the internal power supply. When switching the power supply off, as a rule, switch off the external power supply and then the internal power supply. Use of the reverse power on/off sequences may result in the application of an overvoltage to the internal elements of the device, causing malfunction and degradation of internal elements due to the passage of an abnormal current. The correct power on/off sequence must be judged separately for each device and according to related specifications governing the device.
- (6) INPUT OF SIGNAL DURING POWER OFF STATE: Do not input signals or an I/O pull-up power supply while the device is not powered. The current injection that results from input of such a signal or I/O pull-up power supply may cause malfunction and the abnormal current that passes in the device at this time may cause degradation of internal elements. Input of signals during the power off state must be judged separately for each device and according to related specifications governing the device.

How to Use This Manual

Readers

This manual is intended for user engineers who wish to understand the functions of the 78K0R/Lx3 microcontrollers and design and develop application systems and programs for these devices.

The target products are as follows.

<R>

- 78K0R/LF3: μPD78F1500A, 78F1501A, 78F1502A, 78F1510A, 78F1512A
- 78K0R/LG3: μPD78F1503A, 78F1504A, 78F1505A, 78F1513A, 78F1515A
- 78K0R/LH3: μPD78F1506A, 78F1507A, 78F1508A, 78F1516A, 78F1518A

Purpose

This manual is intended to give users an understanding of the functions described in the **Organization** below.

Organization

The manual for the 78K0R/Lx3 microcontrollers is separated into two parts: this manual and the instructions edition (common to the 78K0R Microcontroller Series).

78K0R/Lx3 Preliminary User's Manual (This Manual)

78K0R Microcontrollers User's Manual Instructions

- · Pin functions
- Internal block functions
- Interrupts
- Other on-chip peripheral functions
- · Electrical specifications

- · CPU functions
- Instruction set
- Explanation of each instruction

How to Read This Manual

It is assumed that the readers of this manual have general knowledge of electrical engineering, logic circuits, and microcontrollers.

- To gain a general understanding of functions:
 - → Read this manual in the order of the **CONTENTS**. The mark "<R>" shows major revised points. The revised points can be easily searched by copying an "<R>" in the PDF file and specifying it in the "Find what." field.
- How to interpret the register format:
 - → For a bit number enclosed in angle brackets, the bit name is defined as a reserved word in the RA78K0R, and is defined as an sfr variable using the #pragma sfr directive in the CC78K0R.
- To know details of the 78K0R Series instructions:
 - → Refer to the separate document 78K0R Microcontrollers Instructions User's Manual (R01US0029E).

Conventions Data significance: Higher digits on the left and lower digits on the right

Remark: Supplementary information

Numerical representations: Binary ····×××× or ××××B

Decimal ····×××
Hexadecimal ····×××H

However, preliminary versions are not marked as such.

Documents Related to Devices

Document Name	Document No.
78K0R/Lx3 User's Manual Hardware	This manual
78K0R Microcontrollers Instructions User's Manual	R01US0029E

Documents Related to Development Tools (Software) (User's Manuals)

Document Name		Document No.
CC78K0R Ver. 2.00 C Compiler	Operation	U18549E
	Language	U18548E
RA78K0R Ver. 1.20 Assembler Package	Operation	U18547E
	Language	U18546E
SM+ System Simulator	Operation	U18601E
	User Open Interface	U18212E
PM+ Ver. 6.30		U18416E
ID78K0R-QB Ver. 3.20 Integrated Debugger	Operation	U17839E

Documents Related to Development Tools (Hardware) (User's Manuals)

Document Name	Document No.
QB-78K0RLX3 In-Circuit Emulator	U19336E
QB-MINI2 On-Chip Debug Emulator with Programming Function	U18371E

Documents Related to Flash Memory Programming (User's Manuals)

Document Name		Document No.
PG-FP5 Flash Memory Programmer		R20UT0008E
QB-Programmer Programming GUI	Operation	U18527E

Caution The related documents listed above are subject to change without notice. Be sure to use the latest version of each document when designing.

Other Documents

Document Name	Document No.
RENESAS MICROCOMPUTER GENERAL CATALOG	R01CS0001E
SEMICONDUCTOR SELECTION GUIDE - Products and Packages -	X13769X
Semiconductor Device Mount Manual	Note
Quality Grades on NEC Semiconductor Devices	C11531E
NEC Semiconductor Device Reliability/Quality Control System	C10983E
Guide to Prevent Damage for Semiconductor Devices by Electrostatic Discharge (ESD)	C11892E

<R>Note See the "Semiconductor Device Mount Manual" website (http://www.renesas.com/prod/package/manual/index.html).

Caution The related documents listed above are subject to change without notice. Be sure to use the latest version of each document when designing.

All trademarks and registered trademarks are the property of their respective owners.

EEPROM is a trademark of Renesas Electronics Corporation.

Windows is a registered trademark or trademark of Microsoft Corporation in the United States and/or other countries. SuperFlash is a registered trademark of Silicon Storage Technology, Inc. in several countries including the United States and Japan.

CONTENTS

CHAPTER	1 OUTLINE	1
1.1 Fea	atures	1
1.2 Ord	dering Information	3
1.3 Pin	Configuration (Top View)	4
1	I.3.1 78K0R/LF3	4
1	I.3.2 78K0R/LG3	7
1	I.3.3 78K0R/LH3	10
1.4 Blo	ock Diagram	13
1	I.4.1 78K0R/LF3	13
1	1.4.2 78K0R/LG3	15
	1.4.3 78K0R/LH3	
1.5 Ou	tline of Functions	19
CHAPTER	2 PIN FUNCTIONS	23
2.1 Pin	Function List	23
2	2.1.1 78K0R/LF3	24
2	2.1.2 78K0R/LG3	30
2	2.1.3 78K0R/LH3	36
2.2 Des	scription of Pin Functions	43
2	2.2.1 P00 to P02	43
2	2.2.2 P10 to P17	44
2	2.2.3 P20 to P27	46
2	2.2.4 P30 to P34	47
2	2.2.5 P40, P41	48
2	2.2.6 P50 to P57	49
2	2.2.7 P60, P61	50
	2.2.8 P70 to P77	
2	2.2.9 P80 to P87	52
	2.2.10 P90 to P97	
	2.2.11 P100 to P102	
	2.2.12 P110, P111	
	2.2.13 P120 to P124	
	2.2.14 P130	
	2.2.15 P140 to P147	
	2.2.16 P150 to P152, P157	
	2.2.17 COM0 to COM7	
	2.2.18 SEGxx	_
	2.2.19 VLC0 to VLC3	
	2.2.20 VREFOUT/AVREFP (µ PD78F150xA only)	
	2.2.21 AVREF (μ PD78F151xA only)	
	2.2.22 RESET	
	2.2.23 REGC	
	2.2.24 FLMD0	
	2.2.25 AVDD0, AVDD1, AVDD, EVDD1, AVSS, EVDD, EVSS, VDD, VSS	
	I/O Circuits and Recommended Connection of Unused Pins	
2	2.3.1 78K0R/LF3	bU

2.3.2 78K0R/LG3	63
2.3.3 78K0R/LH3	66
CHAPTER 3 CPU ARCHITECTURE	74
3.1 Memory Space	74
3.1.1 Internal program memory space	
3.1.2 Mirror area	
3.1.3 Internal data memory space	
3.1.4 Special function register (SFR) area	
3.1.5 Extended special function register (2nd SFR: 2nd Special Function Register) area	
3.1.6 Data memory addressing	
3.2 Processor Registers	
3.2.1 Control registers	
3.2.2 General-purpose registers	
3.2.3 ES and CS registers	
3.2.4 Special function registers (SFRs)	
3.2.5 Extended special function registers (2nd SFRs: 2nd Special Function Registers)	
3.3 Instruction Address Addressing	
_	
3.3.1 Relative addressing	
3.3.2 Immediate addressing	
3.3.3 Table indirect addressing	
3.3.4 Register direct addressing	
3.4 Addressing for Processing Data Addresses	
3.4.1 Implied addressing	
3.4.2 Register addressing	
3.4.3 Direct addressing	
3.4.4 Short direct addressing	
3.4.5 SFR addressing	
3.4.6 Register indirect addressing	
3.4.7 Based addressing	
3.4.8 Based indexed addressing	
3.4.9 Stack addressing	120
CHAPTER 4 PORT FUNCTIONS	121
CHAFTER 4 FORT TONOTIONS	
4.1 Port Functions	
4.2 Port Configuration	
4.2.1 Port 0	
4.2.2 Port 1	133
4.2.3 Port 2	138
4.2.4 Port 3	
4.2.5 Port 4	144
4.2.6 Port 5	146
4.2.7 Port 6	
4.2.8 Port 7	151
4.2.9 Port 8	156
4.2.10 Port 9	162
4.2.11 Port 10	165
4.2.12 Port 11	167
4.2.13 Port 12	168

4.2.14 Port 13	172
4.2.15 Port 14	173
4.2.16 Port 15	176
4.3 Registers Controlling Port Function	180
4.4 Port Function Operations	197
4.4.1 Writing to I/O port	197
4.4.2 Reading from I/O port	197
4.4.3 Operations on I/O port	197
4.4.4 Connecting to external device with different power potential (2.5 V, 3 V)	198
4.5 Settings of Port Mode Register and Output Latch When Using Alternate Function	on200
4.6 Cautions on 1-bit Manipulation Instruction for Port Register n (Pn)	205
CHAPTER 5 CLOCK GENERATOR	206
5.1 Functions of Clock Generator	206
5.2 Configuration of Clock Generator	207
5.3 Registers Controlling Clock Generator	
5.4 System Clock Oscillator	
5.4.1 X1 oscillator	
5.4.2 XT1 oscillator	
5.4.3 Internal high-speed oscillator	
5.4.4 Internal low-speed oscillator	
5.4.5 Prescaler	
5.5 Clock Generator Operation	
5.6 Controlling Clock	
5.6.1 Example of controlling high-speed system clock	
5.6.2 Example of controlling internal high-speed oscillation clock	
5.6.3 Example of controlling subsystem clock	
5.6.4 Example of controlling internal low-speed oscillation clock	
5.6.5 CPU clock status transition diagram	
5.6.6 Condition before changing CPU clock and processing after changing CPU clock	
5.6.7 Time required for switchover of CPU clock and main system clock	
5.6.8 Conditions before clock oscillation is stopped	
Color Conditions Soloro Good Colora Colorada Condition in Colorada Condition in Colorada Condition in Colorada	200
CHAPTER 6 TIMER ARRAY UNIT	251
6.1 Functions of Timer Array Unit	253
6.1.1 Functions of each channel when it operates independently	
6.1.2 Functions of each channel when it operates with another channel	
6.1.3 LIN-bus supporting function (channel 7 of timer array unit 0 only)	
6.2 Configuration of Timer Array Unit	
6.3 Registers Controlling Timer Array Unit	
6.4 Channel Output (TOpq pin) Control	
6.4.1 TOpq pin output circuit configuration	
6.4.2 TOpq Pin Output Setting	
6.4.3 Cautions on Channel Output Operation	
·	
6.4.4 Collective manipulation of TOpq bits	
6.4.5 Timer Interrupt and TOpq Pin Output at Operation Start	
•	
6.5.1 Edge detection circuit	
6.6 Basic Function of Timer Array Unit	297

6.6.1 Overview of single-operation function and combination operation function	297
6.6.2 Basic rules of combination operation function	297
6.6.3 Applicable range of basic rules of combination operation function	298
6.7 Operation of Timer Array Unit as Independent Channel	299
6.7.1 Operation as interval timer/square wave output	299
6.7.2 Operation as external event counter	
6.7.3 Operation as frequency divider	
6.7.4 Operation as input pulse interval measurement	
6.7.5 Operation as input signal high-/low-level width measurement	
6.8 Operation of Plural Channels of Timer Array Unit	
6.8.1 Operation as PWM function	
6.8.2 Operation as one-shot pulse output function	
6.8.3 Operation as multiple PWM output function	337
CHAPTER 7 REAL-TIME COUNTER	345
7.1 Functions of Real-Time Counter	345
7.2 Configuration of Real-Time Counter	345
7.3 Registers Controlling Real-Time Counter	347
7.4 Real-Time Counter Operation	362
7.4.1 Starting operation of real-time counter	
7.4.2 Shifting to STOP mode after starting operation	
7.4.3 Reading/writing real-time counter	
7.4.4 Setting alarm of real-time counter	
7.4.5 1 Hz output of real-time counter	
7.4.6 32.768 kHz output of real-time counter	
7.4.7 512 Hz or 16.384 kHz output of real-time counter	
7.4.8 Example of watch error correction of real-time counter	369
CHAPTER 8 WATCHDOG TIMER	374
8.1 Functions of Watchdog Timer	374
8.2 Configuration of Watchdog Timer	375
8.3 Register Controlling Watchdog Timer	
8.4 Operation of Watchdog Timer	
8.4.1 Controlling operation of watchdog timer	377
8.4.2 Setting overflow time of watchdog timer	
8.4.3 Setting window open period of watchdog timer	
8.4.4 Setting watchdog timer interval interrupt	380
CHAPTER 9 CLOCK OUTPUT/BUZZER OUTPUT CONTROLLER	381
9.1 Functions of Clock Output/Buzzer Output Controller	
9.2 Configuration of Clock Output/Buzzer Output Controller	
9.3 Registers Controlling Clock Output/Buzzer Output Controller	
9.4 Operations of Clock Output/Buzzer Output Controller	
9.4.1 Operation as output pin	384
CHAPTER 10 12-BIT A/D CONVERTER (μPD78F150xA),	
10-BIT A/D CONVERTER (μ PD78F151xA)	385
10.1 Function of A/D Converter	385
10.2 Configuration of A/D Converter	

	Registers Used in A/D Converter	
10.4	A/D Converter Operations	403
	10.4.1 Basic operations of A/D converter	403
	10.4.2 Input voltage and conversion results	405
	10.4.3 A/D converter operation modes	
	How to Read A/D Converter Characteristics Table	
10.6	Cautions for A/D Converter	414
CHAPTE	ER 11 D/A CONVERTER (μ PD78F150xA only)	418
	Function of D/A Converter	
	Configuration of D/A Converter	
	Registers Used in D/A Converter	
11.4	Operation of D/A Converter	
	11.4.1 Operation in normal mode	
	11.4.2 Operation in real-time output mode	
11.5	Cautions for D/A Converter	424
CHAPTE	R 12 OPERATIONAL AMPLIFIER (μ PD78F150xA only)	425
	Function of Operational Amplifier	
	Configuration of Operational Amplifier	
12.3	Amplifier Registers Used in Operational Amplifier	427
12.4	Operational Amplifier Operations	433
	12.4.1 Single AMP Mode	433
СНАРТЕ	R 13 VOLTAGE REFERENCE (μ PD78F150xA only)	434
	Function of Voltage Reference	434
13.1	Function of Voltage Reference Configuration of Voltage Reference	
13.1 13.2	_	434
13.1 13.2 13.3	Configuration of Voltage Reference	434 435
13.1 13.2 13.3	Configuration of Voltage Reference Amplifier Registers Used in Voltage Reference	434 435 437
13.1 13.2 13.3 13.4	Configuration of Voltage Reference Amplifier Registers Used in Voltage Reference Voltage Reference Operations	
13.1 13.2 13.3 13.4 13.5	Configuration of Voltage Reference Amplifier Registers Used in Voltage Reference Voltage Reference Operations 13.4.1 Reference voltage output mode	434 435 437 437
13.1 13.2 13.3 13.4 13.5 CHAPTE	Configuration of Voltage Reference Amplifier Registers Used in Voltage Reference Voltage Reference Operations 13.4.1 Reference voltage output mode Cautions for Voltage Reference	434 435 437 437 438
13.1 13.2 13.3 13.4 13.5 CHAPTE	Configuration of Voltage Reference Amplifier Registers Used in Voltage Reference Voltage Reference Operations 13.4.1 Reference voltage output mode Cautions for Voltage Reference ER 14 SERIAL ARRAY UNIT	434 435 437 437 438
13.1 13.2 13.3 13.4 13.5 CHAPTE	Configuration of Voltage Reference Amplifier Registers Used in Voltage Reference Voltage Reference Operations 13.4.1 Reference voltage output mode Cautions for Voltage Reference ER 14 SERIAL ARRAY UNIT Functions of Serial Array Unit	434437437438439
13.1 13.2 13.3 13.4 13.5 CHAPTE	Configuration of Voltage Reference Amplifier Registers Used in Voltage Reference Voltage Reference Operations 13.4.1 Reference voltage output mode Cautions for Voltage Reference ER 14 SERIAL ARRAY UNIT Functions of Serial Array Unit 14.1.1 3-wire serial I/O (CSI00, CSI01, CSI10, CSI20)	434437437437438439439
13.1 13.2 13.3 13.4 13.5 CHAPTE 14.1	Configuration of Voltage Reference Amplifier Registers Used in Voltage Reference Voltage Reference Operations 13.4.1 Reference voltage output mode Cautions for Voltage Reference ER 14 SERIAL ARRAY UNIT Functions of Serial Array Unit 14.1.1 3-wire serial I/O (CSI00, CSI01, CSI10, CSI20) 14.1.2 UART (UART0, UART1, UART2, UART3)	434437437438439439
13.1 13.2 13.3 13.4 13.5 CHAPTE 14.1	Configuration of Voltage Reference Amplifier Registers Used in Voltage Reference Voltage Reference Operations 13.4.1 Reference voltage output mode Cautions for Voltage Reference ER 14 SERIAL ARRAY UNIT Functions of Serial Array Unit 14.1.1 3-wire serial I/O (CSI00, CSI01, CSI10, CSI20) 14.1.2 UART (UART0, UART1, UART2, UART3) 14.1.3 Simplified I ² C (IIC10, IIC20)	434437437438439439440441
13.1 13.2 13.3 13.4 13.5 CHAPTE 14.1	Configuration of Voltage Reference Amplifier Registers Used in Voltage Reference Voltage Reference Operations 13.4.1 Reference voltage output mode Cautions for Voltage Reference ER 14 SERIAL ARRAY UNIT Functions of Serial Array Unit 14.1.1 3-wire serial I/O (CSI00, CSI01, CSI10, CSI20) 14.1.2 UART (UART0, UART1, UART2, UART3) 14.1.3 Simplified I ² C (IIC10, IIC20) Configuration of Serial Array Unit	434435437438439439440441
13.1 13.2 13.3 13.4 13.5 CHAPTE 14.1	Configuration of Voltage Reference Amplifier Registers Used in Voltage Reference Voltage Reference Operations 13.4.1 Reference voltage output mode Cautions for Voltage Reference ER 14 SERIAL ARRAY UNIT Functions of Serial Array Unit 14.1.1 3-wire serial I/O (CSI00, CSI01, CSI10, CSI20) 14.1.2 UART (UARTO, UART1, UART2, UART3) 14.1.3 Simplified I ² C (IIC10, IIC20) Configuration of Serial Array Unit Registers Controlling Serial Array Unit	434437437438439439440441446
13.1 13.2 13.3 13.4 13.5 CHAPTE 14.1 14.2 14.3 14.4	Configuration of Voltage Reference Amplifier Registers Used in Voltage Reference Voltage Reference Operations 13.4.1 Reference voltage output mode Cautions for Voltage Reference ER 14 SERIAL ARRAY UNIT. Functions of Serial Array Unit. 14.1.1 3-wire serial I/O (CSI00, CSI01, CSI10, CSI20) 14.1.2 UART (UARTO, UART1, UART2, UART3) 14.1.3 Simplified I ² C (IIC10, IIC20). Configuration of Serial Array Unit Registers Controlling Serial Array Unit. Operation stop mode 14.4.1 Stopping the operation by units. 14.4.2 Stopping the operation by channels.	434435437438439439440441469470
13.1 13.2 13.3 13.4 13.5 CHAPTE 14.1 14.2 14.3 14.4	Configuration of Voltage Reference Amplifier Registers Used in Voltage Reference Voltage Reference Operations 13.4.1 Reference voltage output mode Cautions for Voltage Reference ER 14 SERIAL ARRAY UNIT Functions of Serial Array Unit. 14.1.1 3-wire serial I/O (CSI00, CSI01, CSI10, CSI20) 14.1.2 UART (UART0, UART1, UART2, UART3) 14.1.3 Simplified I ² C (IIC10, IIC20) Configuration of Serial Array Unit Registers Controlling Serial Array Unit Operation stop mode 14.4.1 Stopping the operation by units	434435437438439439440441469470
13.1 13.2 13.3 13.4 13.5 CHAPTE 14.1 14.2 14.3 14.4	Configuration of Voltage Reference Amplifier Registers Used in Voltage Reference Voltage Reference Operations 13.4.1 Reference voltage output mode Cautions for Voltage Reference ER 14 SERIAL ARRAY UNIT. Functions of Serial Array Unit. 14.1.1 3-wire serial I/O (CSI00, CSI01, CSI10, CSI20) 14.1.2 UART (UARTO, UART1, UART2, UART3) 14.1.3 Simplified I ² C (IIC10, IIC20). Configuration of Serial Array Unit Registers Controlling Serial Array Unit. Operation stop mode 14.4.1 Stopping the operation by units. 14.4.2 Stopping the operation by channels.	434437437438439439440441446469470
13.1 13.2 13.3 13.4 13.5 CHAPTE 14.1 14.2 14.3 14.4	Configuration of Voltage Reference Amplifier Registers Used in Voltage Reference Voltage Reference Operations 13.4.1 Reference voltage output mode Cautions for Voltage Reference ER 14 SERIAL ARRAY UNIT Functions of Serial Array Unit 14.1.1 3-wire serial I/O (CSI00, CSI01, CSI10, CSI20) 14.1.2 UART (UART0, UART1, UART2, UART3) 14.1.3 Simplified I ² C (IIC10, IIC20) Configuration of Serial Array Unit Registers Controlling Serial Array Unit Operation stop mode 14.4.1 Stopping the operation by units 14.4.2 Stopping the operation by channels Operation of 3-Wire Serial I/O (CSI00, CSI01, CSI10, CSI20) Communication	434435437438439439440441469472
13.1 13.2 13.3 13.4 13.5 CHAPTE 14.1 14.2 14.3 14.4	Configuration of Voltage Reference Amplifier Registers Used in Voltage Reference Voltage Reference Operations 13.4.1 Reference voltage output mode Cautions for Voltage Reference ER 14 SERIAL ARRAY UNIT. Functions of Serial Array Unit. 14.1.1 3-wire serial I/O (CSI00, CSI01, CSI10, CSI20) 14.1.2 UART (UART0, UART1, UART2, UART3) 14.1.3 Simplified I²C (IIC10, IIC20). Configuration of Serial Array Unit Registers Controlling Serial Array Unit. Operation stop mode 14.4.1 Stopping the operation by units 14.4.2 Stopping the operation by channels Operation of 3-Wire Serial I/O (CSI00, CSI01, CSI10, CSI20) Communication 14.5.1 Master transmission 14.5.2 Master reception. 14.5.3 Master transmission/reception	434435437438439439440441469469473482488
13.1 13.2 13.3 13.4 13.5 CHAPTE 14.1 14.2 14.3 14.4	Configuration of Voltage Reference Amplifier Registers Used in Voltage Reference Voltage Reference Operations 13.4.1 Reference voltage output mode Cautions for Voltage Reference ER 14 SERIAL ARRAY UNIT Functions of Serial Array Unit 14.1.1 3-wire serial I/O (CSI00, CSI01, CSI10, CSI20) 14.1.2 UART (UART0, UART1, UART2, UART3) 14.1.3 Simplified I ² C (IIC10, IIC20) Configuration of Serial Array Unit Registers Controlling Serial Array Unit Operation stop mode 14.4.1 Stopping the operation by units 14.4.2 Stopping the operation by channels Operation of 3-Wire Serial I/O (CSI00, CSI01, CSI10, CSI20) Communication 14.5.1 Master transmission 14.5.2 Master reception.	434435437438439439440441469469473482488
13.1 13.2 13.3 13.4 13.5 CHAPTE 14.1 14.2 14.3 14.4	Configuration of Voltage Reference Amplifier Registers Used in Voltage Reference Voltage Reference Operations 13.4.1 Reference voltage output mode Cautions for Voltage Reference ER 14 SERIAL ARRAY UNIT. Functions of Serial Array Unit. 14.1.1 3-wire serial I/O (CSI00, CSI01, CSI10, CSI20) 14.1.2 UART (UART0, UART1, UART2, UART3) 14.1.3 Simplified I²C (IIC10, IIC20). Configuration of Serial Array Unit Registers Controlling Serial Array Unit. Operation stop mode 14.4.1 Stopping the operation by units 14.4.2 Stopping the operation by channels Operation of 3-Wire Serial I/O (CSI00, CSI01, CSI10, CSI20) Communication 14.5.1 Master transmission 14.5.2 Master reception. 14.5.3 Master transmission/reception	434435437438439439440441469473482488496

14.5.7 Calculating transfer clock frequency	520
14.6 Operation of UART (UART0, UART1, UART2, UART3) Communication	522
14.6.1 UART transmission	523
14.6.2 UART reception	533
14.6.3 LIN transmission	540
14.6.4 LIN reception	543
14.6.5 Calculating baud rate	548
14.7 Operation of Simplified I ² C (IIC10, IIC20) Communication	552
14.7.1 Address field transmission	553
14.7.2 Data transmission	558
14.7.3 Data reception	561
14.7.4 Stop condition generation	565
14.7.5 Calculating transfer rate	566
14.8 Processing Procedure in Case of Error	569
14.9 Relationship Between Register Settings and Pins	571
CHAPTER 15 SERIAL INTERFACE IICA	578
15.1 Functions of Serial Interface IICA	578
15.2 Configuration of Serial Interface IICA	581
15.3 Registers Controlling Serial Interface IICA	
15.4 I ² C Bus Mode Functions	
15.4.1 Pin configuration	596
15.4.2 Setting transfer clock by using IICWL and IICWH registers	
15.5 I ² C Bus Definitions and Control Methods	
15.5.1 Start conditions	598
15.5.2 Addresses	599
15.5.3 Transfer direction specification	599
15.5.4 Acknowledge (ACK)	600
15.5.5 Stop condition	601
15.5.6 Wait	602
15.5.7 Canceling wait	604
15.5.8 Interrupt request (INTIICA) generation timing and wait control	605
15.5.9 Address match detection method	606
15.5.10 Error detection	606
15.5.11 Extension code	606
15.5.12 Arbitration	607
15.5.13 Wakeup function	609
15.5.14 Communication reservation	612
15.5.15 Cautions	616
15.5.16 Communication operations	617
15.5.17 Timing of I ² C interrupt request (INTIICA) occurrence	625
15.6 Timing Charts	646
CHAPTER 16 LCD CONTROLLER/DRIVER	661
16.1 Functions of LCD Controller/Driver	
16.2 Configuration of LCD Controller/Driver	
16.3 Registers Controlling LCD Controller/Driver	
16.5 Setting LCD Controller/Driver	
10.3 Setting LOD Controller/Driver	

Common and Segment Signals	
Display Modes	687
16.7.1 Static display example	687
16.7.2 Two-time-slice display example	690
16.7.3 Three-time-slice display example	693
16.7.4 Four-time-slice display example	697
16.7.5 Eight-time-slice display example	700
Supplying LCD Drive Voltages VLC0, VLC1, VLC2, and VLC3	703
16.8.1 External resistance division method	703
16.8.2 Internal voltage boosting method	704
16.8.3 Capacitor split method	705
Selection of LCD Display Data	706
16.9.1 A-pattern area and B-pattern area data display	706
16.9.2 Blinking display (Alternately displaying A-pattern and B-pattern area data)	707
ER 17 MULTIPLIER/DIVIDER	708
Functions of Multiplier/Divider	708
•	
·	
·	
17.4.2 Division operation	715
ER 18 DMA CONTROLLER	717
Functions of DMA Controller	717
Configuration of DMA Controller	718
Configuration of DMA Controller Registers Controlling DMA Controller	718 721
Configuration of DMA Controller	718 721 724
Configuration of DMA Controller	718 721 724
Configuration of DMA Controller Registers Controlling DMA Controller Operation of DMA Controller. 18.4.1 Operation procedure. 18.4.2 Transfer mode.	
Configuration of DMA Controller Registers Controlling DMA Controller Operation of DMA Controller 18.4.1 Operation procedure 18.4.2 Transfer mode 18.4.3 Termination of DMA transfer	
Configuration of DMA Controller Registers Controlling DMA Controller Operation of DMA Controller 18.4.1 Operation procedure 18.4.2 Transfer mode 18.4.3 Termination of DMA transfer Example of Setting of DMA Controller	
Configuration of DMA Controller Registers Controlling DMA Controller Operation of DMA Controller 18.4.1 Operation procedure 18.4.2 Transfer mode 18.4.3 Termination of DMA transfer Example of Setting of DMA Controller 18.5.1 CSI consecutive transmission	
Configuration of DMA Controller Registers Controlling DMA Controller Operation of DMA Controller	
Configuration of DMA Controller Registers Controlling DMA Controller Operation of DMA Controller 18.4.1 Operation procedure 18.4.2 Transfer mode 18.4.3 Termination of DMA transfer Example of Setting of DMA Controller 18.5.1 CSI consecutive transmission 18.5.2 CSI master reception. 18.5.3 CSI transmission/reception	
Configuration of DMA Controller Registers Controlling DMA Controller Operation of DMA Controller 18.4.1 Operation procedure 18.4.2 Transfer mode 18.4.3 Termination of DMA transfer Example of Setting of DMA Controller 18.5.1 CSI consecutive transmission 18.5.2 CSI master reception. 18.5.3 CSI transmission/reception 18.5.4 Consecutive capturing of A/D conversion results	
Configuration of DMA Controller Registers Controlling DMA Controller Operation of DMA Controller 18.4.1 Operation procedure 18.4.2 Transfer mode 18.4.3 Termination of DMA transfer Example of Setting of DMA Controller 18.5.1 CSI consecutive transmission 18.5.2 CSI master reception 18.5.3 CSI transmission/reception 18.5.4 Consecutive capturing of A/D conversion results 18.5.5 UART consecutive reception + ACK transmission	
Configuration of DMA Controller Registers Controlling DMA Controller Operation of DMA Controller 18.4.1 Operation procedure 18.4.2 Transfer mode 18.4.3 Termination of DMA transfer Example of Setting of DMA Controller 18.5.1 CSI consecutive transmission 18.5.2 CSI master reception 18.5.3 CSI transmission/reception 18.5.4 Consecutive capturing of A/D conversion results 18.5.5 UART consecutive reception + ACK transmission 18.5.6 Holding DMA transfer pending by DWAITn	
Configuration of DMA Controller Registers Controlling DMA Controller Operation of DMA Controller 18.4.1 Operation procedure 18.4.2 Transfer mode 18.4.3 Termination of DMA transfer Example of Setting of DMA Controller 18.5.1 CSI consecutive transmission 18.5.2 CSI master reception 18.5.3 CSI transmission/reception 18.5.4 Consecutive capturing of A/D conversion results 18.5.5 UART consecutive reception + ACK transmission	
Configuration of DMA Controller Registers Controlling DMA Controller Operation of DMA Controller 18.4.1 Operation procedure 18.4.2 Transfer mode 18.4.3 Termination of DMA transfer Example of Setting of DMA Controller 18.5.1 CSI consecutive transmission 18.5.2 CSI master reception 18.5.3 CSI transmission/reception 18.5.4 Consecutive capturing of A/D conversion results 18.5.5 UART consecutive reception + ACK transmission 18.5.6 Holding DMA transfer pending by DWAITn 18.5.7 Forced termination by software Cautions on Using DMA Controller	
Configuration of DMA Controller Registers Controlling DMA Controller 18.4.1 Operation procedure 18.4.2 Transfer mode 18.4.3 Termination of DMA transfer Example of Setting of DMA Controller 18.5.1 CSI consecutive transmission 18.5.2 CSI master reception. 18.5.3 CSI transmission/reception 18.5.4 Consecutive capturing of A/D conversion results 18.5.5 UART consecutive reception + ACK transmission 18.5.6 Holding DMA transfer pending by DWAITn. 18.5.7 Forced termination by software Cautions on Using DMA Controller	
Configuration of DMA Controller Registers Controlling DMA Controller Operation of DMA Controller 18.4.1 Operation procedure 18.4.2 Transfer mode 18.4.3 Termination of DMA transfer Example of Setting of DMA Controller 18.5.1 CSI consecutive transmission 18.5.2 CSI master reception. 18.5.3 CSI transmission/reception 18.5.4 Consecutive capturing of A/D conversion results. 18.5.5 UART consecutive reception + ACK transmission 18.5.6 Holding DMA transfer pending by DWAITn. 18.5.7 Forced termination by software Cautions on Using DMA Controller ER 19 INTERRUPT FUNCTIONS.	
Configuration of DMA Controller Registers Controlling DMA Controller 18.4.1 Operation procedure 18.4.2 Transfer mode 18.4.3 Termination of DMA transfer Example of Setting of DMA Controller 18.5.1 CSI consecutive transmission 18.5.2 CSI master reception. 18.5.3 CSI transmission/reception 18.5.4 Consecutive capturing of A/D conversion results 18.5.5 UART consecutive reception + ACK transmission 18.5.6 Holding DMA transfer pending by DWAITn. 18.5.7 Forced termination by software Cautions on Using DMA Controller	
Configuration of DMA Controller Registers Controlling DMA Controller Operation of DMA Controller 18.4.1 Operation procedure 18.4.2 Transfer mode 18.4.3 Termination of DMA transfer Example of Setting of DMA Controller 18.5.1 CSI consecutive transmission 18.5.2 CSI master reception. 18.5.3 CSI transmission/reception 18.5.4 Consecutive capturing of A/D conversion results 18.5.5 UART consecutive reception + ACK transmission 18.5.6 Holding DMA transfer pending by DWAITn 18.5.7 Forced termination by software Cautions on Using DMA Controller ER 19 INTERRUPT FUNCTIONS. Interrupt Function Types Interrupt Sources and Configuration	
Configuration of DMA Controller Registers Controlling DMA Controller Operation of DMA Controller 18.4.1 Operation procedure 18.4.2 Transfer mode 18.4.3 Termination of DMA transfer Example of Setting of DMA Controller 18.5.1 CSI consecutive transmission 18.5.2 CSI master reception. 18.5.3 CSI transmission/reception 18.5.4 Consecutive capturing of A/D conversion results 18.5.5 UART consecutive reception + ACK transmission 18.5.6 Holding DMA transfer pending by DWAITn 18.5.7 Forced termination by software Cautions on Using DMA Controller ER 19 INTERRUPT FUNCTIONS. Interrupt Sources and Configuration Registers Controlling Interrupt Functions.	
Configuration of DMA Controller Registers Controlling DMA Controller Operation of DMA Controller 18.4.1 Operation procedure 18.4.2 Transfer mode 18.4.3 Termination of DMA transfer Example of Setting of DMA Controller 18.5.1 CSI consecutive transmission 18.5.2 CSI master reception 18.5.3 CSI transmission/reception 18.5.4 Consecutive capturing of A/D conversion results 18.5.5 UART consecutive reception + ACK transmission 18.5.6 Holding DMA transfer pending by DWAITn 18.5.7 Forced termination by software Cautions on Using DMA Controller ER 19 INTERRUPT FUNCTIONS. Interrupt Sources and Configuration Registers Controlling Interrupt Functions Interrupt Servicing Operations	
	16.7.1 Static display example 16.7.2 Two-time-slice display example 16.7.3 Three-time-slice display example 16.7.4 Four-time-slice display example 16.7.5 Eight-time-slice display example Supplying LCD Drive Voltages VLC0, VLC1, VLC2, and VLC3 16.8.1 External resistance division method 16.8.2 Internal voltage boosting method 16.8.3 Capacitor split method Selection of LCD Display Data 16.9.1 A-pattern area and B-pattern area data display 16.9.2 Blinking display (Alternately displaying A-pattern and B-pattern area data) ER 17 MULTIPLIER/DIVIDER Functions of Multiplier/Divider Configuration of Multiplier/Divider Register Controlling Multiplier/Divider Operations of Multiplier/Divider 17.4.1 Multiplication operation

19.4.4 Interrupt request hold	770
CHAPTER 20 KEY INTERRUPT FUNCTION	771
20.1 Functions of Key Interrupt	771
20.2 Configuration of Key Interrupt	
20.3 Register Controlling Key Interrupt	772
CHAPTER 21 STANDBY FUNCTION	773
21.1 Standby Function and Configuration	773
21.1.1 Standby function	
21.1.2 Registers controlling standby function	
21.2 Standby Function Operation	
21.2.1 HALT mode	
21.2.2 STOP mode	782
CHAPTER 22 RESET FUNCTION	788
22.1 Register for Confirming Reset Source	797
CHAPTER 23 POWER-ON-CLEAR CIRCUIT	798
23.1 Functions of Power-on-Clear Circuit	798
23.2 Configuration of Power-on-Clear Circuit	799
23.3 Operation of Power-on-Clear Circuit	799
23.4 Cautions for Power-on-Clear Circuit	802
CHAPTER 24 LOW-VOLTAGE DETECTOR	804
24.1 Functions of Low-Voltage Detector	804
24.2 Configuration of Low-Voltage Detector	805
24.3 Registers Controlling Low-Voltage Detector	805
24.4 Operation of Low-Voltage Detector	810
24.4.1 When used as reset	811
24.4.2 When used as interrupt	817
24.5 Cautions for Low-Voltage Detector	823
CHAPTER 25 REGULATOR	827
25.1 Regulator Overview	827
25.2 Registers Controlling Regulator	827
CHAPTER 26 OPTION BYTE	829
26.1 Functions of Option Bytes	829
26.1.1 User option byte (000C0H to 000C2H/010C0H to 010C2H)	829
26.1.2 On-chip debug option byte (000C3H/ 010C3H)	830
26.2 Format of User Option Byte	830
26.3 Format of On-chip Debug Option Byte	832
26.4 Setting of Option Byte	833
CHAPTER 27 FLASH MEMORY	834
27.1 Writing with Flash Memory Programmer	834
27.2 Programming Environment	834

27.3	Communication Mode	835
27.4	Connection of Pins on Board	837
	27.4.1 FLMD0 pin	837
	27.4.2 TOOL0 pin	838
	27.4.3 RESET pin	838
	27.4.4 Port pins	838
	27.4.5 REGC pin	838
	27.4.6 X1 and X2 pins	
	27.4.7 Power supply	839
27.5	Registers Controlling Flash Memory	
27.6	Programming Method	840
	27.6.1 Controlling flash memory	840
	27.6.2 Flash memory programming mode	840
	27.6.3 Selecting communication mode	841
	27.6.4 Communication commands	841
27.7	Security Settings	843
	Flash Memory Programming by Self-Programming	
	27.8.1 Boot swap function	
	27.8.2 Flash shield window function	849
27.9	Creating ROM Code to Place Order for Previously Written Product	850
	27.9.1 Procedure for using ROM code to place an order	
CHAPTI	ER 28 ON-CHIP DEBUG FUNCTION	851
28.1	Connecting QB-MINI2 to 78K0R/Lx3 microcontrollers	851
	On-Chip Debug Security ID	
	Securing of User Resources	
	3	
CHAPTI	ER 29 BCD CORRECTION CIRCUIT	854
20 1	BCD Correction Circuit Function	854
	Registers Used by BCD Correction Circuit	
	BCD Correction Circuit Operation	
23.5	BOD Correction Circuit Operation	
CHAPTI	ER 30 INSTRUCTION SET	857
30.1	Conventions Used in Operation List	
	30.1.1 Operand identifiers and specification methods	
	30.1.2 Description of operation column	
	30.1.3 Description of flag operation column	
20.0	30.1.4 PREFIX instruction	
30.2	Operation List	860
СНАРТІ	ER 31 ELECTRICAL SPECIFICATIONS	877
O11A1 11		
	ED 00 DAGKAGE DRAWINGO	004
СНАРП	ER 32 PACKAGE DRAWINGS	934
32.1	78K0R/LF3	934
32.2	78K0R/LG3	936
32.3	78K0R/LH3	937
CHAPTI	ER 33 RECOMMENDED SOLDERING CONDITIONS	938

APPENDIX A DEVELOPMENT TOOLS	940
A.1 Software Package	943
A.2 Language Processing Software	943
A.3 Flash Memory Programming Tools	944
A.3.1 When using flash memory programmer PG-FP5 and FL-PR5	944
A.3.2 When using on-chip debug emulator with programming function QB-MINI2	944
A.4 Debugging Tools (Hardware)	945
A.4.1 When using in-circuit emulator QB-78K0RLX3	945
A.4.2 When using on-chip debug emulator with programming function QB-MINI2	946
A.5 Debugging Tools (Software)	946
APPENDIX B REGISTER INDEX	947
B.1 Register Index (In Alphabetical Order with Respect to Register Names) B.2 Register Index (In Alphabetical Order with Respect to Register Symbol)	
APPENDIX C LIST OF CAUTIONS	957
APPENDIX D REVISION HISTORY	996
D.1 Major Revisions in This Edition	



78K0R/Lx3 RENESAS MCU

CHAPTER 1 OUTLINE

The 78K0R/Lx3 microcontrollers are 16-bit single-chip microcontrollers that include the 78K0R CPU core and peripheral functions such as ROM/RAM, LCD controller/driver, A/D converter, D/A converter, operational amplifier, multifunctional serial interfaces, multifunctional timers, real-time counter, and watchdog timer.

1.1 Features

<R>

<R>


- O Minimum instruction execution time can be changed from high speed (0.05 μ s: @ 20 MHz operation with high-speed system clock) to ultra low-speed (61 μ s: @ 32.768 kHz operation with subsystem clock)
- O General-purpose register: 8 bits × 32 registers (8 bits × 8 registers × 4 banks)
- O ROM, RAM capacities

Program Memory	Data Memory	78K0R/LF3	78K0R/LG3	78K0R/LH3		
(ROM)	(RAM)	80 pins	100 pins	128 pins		
64 KB	4 KB	μ PD78F1500A,	μ PD78F1503A,	μ PD78F1506A,		
		μ PD78F1510A	μ PD78F1513A	μ PD78F1516A		
96 KB	6 KB	μ PD78F1501A	μ PD78F1504A	μ PD78F1507A		
128 KB	7 KB	μ PD78F1502A,	μ PD78F1505A,	μ PD78F1508A,		
		μ PD78F1512A	μ PD78F1515A	μ PD78F1518A		

O On-chip internal high-speed oscillation clock

- 20 MHz internal high-speed s oscillation clock: 20 MHz ± 2.4 %
- 8 MHz internal high-speed s oscillation clock: 8 MHz ± 2 % (when 1.8 V≤VDD<2.7 V)
- 1 MHz internal high-speed s oscillation clock: 1 MHz ± 13 %
- O On-chip single-power-supply flash memory (with prohibition of chip erase/block erase/writing function)
- O Self-programming (with boot swap function/flash shield window function)
- O On-chip debug function
- O On-chip power-on-clear (POC) circuit and low-voltage detector (LVI)
- O On-chip watchdog timer (can operate on dedicated internal low-speed oscillation clock)
- O On-chip multiplier/divider (16 bits × 16 bits, 32 bits ÷ 32 bits)
- O On-chip key interrupt function
- O On-chip clock output/buzzer output controller (output: 2)
- O On-chip BCD adjustment
- O I/O ports:
 - 78K0R/LF3: 51
 - 78K0R/LG3: 67 (N-ch open drain: 2)78K0R/LH3: 83 (N-ch open drain: 2)
- O Timer

Timer	78K0R/LF3	78K0R/LG3	78K0R/LH3		
16-bit timer	12 ch	12 ch	12 ch		
	(input: 6, output: 6)	(input: 8, output: 8)	(input: 12, output: 12)		
Watchdog timer	1 ch				
Real-time counter	1 ch (output:2)	•			





O Serial interface: 1 channel

• 78K0R/LF3: CSI: 1 channel/UART: 1 channel/simplified I²C: 1 channel

CSI: 1 channel/UART: 1 channel/simplified I²C: 1 channel

UART (LIN-bus supported): 1 channel

• 78K0R/LG3: CSI: 1 channel/UART: 1 channel

CSI: 1 channel/UART: 1 channel/simplified I²C: 1 channel CSI: 1 channel/UART: 1 channel/simplified I²C: 1 channel

UART (LIN-bus supported): 1 channel

Multimaster I²C: 1 channel

• 78K0R/LH3: CSI: 2 channels/UART: 1 channel

CSI: 1 channel/UART: 1 channel/simplified I²C: 1 channel CSI: 1 channel/UART: 1 channel/simplified I²C: 1 channel

UART (LIN-bus supported): 1 channel

Multimaster I²C: 1 channel

<R> O 12-bit resolution A/D conversion (μ PD78F150xA only)

78K0R/LF3: 8 channels78K0R/LG3, 78K0R/LH3: 12 channels

<R> O 10-bit resolution A/D conversion (μ PD78F151xA only)

78K0R/LF3: 8 channels
 78K0R/LG3, 78K0R/LH3: 12 channels

<R> O 12-bit resolution D/A converter (μ PD78F150xA only): 2 channels

Operational amplifier (μ PD78F150xA only)
 78K0R/LF3: 2 channels

• 78K0R/LG3, 78K0R/LH3: 3 channels

<R> O On-chip voltage reference (2.0 V/2.5 V) (μ PD78F150xA only)

O LCD controller/driver (Internal voltage boosting method, capacitor split method, and external resistance division method are switchable)

LCD controller/driver	78K0R/LF3	78K0R/LG3	78K0R/LH3	
Segment signal output	31 (27) ^{Note}	40 (36) ^{Note}	54 (50) ^{Note}	
Common signal output	4 (8) ^{Note}			

Note The values in parentheses are the number of signal outputs when 8com is used.

O DMA controller: 2 channels

O Power supply voltage: $V_{DD} = 1.8 \text{ to } 5.5 \text{ V}$

O Operating ambient temperature: T_A = -40 to +85°C

1.2 Ordering Information

<R> • Flash memory version (Lead-free products)

78K0R/Lx3	Package	Part Number
microcontrollers		
78K0R/LF3	80-pin plastic LQFP (14x14)	μ PD78F1500AGC-GAD-AX, 78F1501AGC-GAD-AX,
		78F1502AGC-GAD-AX, 78F1510AGC-GAD-AX,
		78F1512AGC-GAD-AX,
	80-pin plastic LQFP (fine pitch) (12x12)	μ PD78F1500AGK-GAK-AX, 78F1501AGK-GAK-AX,
		78F1502AGK-GAK-AX, 78F1510AGK-GAK-AX,
		78F1512AGK-GAK-AX
78K0R/LG3	100-pin plastic LQFP (fine pitch)	μ PD78F1503AGC-UEU-AX, 78F1504AGC-UEU-AX,
	(14x14)	78F1505AGC-UEU-AX, 78F1513AGC-UEU-AX,
		78F1515AGC-UEU-AX
78K0R/LH3	128-pin plastic LQFP (fine pitch)	μ PD78F1506AGF-GAT-AX, 78F1507AGF-GAT-AX,
	(14x20)	78F1508AGF-GAT-AX, 78F1516AGF-GAT-AX,
		78F1518AGF-GAT-AX

Caution The 78K0R/Lx3 microcontrollers have an on-chip debug function, which is provided for development and evaluation. Do not use the on-chip debug function in products designated for mass production, because the guaranteed number of rewritable times of the flash memory may be exceeded when this function is used, and product reliability therefore cannot be guaranteed. Renesas Electronics is not liable for problems occurring when the on-chip debug function is used.


1.3 Pin Configuration (Top View)

1.3.1 78K0R/LF3

(1) μ PD78F150xA


<R>

- 80-pin plastic LQFP (14×14)
- 80-pin plastic LQFP (fine pitch) (12×12)



Cautions 1. Make AVss the same potential as Vss.





Cautions 1. Make AVss the same potential as Vss.

Pin Identification

ANI15:

AVss:

P00 to P02:

P20 to P26:

P100:

P110, P111:

P120 to P124:

Port 0

Port 2

Port 10

Port 11

Port 12

<R>

<R>

<R>

AMP0-, AMP1-: P130: Port 13 **Amplifier Input Minus** AMP0+, AMP1+: **Amplifier Input Plus** P140 to P147: Port 14 AMP0O, AMP0O: **Amplifier Output** P157: Port 15

Analog Input (ADC)

ANIO to ANI6, PCLBUZ0, PCLBUZ1: Programmable Clock Output

/Buzzer Output

REGC: Regulator Capacitance ANO0, ADO1: Analog Output (DAC)

RESET: AVREF: Analog Reference Voltage

Real-time Counter Correction RTC1HZ: AVREFM: Analog Reference Voltage

> Clock (1Hz) Output Minus

RTCCL: Real-time Counter Clock

AVREFP: Analog Reference Voltage Plus (32 kHz Original Oscillation) Output

Analog Ground RTCDIV: Real-time Counter Clock AVDD:

Analog Power Supply (32 kHz Divided Frequency) Output

AVDD0: **Analog Power Supply** RxD1 to RxD3: Receive Data

(ADC/VREF/OPAMP) SCK10, SCK20: Serial Clock Input/Output

AVDD1: Analog Power Supply (DAC) SCL10, SCL20: Serial Clock Input/Output CAPH, CAPL: Capacitor for LCD

SDA10, SDA20: Serial Data Input/Output COM0 to COM7: LCD Common Output

SI10, SI20:

Serial Data Input

Crystal Oscillator (Subsystem Clock)

SEG0 to SEG30: LCD Segment Output EVDD, EVDD1: Power Supply for Port

EVss: GND for Port SO10, SO20: Serial Data Output External Clock Input **EXCLK:**

TI00 to TI04, TI07: Timer Input (Main system clock)

TO00 to TO04, TO07: **Timer Output EXLVI:** External Potential Input

TOOL0: Data Input/Output for Tool for Low Voltage Detector

TOOL1: Clock Output for Tool FLMD0: Flash Programming Mode

TxD1 to TxD3: Transmit Data INTP0 to INTP7: External Interrupt Input V_{DD}: Power Supply

LCD Power Supply VLC0 to VLC3: P10 to P15: Port 1

VREFOUT: Voltage Reference Output

Vss: Ground

P30 to P33: Port 3 X1, X2:

Crystal Oscillator P40, P41: Port 4


(Main system clock) P50 to P57: Port 5

XT1, XT2: P90 to P92: Port 9

1.3.2 78K0R/LG3

< R> (1) μ PD78F150xA

• 100-pin plastic LQFP (fine pitch) (14×14)




Cautions 1. Make AVss the same potential as Vss.

<R>

(2) μ PD78F151xA

• 100-pin plastic LQFP (fine pitch) (14×14)



Cautions 1. Make AVss the same potential as Vss.

Pin Identification

<R>

<R>

AVREF:

P110, P111:

P120 to P124:

AMP0- to AMP2-: P130: Port 13 **Amplifier Input Minus** AMP0+ to AMP2+: Amplifier Input Plus P140 to P147: Port 14 AMP0O to AMP2O: Amplifier Output P150 to P152, P157: Port 15

ANI0 to ANI10, PCLBUZ0, PCLBUZ1: Programmable Clock Output

ANI15: /Buzzer Output Analog Input (ADC)

ANO0, ADO1: Analog Output (DAC) REGC: Regulator Capacitance

AVREFM: Analog Reference Voltage RTC1HZ: Real-time Counter Correction

RESET:

Minus Clock (1Hz) Output

AVREFP: Analog Reference Voltage Plus RTCCL: Real-time Counter Clock

(32 kHz Original Oscillation) Output AVss: **Analog Ground**

RTCDIV: Real-time Counter Clock <R> AVDD: **Analog Power Supply**

(32 kHz Divided Frequency) Output AVDD0: **Analog Power Supply**

(ADC/VREF/OPAMP) RxD0 to RxD3: Receive Data

SCK00, SCK10, AVDD1: Analog Power Supply (DAC)

Analog Reference Voltage

SCK20: CAPH, CAPL: Capacitor for LCD Serial Clock Input/Output COM0 to COM7: LCD Common Output SCL0, SCL10, SCL20: Serial Clock Input/Output

EVDD, EVDD1: Power Supply for Port SDA0, SDA10, SDA20: Serial Data Input/Output

EVss: **GND** for Port SEG0 to SEG39: LCD Segment Output

SI00, SI10, SI20: **EXCLK:** External Clock Input Serial Data Input

(Main system clock) SO00, SO10, SO20: Serial Data Output

EXLVI: External Potential Input TI00 to TI07: Timer Input

for Low Voltage Detector TO00 to TO07: **Timer Output**

FLMD0: Flash Programming Mode TOOL0: Data Input/Output for Tool INTP0 to INTP11: External Interrupt Input

TOOL1: Clock Output for Tool P00 to P02: Port 0 TxD0 to TxD3: Transmit Data

P10 to P16: Port 1 V_{DD}: **Power Supply** P20 to P27: Port 2

VLC0 to VLC3: LCD Power Supply P30 to P34: Port 3

Voltage Reference Output P40. P41: Port 4 Vss: Ground

P50 to P57: Port 5 X1. X2: Crystal Oscillator

P60, P61: Port 6 (Main system clock)

Crystal Oscillator (Subsystem Clock) P80 to P82: Port 8 XT1, XT2:

VREFOUT:

P90 to P97: Port 9

P100: Port 10


Port 11 Port 12

1.3.3 78K0R/LH3

<R>


(1) μ PD78F150xA

• 128-pin plastic LQFP (fine pitch) (14×20)



Cautions 1. Make AVss the same potential as Vss.

<R> (2) μ PD78F151xA



Cautions 1. Make AVss the same potential as Vss.

Pin Identification

<R>

AMP0- to AMP2-: Amplifier Input Minus P130: Port 13

AMP0+ to AMP2+: Amplifier Input Plus P140 to P147: Port 14

AMP0O to AMP2O: Amplifier Output P150 to P152, P157: Port 15

ANI0 to ANI10, PCLBUZ0, PCLBUZ1: Programmable Clock Output

ANI15: Analog Input (ADC) /Buzzer Output

ANO0, ADO1: Analog Output (DAC) REGC: Regulator Capacitance

<R> AVREF: Analog Reference Voltage RESET: Reset

AVREFM: Analog Reference Voltage RTC1HZ: Real-time Counter Correction

Minus Clock (1Hz) Output

AVREFP: Analog Reference Voltage Plus RTCCL: Real-time Counter Clock

AVss: Analog Ground (32 kHz Original Oscillation) Output

<R> AVDD: Analog Power Supply RTCDIV: Real-time Counter Clock

AV_{DD0}: Analog Power Supply (32 kHz Divided Frequency) Output

AVDD0: Analog Power Supply

(ADCA/REF/ORAMP) RxD0 to RxD3: Receive Data

(ADC/VREF/OPAMP) RxD0 to RxD3 : Receive Data

AV_{DD1}: Analog Power Supply (DAC) SCK00, SCK01,

CAPH, CAPL: Capacitor for LCD SCK10, SCK20: Serial Clock Input/Output

COM0 to COM7: LCD Common Output SCL0, SCL10, SCL20: Serial Clock Input/Output

EV_{DD}, EV_{DD1}: Power Supply for Port SDA0, SDA10, SDA20 : Serial Data Input/Output

EVss: GND for Port SEG0 to SEG53: LCD Segment Output

EXCLK: External Clock Input SI00, SI01, SI10, SI20: Serial Data Input

External clock input

(Main system clock) SO00, SO01, SO10,

EXLVI: External Potential Input SO20: Serial Data Output

for Low Voltage Detector TI00 to TI07,

FLMD0: Flash Programming Mode TI10 to TI13: Timer Input

INTP0 to INTP11: External Interrupt Input TO00 to TO07,

KR0 to KR7: Key Return TO10 to TO13: Timer Output

P00 to P02 : Port 0 TOOL0 : Data Input/Output for Tool

P10 to P17: Port 1 TOOL1: Clock Output for Tool

 P20 to P27 :
 Port 2
 TxD0 to TxD3 :
 Transmit Data

 P30 to P34 :
 Port 3
 Vpp :
 Power Supply

P40, P41: Port 4 VLc0 to VLc3: LCD Power Supply

P50 to P57: Port 5 VREFOUT: Voltage Reference Output

P60, P61: Port 6 Vss: Ground

P70 to P77: Port 7 X1, X2: Crystal Oscillator

P80 to P87: Port 8 (Main system clock)

P90 to P97: Port 9 XT1, XT2: Crystal Oscillator (Subsystem Clock)
P100 to P102: Port 10


P110, P111 : Port 11
P120 to P124 : Port 12

1.4 Block Diagram


1.4.1 78K0R/LF3

<R>

(1) μ PD78F1500A, 78F1501A, 78F1502A




<R> (2) μ PD78F1510A, 78F1512A




1.4.2 78K0R/LG3

<R>

(1) μ PD78F1503A, 78F1504A, 78F1505A




<R> (2) μ PD78F1513A, 78F1515A




1.4.3 78K0R/LH3

<R>

(1) μ PD78F1506A, 78F1507A, 78F1508A



<R $> (2) <math>\mu$ PD78F1516A, 78F1518A



<R>

1.5 Outline of Functions

 μ PD78F150xA (1/2)

Item			78K0R/LF3			78K0R/LG3			78K0R/LH3			
			μ PD78 F1500A	μ PD78 F1501A	μ PD78 F1502A	μPD78 F1503A	μ PD78 F1504A	μPD78 F1505A	μ PD78 F1506A	μ PD78 F1507A	μ PD78 F1508	
Internal memory	Flash m (self-pro support	ogramming	64 KB	96 KB	128 KB	64 KB	96 KB	128 KB	64 KB	96 KB	128 KE	
	RAM		4 KB	6KB	7KB	4 KB	6KB	7KB	4 KB	6KB	7KB	
Memory space	e		1 MB									
Main system clock	High-sp clock	eed system	X1 (crystal/ceramic) oscillation, external main system clock input (EXCLK) 2 to 20 MHz: V _{DD} = 2.7 to 5.5 V, 2 to 5 MHz: V _{DD} = 1.8 to 5.5 V									
(Oscillation frequency)		high-speed on clock	Internal of 1 MHz (T		MHz (TYP.) selected	by an optic	on byte				
		z Internal high- oscillation clock	Internal o 20 MHz (D = 2.7 to 5	5.5 V						
Subsystem cl (Oscillation fr			` ,	stal) oscilla Hz (TYP.)	ition							
Internal low-s (For WDT)	peed osc	illation clock	Internal of 30 kHz (1									
General-purp	ose regis	ter	8 bits × 3	2 registers	(8 bits × 8	registers	× 4 banks)					
Minimum inst	ruction ex	ecution time	0.05 µs (High-speed system clock: f _{MX} = 20 MHz operation)									
			0.125 μ s (Internal high-speed oscillation clock: f _{IH} = 8 MHz (TYP.) operation)									
			30.5 μ s (Subsystem clock: fsuB = 32.768 kHz operation)									
Instruction se	t		 8-bit operation, 16-bit operation Multiply (16 bits × 16 bits) Bit manipulation (Set, reset, test, and Boolean operation), etc. 									
I/O port	Total		51 67				,,,	83				
	I/O			46			60			76		
		N-ch	_			2			2			
	Output	CMOS	1		1		1					
	Input	CMOS	4			4			4			
Timer			16-bit timer: 12 channels Watchdog timer: 1 channel Real-time counter: 1 channel									
	Timer	outputs	6 (PWM output: 5 (Timer array unit 0)) 8 (PWM output: 7 (Timer array unit 0)) 12 (PWM output: 7 (Timer array unit 0), 3 (Timer array unit 1))							•		
	RTC or	utputs	2 • 1 Hz (Subsystem clock: fsub = 32.768 kHz) • 512 Hz or 16.384 kHz or 32.768 kHz (Subsystem clock: fsub = 32.768 kHz)									
Clock output/buzzer output			 2 • 2.44 kHz, 4.88 kHz, 9.76 kHz, 1.25 MHz, 2.5 MHz, 5 MHz, 10 MHz (Peripheral hardware clock: f_{MAIN} = 20 MHz operation) • 256 Hz, 512 Hz, 1.024 kHz, 2.048 kHz, 4.096 kHz, 8.192 kHz, 16.384 kHz, 32.768 kHz (Subsystem clock: f_{SUB} = 32.768 kHz operation) 									
A/D converte	r		12-bit resolution × 8 channels 12-bit resolution × 12 channels									
A D COLLECT	D/A converter			12-bit resolution × 2 channels								



μ PD78F150xA (2/2)

μΡΟ/δΕΙ	Ite	,		78K0R/LF	3		78K0R/LG	3	78K0R/LH3		
			μ PD78	μ PD78	μ PD78	μ PD78	μ PD78	μ PD78	μ PD78	μ PD78	μ PD78
			F1500A	F1501A	F1502A	F1503A	F1504A	F1505A	F1506A	F1507A	F1508A
Operationa	al amplifi	er	2 channels 3 channels								
Voltage ref	ference		2.0 V/2.5 V								
Serial interface	UART :	supporting s	1								
	CSI/UA	.RT/ simplified I ² C	2								
	CSI/UA	RT	_			1			_		
	CSI (2	ch) /UART	-			_			1		
	Multima	aster I ² C	_			1					
LCD contro	oller/drive	er		oltage boo	_	od, capac	itor split me	ethod, and	external re	esistance d	livision
	Segme	nt signal output	31 (27) ^{Note}	1		40 (36) ^{Note}	1		54 (50) ^{Note}	1	
	Commo	on signal output	4 (8) ^{Note 1}								
Multiplier/o	livider		16 bits × (division)		32 bits (mu	Itiplication)	, 32 bits ÷	32 bits = 3	2 bits, 32-t	oit remaind	er
DMA contr	oller		2 channe	els							
Vectored in	nterrupt	Internal	30		33			33			
sources		External	8			12			13		
Key interru	Key interrupt								Key interrupt (INTKR) occurs by detecting falling edge of the key input pins (KR0 to KR7).		
Reset			Reset by RESET pin Internal reset by watchdog timer Internal reset by power-on-clear Internal reset by low-voltage detector Internal reset by illegal instruction execution Note 2								
Power-on-	clear circ	euit	Power-on-reset: 1.61 ±0.09 V Power-down-reset: 1.59 ±0.09 V								
Low-voltag	je V _{DD} v	oltage detector	1.91 V to 4.22 V (16 stages)								
detector	EXLV	I voltage detector	1.21 V								
On-chip de	bug fund	ction	Provided								
BCD adjus	tment										
Power supply voltage		V _{DD} = 1.8 to 5.5 V									
Operating	ambient	temperature	T _A = -40	to +85°C							
Package			80-pin plastic LQFP (14x14)			100-pin plastic LQFP (fine pitch) (14x14)			128-pin plastic LQFP (fine pitch) (14x20)		
			80-pin plastic LQFP (fine pitch) (12x12)								

Notes 1. The values in parentheses are the number of signal outputs when 8com is used.

2. When instruction code FFH is executed.

Reset by the illegal instruction execution not issued by emulation with the in-circuit emulator or on-chip debug emulator.

<R>

μ PD78F151xA (1/2)

Item		78K	0R/LF3	78K0R/LG3		78K0R/LH3			
				μ PD78 F1502A	μ PD78 F1503A	μ PD78 F1505A	μ PD78 F1506A	μ PD78 F1508A	
Internal memory	Flash n (self-pro	ogramming	64 KB	128 KB	64 KB	128 KB	64 KB	128 KB	
	RAM		4 KB	7KB	4 KB	7KB	4 KB	7KB	
Memory space	се		1 MB						
Main system clock	High-sp clock	eed system	` ,	,	n, external main V, 2 to 5 MHz: V	•	,		
(Oscillation frequency)		l high-speed on clock	Internal oscil 1 MHz (TYP.		.) selected by an	option byte			
		z Internal high- oscillation clock	Internal oscil 20 MHz (TYF	lation P.) : V _{DD} = 2.7 to	5.5 V				
Subsystem c (Oscillation fr			XT1 (crystal) 32.768 kHz (
Internal low-s (For WDT)	speed osc	illation clock	Internal oscil 30 kHz (TYP						
General-purp	ose regis	ter	8 bits × 32 registers (8 bits × 8 registers × 4 banks)						
Minimum inst	truction ex	recution time	0.05 μs (High-speed system clock: f _{MX} = 20 MHz operation)						
			0.125 μs (Internal high-speed oscillation clock: f _{IH} = 8 MHz (TYP.) operation) 30.5 μs (Subsystem clock: f _{SUB} = 32.768 kHz operation)						
Instruction se	et		 8-bit operation, 16-bit operation Multiply (16 bits × 16 bits) Bit manipulation (Set, reset, test, and Boolean operation), etc. 						
I/O port	Total		51		67		83		
	I/O	CMOS	46		60		76		
		N-ch	_		2		2		
	Output	CMOS	1		1		1		
	Input	CMOS	4		4		4		
Timer			Watchdog to	12 channels imer: 1 channel ounter: 1 channel					
Timer outputs RTC outputs			6 (PWM output: 5 (Timer array unit 0)) 8 (PWM output: 7 (Timer array unit 0)) 12 (PWM output array unit 0), 3 unit 1))				utput: 7 (Timer , 3 (Timer array		
			2 • 1 Hz (Subsystem clock: fsuB = 32.768 kHz) • 512 Hz or 16.384 kHz or 32.768 kHz (Subsystem clock: fsuB = 32.768 kHz)						
Clock output/buzzer output			 2.44 kHz, 4.88 kHz, 9.76 kHz, 1.25 MHz, 2.5 MHz, 5 MHz, 10 MHz (Peripheral hardware clock: f_{MAIN} = 20 MHz operation) 256 Hz, 512 Hz, 1.024 kHz, 2.048 kHz, 4.096 kHz, 8.192 kHz, 16.384 kHz, 32.768 kHz (Subsystem clock: f_{SUB} = 32.768 kHz operation) 						
A/D converte	r		12-bit resolution × 8 channels 12-bit resolution × 12 channels						

78K0R/Lx3 CHAPTER 1 OUTLINE

μ PD78F150xA (2/2)

μ FD76F130xA (2/2) Item			78K0)R/LF3	78K0R/LG3		78K0R/LH3	
				μ PD78 F1502A	μ PD78 F1503A	μ PD78 F1505A	μ PD78 F1506A	μ PD78 F1508A
Serial interface	11 0		1					
	CSI/UA	RT/ simplified I ² C	2					
	CSI/UA	.RT	_		1		_	
	CSI (2	ch) /UART	=		-		1	
	Multima	aster I ² C	=		1			
LCD contro	ller/drive	er	Internal voltag	-	nod, capacitor s	plit method, and	external resistar	nce division
	Segme	nt signal output	31 (27) ^{Note 1}		40 (36) ^{Note 1}		54 (50) ^{Note 1}	
	Commo	on signal output	4 (8) ^{Note 1}					
Multiplier/d	vider		16 bits × 16 b (division)	its = 32 bits (mu	Itiplication), 32	bits ÷ 32 bits = 3	2 bits, 32-bit rem	nainder
DMA contro	oller		2 channels					
Vectored in	terrupt	Internal	30		33		33	
sources		External	8 12			13		
Key interru	ot		Key interrupt (INTKR) o by detecting falling edge the key input pins (KR0 KR7).				ling edge of	
Reset			Reset by RESET pin Internal reset by watchdog timer Internal reset by power-on-clear Internal reset by low-voltage detector Internal reset by illegal instruction execution Note 2					
Power-on-o	lear circ	euit	Power-on-reset: 1.61 ±0.09 V Power-down-reset: 1.59 ±0.09 V					
Low-voltag	e V _{DD} v	oltage detector	1.91 V to 4.22 V (16 stages)					
detector	EXLV	I voltage detector	1.21 V					
On-chip de	bug fund	ction	Provided					
BCD adjustment								
Power supp	Power supply voltage			.5 V				
Operating ambient temperature			$T_A = -40 \text{ to } +8$	35°C				
Package			• 80-pin plast (14x14)	ic LQFP	100-pin plasti pitch) (14x14)		128-pin plastic pitch) (14x20)	LQFP (fine
			80-pin plast pitch) (12x1)	•				

Notes 1. The values in parentheses are the number of signal outputs when 8com is used.

2. When instruction code FFH is executed.

Reset by the illegal instruction execution not issued by emulation with the in-circuit emulator or on-chip debug emulator.

CHAPTER 2 PIN FUNCTIONS

2.1 Pin Function List

There are four types of pin I/O buffer power supplies: AVDD0, AVDD1, EVDD1, EVDD1, EVDD1, and VDD. The relationship between these power supplies and the pins is shown below.

Table 2-1. Pin I/O Buffer Power Supplies

Power Supply	Corresponding Pins
AVDDO, AVDD	P20 to P27, P150 to P152, P157
AV _{DD1} , EV _{DD1}	P110, P111
EV _{DD}	• Port pins other than P20 to P27, P110, P111, P150 to P152, P157
	• RESET, FLMD0 pins
V _{DD}	Pins other than port , RESET, FLMD0 pins





2.1.1 78K0R/LF3

(1) Port functions (1/2): 78K0R/LF3

Function Name	I/O	Function	After Reset	Alternate Function
P00	I/O	Port 0.	Input port	CAPH
P01		3-bit I/O port.		CAPL
P02		Input/output can be specified in 1-bit units. Use of an on-chip pull-up resistor can be specified by a software setting.		V _{LC3}
P10	I/O	Port 1.	Input port	SCK20/SCL20
P11		6-bit I/O port. Input/output can be specified in 1-bit units.		SI20/RxD2/SDA20/ INTP6
P12		Input of P10, P11, P14 and P15 can be set to TTL buffer. Output of P10 to P15 can be set to N-ch open-drain output (VDD		SO20/TxD2/TO02
P13		tolerance).		SO10/TxD1/TO04
P14		Use of an on-chip pull-up resistor can be specified by a software setting.		SI10/RxD1/SDA10/ INTP4
P15				SCK10/SCL10/INTP7
P20	I/O	Port 2.	Digital input port	ANI0/AMP0-Note 1
P21		7-bit I/O port. Input/output can be specified in 1-bit units.		ANI1/AMP00 Note 1
P22				ANI2/AMP0+Note 1
P23				ANI3/AMP1-Note 1
P24				ANI4/AMP10 Note 1
P25				ANI5/AMP1+Note 1
P26				ANI6
P30	I/O	Port 3. 4-bit I/O port.	Input port	TI03/TO00/RTC1HZ/ INTP1
P31		Input/output can be specified in 1-bit units. Use of an on-chip pull-up resistor can be specified by a software setting.		TI00/TO03/RTCDIV/ RTCCL/PCLBUZ1/ INTP2
P32				TI01/TO01/INTP5/ PCLBUZ0
P33				TI07/TO07/INTP3
P40 Note 2	I/O	I/O Port 4. 2-bit I/O port. Input/output can be specified in 1-bit units. Use of an on-chip pull-up resistor can be specified by a software setting.	Input port	TOOL0
P41				TOOL1

- <R> Notes 1. AMPxx applies to μ PD78F150xA only.
 - 2. If on-chip debugging is enabled by using an option byte, be sure to pull up the P40/TOOL0 pin externally.


(1) Port functions (2/2): 78K0R/LF3

Function Name	I/O	Function	After Reset	Alternate Function
P50	I/O	Port 5.	Input port	SEG30/RxD3
P51		8-bit I/O port.		SEG29/TxD3
P52		Input/output can be specified in 1-bit units. Use of an on-chip pull-up resistor can be specified by a software		SEG28/TI02
P53		setting.		SEG27/TI04
P54 to P57				SEG26 to SEG23
P90 to P92	I/O	Port 9. 3-bit I/O port. Inputs/output can be specified in 1-bit units. Use of an on-chip pull-up resistor can be specified by a software setting.	Input port	SEG22 to SEG20
P100	I/O	Port 10. 1-bit I/O port. Inputs/output can be specified in 1-bit units. Use of an on-chip pull-up resistor can be specified by a software setting.	Input port	SEG11
P110	I/O	Port 11. 2-bit I/O port. Inputs/output can be specified in 1-bit units.	Input port	ANO0 Note
P111				ANO1 Note
P120	I/O	Port 12.	Input port	INTP0/EXLVI
P121	Input	1-bit I/O port and 4-bit input port.		X1
P122		For only P120, input/output can be specified in 1-bit units. For only P120, use of an on-chip pull-up resistor can be		X2/EXCLK
P123		specified by a software setting.		XT1
P124				XT2
P130	Output	Port 13. 1-bit output port.	Output port	_
P140 to P147	I/O	Port 14. 8-bit I/O port. Input/output can be specified in 1-bit units. Use of an on-chip pull-up resistor can be specified by a software setting.	Input port	SEG19 to SEG12
P157	I/O	Port 15. 1-bit I/O port. Input/output can be specified in 1-bit units.	Digital input port	ANI15/AV _{REFM} Note

Note ANOx and AV_{REFM} apply to μ PD78F150xA only.







(2) Non-port functions (1/4): 78K0R/LF3

<R>

<R>

Function Name	I/O	Function	After Reset	Alternate Function
ANI0	Input	A/D converter analog input	Digital	P20/AMP0-Note 1
ANI1			input port	P21/AMP00 Note 1
ANI2				P22/AMP0+ Note 1
ANI3				P23/AMP1-Note 1
ANI4				P24/AMP10 Note 1
ANI5				P25/AMP1+ Note 1
ANI6				P26
ANI15				P157/AVREFM Note 1
AMP0-Note 1	Input	Operational amplifier input (negative side)	Digital	P20/ANI0
AMP1-Note 1			input port	P23/ANI3
AMP0+Note 1	Input	Operational amplifier input (positive side)	Digital	P22/ANI2
AMP1+Note 1			input port	P25/ANI5
AMP00 Note 1	Output	Operational amplifier output	Digital	P21/ANI1
AMP10 Note 1			input port	P24/ANI4
AVREFM Note 1	Input	Analog negative reference voltage input	Digital input port	P157/ANI15
AVREFP Note 1		Analog positive reference voltage input	Input	VREFOUT Note 1
AV _{REF} Note 2				-
VREFOUT Note 1	Output	Analog reference voltage output	Input	AVREFP Note 1
ANO0 Note 1	Output	D/A converter analog output	Input port	P110
ANO1 Note 1				P111
SEG0 to SEG3	Output	LCD controller/driver segment signal outputs	Output	COM4 to COM7
SEG4 to SEG10				-
SEG11				P100
SEG12 to SEG19				P147 to P140
SEG20 to SEG22				P92 to P90
SEG23 to SEG26				P57 to P54
SEG27				P53/TI04
SEG28				P52/TI02
SEG29				P51/TxD3
SEG30				P50/RxD3
COM0 to	Output	LCD controller/driver common signal outputs	Output	-
COM4 to				SEG0 to SEG3
VLC0 to VLC2	_	LCD drive voltage	_	-
V _{LC3}			Input port	P02

Notes 1. AMPxx, ANOx, AVREFP, AVREFM, and VREFOUT apply to μ PD78F150xA only. **2.** AVREF applies to μ PD78F151xA only.

(2) Non-port functions (2/4): 78K0R/LF3

Function Name	I/O	Function	After Reset	Alternate Function
CAPH	-	Connecting a capacitor for LCD controller/driver	Input port	P00
CAPL				P01
EXLVI	Input	Potential input for external low-voltage detection	Input port	P120/INTP0
INTP0	Input	External interrupt request input for which the valid edge (rising	Input port	P120/EXLVI
INTP1		edge, falling edge, or both rising and falling edges) can be specified		P30/TI03/TO00/ RTC1HZ
INTP2				P31/TI00/TO03/ RTCDIV/RTCCL/ PCLBUZ1
INTP3				P33/TI07/TO07
INTP4				P14/SI10/RxD1/ SDA10
INTP5				P32/TI01/TO01/ PCLBUZ0
INTP6				P11/SI20/RxD2/ SDA20
INTP7				P15/SCK10/SCL10
PCLBUZ0	Output	Clock output/buzzer output	Input port	P32/TI01/TO01/ INTP5
PCLBUZ1				P31/TI00/TO03/ RTCDIV/RTCCL/INTP2
REGC	-	Connecting regulator output (2.4 V) stabilization capacitance for internal operation. Connect to Vss via a capacitor (0.47 to 1 μ F).	-	_
RTCDIV	Output	Real-time counter clock (32 kHz divided frequency) output	Input port	P31/TI00/TO03/ PCLBUZ1/RTCCL/ INTP2
RTCCL	Output	Real-time counter clock (32 kHz original oscillation) output	Input port	P31/TI00/TO03/ PCLBUZ1/RTCDIV/ INTP2
RTC1HZ	Output	Real-time counter correction clock (1 Hz) output	Input port	P30/TI03/TO00/ INTP1
RESET	Input	System reset input	-	_
RxD1	Input	Serial data input to UART1	Input port	P14/SI10/SDA10/ INTP4
RxD2		Serial data input to UART2		P11/SI20/SDA20/ INTP6
RxD3		Serial data input to UART3	1	P50/SEG30
SCK10	I/O	Clock input/output for CSI10	Input port	P15/SCL10/INTP7
SCK20		Clock input/output for CSI20	1	P10/SCL20
	I/O	Clock input/output for simplified I ² C	Input port	P15/SCK10/INTP7
SCL10				

(2) Non-port functions (3/4): 78K0R/LF3

Function Name	I/O	Function	After Reset	Alternate Function
SDA10	I/O	Serial data I/O for simplified I ² C	Input port	P14/SI10/RxD1/ INTP4
SDA20				P11/SI20/RxD2/ INTP6
SI10		Serial data input to CSI10		P14/RxD1/SDA10/ INTP4
SI20		Serial data input to CSI20		P11/RxD2/SDA20/ INTP6
SO10	Output	Serial data output from CSI10	Input port	P13/TxD1/TO04
SO20		Serial data output from CSI20		P12/TxD2/TO02
TI00	Input	External count clock input to 16-bit timer 00	Input port	P31/TO03/RTCDIV/ RTCCL/PCLBUZ1/ INTP2
TI01		External count clock input to 16-bit timer 01		P32/TO01/INTP5/ PCLBUZ0
TI02		External count clock input to 16-bit timer 02		P52/SEG28
TI03		External count clock input to 16-bit timer 03		P30/TO00/RTC1HZ/ INTP1
TI04		External count clock input to 16-bit timer 04		P53/SEG27
TI07		External count clock input to 16-bit timer 07		P33/TO07/INTP3
TO00	Output	16-bit timer 00 output	Input port	P30/TI03/RTC1HZ/ INTP1
TO01		16-bit timer 01 output		P32/TI01/INTP5/ PCLBUZ0
TO02		16-bit timer 02 output		P12/SO20/TxD2
TO03		16-bit timer 03 output		P31/TI00/RTCDIV/ RTCCL/PCLBUZ1/ INTP2
TO04		16-bit timer 04 output		P13/SO10/TxD1
TO07		16-bit timer 07 output		P33/TI07/INTP3
TxD1	Output	Serial data output from UART1	Input port	P13/SO10/TO04
TxD2		Serial data output from UART2		P12/SO20/TO02
TxD3		Serial data output from UART3		P51/SEG29
X1	I	Resonator connection for main system clock	Input port	P121
X2	=		Input port	P122/EXCLK
EXCLK	Input	External clock input for main system clock	Input port	P122/X2
XT1	=	Resonator connection for subsystem clock	Input port	P123
XT2	=		Input port	P124
V _{DD}	ı	Positive power supply (Pins other than port and RESET, FLMD0 pins)	-	_
EV _{DD}	-	Positive power supply for RESET, FLMD0 pins, and port pins other than P20 to P26, P110, P111, P157	-	-

(2) Non-port functions (4/4): 78K0R/LF3

<R>

<R>

Function Name	I/O	Function	After Reset	Alternate Function
AV _{DD} Note 1 AV _{DD} Note 2	-	Positive power supply for P20 to P26, P157	_	-
AV _{DD1} Note 1 EV _{DD1} Note 2	=	Positive power supply for P110, P111	_	-
Vss	=	Ground potential (Pins other than port and RESET, FLMD0 pins)	-	-
EVss	=	Ground potential for RESET, FLMD0 pins, and port pins other than P20 to P26, P110, P111, P157	-	-
AVss	-	Ground potential for P20 to P26, P110, P111, P157	-	_
FLMD0	_	Flash memory programming mode setting	-	_
TOOL0	I/O	Data I/O for flash memory programmer/debugger	Input port	P40
TOOL1	Output	Clock output for debugger	Input port	P41

Notes 1. AVDD0 and AVDD1 apply to μ PD78F150xA only.

2. AV_{DD} and EV_{DD1} apply to μ PD78F151xA only.

2.1.2 78K0R/LG3

(1) Port functions (1/2): 78K0R/LG3

Function Name	I/O	Function	After Reset	Alternate Function
P00	I/O	Port 0.	Input port	CAPH
P01		3-bit I/O port.		CAPL
P02		Input/output can be specified in 1-bit units. Use of an on-chip pull-up resistor can be specified by a software setting.		VLC3
P10	I/O	Port 1.	Input port	SCK20/SCL20
P11		7-bit I/O port. Input/output can be specified in 1-bit units.		SI20/RxD2/SDA20/ INTP6
P12		Input of P10, P11, P14 and P15 can be set to TTL buffer. Output of P10 to P15 can be set to N-ch open-drain output (VDD		SO20/TxD2/TO02
P13		tolerance).		SO10/TxD1/TO04
P14		Use of an on-chip pull-up resistor can be specified by a software setting.		SI10/RxD1/SDA10/ INTP4
P15				SCK10/SCL10/INTP7
P16				TI05/TO05/INTP10
P20	I/O	Port 2.	Digital	ANIO/AMP0-Note 1
P21		8-bit I/O port. Input/output can be specified in 1-bit units.	input port	ANI1/AMP00 Note 1
P22				ANI2/AMP0+Note 1
P23				ANI3/AMP1-Note 1
P24				ANI4/AMP10 Note 1
P25				ANI5/AMP1+Note 1
P26				ANI6/AMP2-Note 1
P27				ANI7/AMP2O Note 1
P30	I/O	Port 3. 5-bit I/O port.	Input port	TI03/TO00/RTC1HZ/ INTP1
P31		Input/output can be specified in 1-bit units. Use of an on-chip pull-up resistor can be specified by a software setting.		TI00/TO03/RTCDIV/ RTCCL/PCLBUZ1/ INTP2
P32				TI01/TO01/INTP5/ PCLBUZ0
P33				TI07/TO07/INTP3
P34				TI06/TO06/INTP8
P40 Note 2	I/O	Port 4. 2-bit I/O port.	Input port	TOOL0
P41		Input/output can be specified in 1-bit units. Use of an on-chip pull-up resistor can be specified by a software setting.		TOOL1

<R>

<R>

- **Notes 1.** AMPxx applies to μ PD78F150xA only.
 - 2. If on-chip debugging is enabled by using an option byte, be sure to pull up the P40/TOOL0 pin externally.

(1) Port functions (2/2): 78K0R/LG3

Function Name	I/O	Function	After Reset	Alternate Function
P50	I/O	Port 5.	Input port	SEG39/RxD3
P51		8-bit I/O port.		SEG38/TxD3
P52		Input/output can be specified in 1-bit units. Use of an on-chip pull-up resistor can be specified by a software		SEG37/TI02
P53		setting.		SEG36/TI04
P54 to P57				SEG35 to SEG32
P60	I/O	Port 6.	Input port	SCL0
P61		2-bit I/O port.		SDA0
		Output is N-ch open-drain output (6 V tolerance). Input/output can be specified in 1-bit units.		
P80	I/O	Port 8.	Input port	SCK00/INTP11
P81	1/0	3-bit I/O port.	input port	RxD0/SI00/INTP9
		Inputs/output can be specified in 1-bit units.		
P82		Output of P80 and P82 can be set to N-ch open-drain output		TxD0/SO00
		(V _{DD} tolerance). Use of an on-chip pull-up resistor can be specified by a software		
		setting.		
P90 to P97	I/O	Port 9.	Input port	SEG31 to SEG24
		8-bit I/O port.		
		Inputs/output can be specified in 1-bit units.		
		Use of an on-chip pull-up resistor can be specified by a software setting.		
P100	I/O	Port 10.	Input port	SEG15
	., 0	1-bit I/O port.	input port	323.0
		Inputs/output can be specified in 1-bit units.		
		Use of an on-chip pull-up resistor can be specified by a software		
		setting.		Note
P110	I/O	Port 11.	Input port	ANO0 Note
P111		2-bit I/O port. Inputs/output can be specified in 1-bit units.		ANO1 Note
P120	I/O	Port 12.	Input port	INTP0/EXLVI
P121	Input	1-bit I/O port and 4-bit input port.		X1
P122	1	For only P120, input/output can be specified in 1-bit units.		X2/EXCLK
P123		For only P120, use of an on-chip pull-up resistor can be specified by a software setting.		XT1
P124		- specimentally a second second		XT2
P130	Output	Port 13.	Output port	_
	·	1-bit output port.		
P140 to P147	I/O	Port 14.	Input port	SEG23 to SEG16
		8-bit I/O port.		
		Input/output can be specified in 1-bit units. Use of an on-chip pull-up resistor can be specified by a software		
		setting.		
P150	I/O	Port 15.	Digital	ANI8/AMP2+
P151		4-bit I/O port.	input port	ANI9
P152		Input/output can be specified in 1-bit units.		ANI10
P157				ANI15/AVREFM Note

<R>

<R>

Note ANOx and AVREFM apply to μ PD78F150xA only.



(2) Non-port functions (1/4): 78K0R/LG3

<R>

<R>

Function Name	I/O	Function	After Reset	Alternate Function
ANI0	Input	A/D converter analog input	Digital	P20/AMP0-Note 1
ANI1			input port	P21/AMP00 Note 1
ANI2				P22/AMP0+ Note 1
ANI3				P23/AMP1-Note 1
ANI4				P24/AMP10 Note 1
ANI5				P25/AMP1+ Note 1
ANI6				P26/AMP2-Note 1
ANI7				P27/AMP2O Note 1
ANI8				P150/AMP2+ Note 1
ANI9				P151
ANI10				P152
ANI15				P157/AVREFM Note 1
AMP0-Note 1	Input	nput Operational amplifier input (negative side)	Digital	P20/ANI0
AMP1-Note 1			input port	P23/ANI3
AMP2-Note 1				P26/ANI6
AMP0+Note 1	Input	Operational amplifier input (positive side)	Digital	P22/ANI2
AMP1+Note1			input port	P25/ANI5
AMP2+ Note 1				P150/ANI8
AMP00 Note 1	Output	Output Operational amplifier output	Digital	P21/ANI1
AMP10 Note 1			input port	P24/ANI4
AMP20 Note 1				P27/ANI7
AVREFM Note 1	Input	Analog negative reference voltage input	Digital input port	P157/ANI15
AV _{REFP} Note 1		Analog positive reference voltage input	Input	VREFOUT Note 1
AV _{REF} Note 2		<u> </u>		_
VREFOUT Note 1	Output	Analog reference voltage output	Input	AVREFP Note 1
ANO0 Note 1	Output	D/A converter analog output	Input port	P110
ANO1 Note 1	·			P111
SEG0 to SEG3	Output	LCD controller/driver segment signal outputs	Output	COM4 to COM7
SEG4 to SEG14				=
SEG15			Input port	P100
SEG16 to SEG23				P147 to P140
SEG24 to SEG31				P97 to P90
SEG32 to SEG35				P57 to P54
SEG36				P53/TI04
SEG37				P52/TI02
SEG38				P51/TxD3
SEG39				P50/RxD3

Notes 1. AMPxx, ANOx, AVREFP, AVREFM, and VREFOUT apply to μ PD78F150xA only. **2.** AMREF applies to μ PD78F151xA only.

(2) Non-port functions (2/4): 78K0R/LG3

Function Name	I/O	Function	After Reset	Alternate Function
COM0 to COM3	Output	LCD controller/driver common signal outputs	Output	-
COM4 to				SEG0 to SEG3
VLC0 to VLC2	=	LCD drive voltage	-	-
V _{LC3}			Input port	P02
CAPH	-	Connecting a capacitor for LCD controller/driver	Input port	P00
CAPL				P01
EXLVI	Input	Potential input for external low-voltage detection	Input port	P120/INTP0
INTP0	Input	External interrupt request input for which the valid edge (rising	Input port	P120/EXLVI
INTP1		edge, falling edge, or both rising and falling edges) can be specified		P30/TI03/TO00/ RTC1HZ
INTP2				P31/TI00/TO03/ RTCDIV/RTCCL/ PCLBUZ1
INTP3				P33/TI07/TO07
INTP4				P14/SI10/RxD1/ SDA10
INTP5				P32/TI01/TO01/ PCLBUZ0
INTP6				P11/SI20/RxD2/ SDA20
INTP7				P15/SCK10/SCL10
INTP8				P34/TI06/TO06
INTP9				P81/RxD0/SI00
INTP10				P16/TI05/TO05
INTP11				P80/SCK00
PCLBUZ0	Output	Clock output/buzzer output	Input port	P32/TI01/TO01/ INTP5
PCLBUZ1				P31/TI00/TO03/ RTCDIV/RTCCL/INTP2
REGC	ı	Connecting regulator output (2.4 V) stabilization capacitance for internal operation. Connect to Vss via a capacitor (0.47 to 1 μ F).	-	-
RTCDIV	Output	Real-time counter clock (32 kHz divided frequency) output	Input port	P31/TI00/TO03/ PCLBUZ1/RTCCL/ INTP2
RTCCL	Output	Real-time counter clock (32 kHz original oscillation) output	Input port	P31/TI00/TO03/ PCLBUZ1/RTCDIV/ INTP2
RTC1HZ	Output	Real-time counter correction clock (1 Hz) output	Input port	P30/TI03/TO00/ INTP1
RESET	Input	System reset input	=	_

(2) Non-port functions (3/4): 78K0R/LG3

Function Name	I/O	Function	After Reset	Alternate Function
RxD0	Input	Serial data input to UART0	Input port	P81/SI00/INTP9
RxD1		Serial data input to UART1		P14/SI10/SDA10/ INTP4
RxD2		Serial data input to UART2		P11/SI20/SDA20/ INTP6
RxD3		Serial data input to UART3		P50/SEG39
SCK00	I/O	Clock input/output for CSI00	Input port	P80/INTP11
SCK10		Clock input/output for CSI10		P15/SCL10/INTP7
SCK20		Clock input/output for CSI20		P10/SCL20
SCL0	I/O	Clock input/output for I ² C	Input port	P60
SCL10	I/O	Clock input/output for simplified I ² C	Input port	P15/SCK10/INTP7
SCL20				P10/SCK20
SDA0	I/O	Serial data I/O for I ² C	Input port	P61
SDA10	I/O	Serial data I/O for simplified I ² C	Input port	P14/SI10/RxD1/ INTP4
SDA20				P11/SI20/RxD2/ INTP6
SI00	Input	Serial data input to CSI00	Input port	P81/RxD0/INTP9
SI10		Serial data input to CSI10		P14/RxD1/SDA10/ INTP4
SI20		Serial data input to CSI20		P11/RxD2/SDA20/ INTP6
SO00	Output	Serial data output from CSI00	Input port	P82/TxD0
SO10		Serial data output from CSI10		P13/TxD1/TO04
SO20		Serial data output from CSI20		P12/TxD2/TO02
TIOO	Input	External count clock input to 16-bit timer 00	Input port	P31/T003/RTCDIV/ RTCCL/PCLBUZ1/ INTP2
TI01		External count clock input to 16-bit timer 01		P32/TO01/INTP5/ PCLBUZ0
TI02		External count clock input to 16-bit timer 02		P52/SEG37
TI03		External count clock input to 16-bit timer 03		P30/TO00/RTC1HZ/ INTP1
TI04		External count clock input to 16-bit timer 04		P53/SEG36
TI05		External count clock input to 16-bit timer 05		P16/TO05/INTP10
TI06		External count clock input to 16-bit timer 06		P34/TO06/INTP8
TI07		External count clock input to 16-bit timer 07		P33/TO07/INTP3



(2) Non-port functions (4/4): 78K0R/LG3

Function Name	I/O	Function	After Reset	Alternate Function
TO00	Output	16-bit timer 00 output	Input port	P30/TI03/RTC1HZ/ INTP1
TO01		16-bit timer 01 output		P32/TI01/INTP5/ PCLBUZ0
TO02		16-bit timer 02 output		P12/SO20/TxD2
TO03		16-bit timer 03 output		P31/TI00/RTCDIV/ RTCCL/PCLBUZ1/ INTP2
TO04		16-bit timer 04 output		P13/SO10/TxD1
TO05		16-bit timer 05 output		P16/TI05/INTP10
TO06		16-bit timer 06 output		P34/TI06/INTP8
TO07		16-bit timer 07 output		P33/TI07/INTP3
TxD0	Output	Serial data output from UART0	Input port	P82/SO00
TxD1		Serial data output from UART1		P13/SO10/TO04
TxD2		Serial data output from UART2		P12/SO20/TO02
TxD3		Serial data output from UART3		P51/SEG38
X1	_	Resonator connection for main system clock	Input port	P121
X2	_		Input port	P122/EXCLK
EXCLK	Input	External clock input for main system clock	Input port	P122/X2
XT1	_	Resonator connection for subsystem clock	Input port	P123
XT2	_		Input port	P124
V _{DD}	=	Positive power supply (Pins other than port and RESET, FLMD0 pins)	-	-
EV _{DD}	-	Positive power supply for RESET, FLMD0 pins, and port pins other than P20 to P27, P110, P111, P150 to P152, P157	_	-
AV _{DD} Note 1 AV _{DD} Note 2	-	Positive power supply for P20 to P27, P150 to P152, P157	_	-
AV _{DD1} Note 1 EV _{DD1} Note 2	=	Positive power supply for P110, P111	-	_
Vss	-	Ground potential (Pins other than port and RESET, FLMD0 pins)	-	-
EVss	-	Ground potential for RESET, FLMD0 pins, and port pins other than P20 to P27, P110, P111, P150 to P152, P157	_	-
AVss	-	Ground potential for P20 to P27, P110, P111, P150 to P152, P157	-	_
FLMD0	=	Flash memory programming mode setting	-	_
TOOL0	I/O	Data I/O for flash memory programmer/debugger	Input port	P40
TOOL1	Output	Clock output for debugger	Input port	P41

<R>

Notes 1. AVDD0 and AVDD1 apply to μ PD78F150xA only.

2. AV_{DD} and EV_{DD1} apply to μ PD78F151xA only.



2.1.3 78K0R/LH3

(1) Port functions (1/3): 78K0R/LH3

Function Name	I/O	Function	After Reset	Alternate Function
P00	I/O	Port 0.	Input port	CAPH
P01		3-bit I/O port.		CAPL
P02		Input/output can be specified in 1-bit units. Use of an on-chip pull-up resistor can be specified by a software setting.		VLC3
P10	I/O	Port 1.	Input port	SCK20/SCL20
P11		8-bit I/O port. Input/output can be specified in 1-bit units.		SI20/RxD2/SDA20/ INTP6
P12		Input of P10, P11, P14 and P15 can be set to TTL buffer. Output of P10 to P15 can be set to N-ch open-drain output (VDD		SO20/TxD2/TO02
P13		tolerance).		SO10/TxD1/TO04
P14		Use of an on-chip pull-up resistor can be specified by a software setting.		SI10/RxD1/SDA10/ INTP4
P15				SCK10/SCL10/INTP7
P16				TI05/TO05/INTP10
P17				-
P20	I/O	Port 2.	Digital	ANIO/AMP0-Note 1
P21		8-bit I/O port. Input/output can be specified in 1-bit units.	input port	ANI1/AMP0O Note 1
P22				ANI2/AMP0+ Note 1
P23				ANI3/AMP1-Note 1
P24				ANI4/AMP10 Note
P25				ANI5/AMP1+ Note 1
P26				ANI6/AMP2-Note 1
P27				ANI7/AMP2O Note 1
P30	I/O	Port 3. 5-bit I/O port.	Input port	TI03/TO00/RTC1HZ/ INTP1
P31		Input/output can be specified in 1-bit units. Use of an on-chip pull-up resistor can be specified by a software setting.		TI00/TO03/RTCDIV/ RTCCL/PCLBUZ1/ INTP2
P32				TI01/TO01/INTP5/ PCLBUZ0
P33				TI07/TO07/INTP3
P34				TI06/TO06/INTP8
P40 Note 2	I/O	Port 4. 2-bit I/O port.	Input port	TOOL0
P41		Input/output can be specified in 1-bit units. Use of an on-chip pull-up resistor can be specified by a software setting.		TOOL1


<R>

Notes 1. AMPxx applies to μ PD78F150xA only.

2. If on-chip debugging is enabled by using an option byte, be sure to pull up the P40/TOOL0 pin externally.









(1) Port functions (2/3): 78K0R/LH3

Function Name	I/O	Function	After Reset	Alternate Function
P50	I/O	Port 5.	Input port	SEG53/RxD3
P51		8-bit I/O port.		SEG52/TxD3
P52		Input/output can be specified in 1-bit units. Use of an on-chip pull-up resistor can be specified by a software		SEG51/TI02
P53		setting.		SEG50/TI04
P54 to P57				SEG49 to SEG46
P60	I/O	Port 6.	Input port	SCL0
P61		2-bit I/O port.		SDA0
		Output is N-ch open-drain output (6 V tolerance).		
D70 to D74	1/0	Input/output can be specified in 1-bit units.	In a set of a set	KD0 to KD4
P70 to P74	I/O	Port 7. 8-bit I/O port.	Input port	KR0 to KR4
P75		Input/output can be specified in 1-bit units.		KR5/SCK01
P76		Input of P75 and P76 can be set to TTL buffer.		KR6/SI01
P77		Output of P75 and P77 can be set to N-ch open-drain output		KR7/SO01
		(V _{DD} tolerance). Use of an on-chip pull-up resistor can be specified by a software		
		setting.		
P80	I/O	Port 8.	Input port	SCK00/INTP11
P81		8-bit I/O port.		RxD0/SI00/INTP9
P82		Inputs/output can be specified in 1-bit units.		TxD0/SO00
P83		Output of P80 and P82 can be set to N-ch open-drain output		_
P84		(V _{DD} tolerance). Use of an on-chip pull-up resistor can be specified by a software		TI10/TO10
P85		setting.		TI11/TO11
P86				TI12/TO12
				TI12/TO12
P87	1/0	D. d.O.	In a set of a set	
P90 to P97	I/O	Port 9. 8-bit I/O port.	Input port	SEG45 to SEG38
		Inputs/output can be specified in 1-bit units.		
		Use of an on-chip pull-up resistor can be specified by a software		
		setting.		
P100 to P102	I/O	Port 10.	Input port	SEG29 to SEG27
		3-bit I/O port.		
		Inputs/output can be specified in 1-bit units. Use of an on-chip pull-up resistor can be specified by a software		
		setting.		
P110	I/O	Port 11.	Input port	ANO0 Note
P111		2-bit I/O port.		ANO1 Note
		Inputs/output can be specified in 1-bit units.		
P120	I/O	Port 12.	Input port	INTP0/EXLVI
P121	Input	1-bit I/O port and 4-bit input port. For only P120, input/output can be specified in 1-bit units.		X1
P122		For only P120, input/output can be specified in 1-bit units. For only P120, use of an on-chip pull-up resistor can be		X2/EXCLK
P123		specified by a software setting.		XT1
P124				XT2
P130	Output	Port 13.	Output port	_
		1-bit output port.		

<R> Note ANOx applies to μ PD78F150xA only.

<R>

<R>

<R>

<R>

(1) Port functions (3/3): 78K0R/LH3

Function Name	I/O	Function	After Reset	Alternate Function
P140 to P147	I/O	Port 14. 8-bit I/O port. Input/output can be specified in 1-bit units. Use of an on-chip pull-up resistor can be specified by a software setting.	Input port	SEG37 to SEG30
P150	I/O	Port 15.	Digital	ANI8/AMP2+ Note
P151		4-bit I/O port.	input port	ANI9
P152		Input/output can be specified in 1-bit units.		ANI10
P157				ANI15/AV _{REFM} Note


Note AMP2+ and AVREFM apply to μ PD78F150xA only.

(2) Non-port functions (1/5): 78K0R/LH3

Function Name	I/O	Function	After Reset	Alternate Function
ANI0	Input	A/D converter analog input	Digital	P20/AMP0-Note 1
ANI1			input port	P21/AMP00 Note 1
ANI2				P22/AMP0+ Note 1
ANI3				P23/AMP1-Note 1
ANI4				P24/AMP10 Note 1
ANI5				P25/AMP1+Note 1
ANI6				P26/AMP2-Note 1
ANI7				P27/AMP2O Note 1
ANI8				P150/AMP2+ Note 1
ANI9				P151
ANI10				P152
ANI15				P157/AVREFM Note 1
AMP0-Note 1	Input	Operational amplifier input (negative side)	Digital	P20/ANI0
AMP1-Note 1			input port	P23/ANI3
AMP2-Note 1				P26/ANI6
AMP0+Note 1	Input	Operational amplifier input (positive side)	Digital	P22/ANI2
AMP1+Note 1			input port	P25/ANI5
AMP2+ Note 1				P150/ANI8
AMP00 Note 1	Output	Operational amplifier output	Digital	P21/ANI1
AMP10 Note 1			input port	P24/ANI4
AMP20 Note 1				P27/ANI7
AV _{REFM} Note 1	Input	Analog negative reference voltage input	Digital input port	P157/ANI15
AV _{REFP} Note 1		Analog positive reference voltage input	Input	VREFOUT Note 1
AV _{REF} Note 2	-			_
VREFOUT Note 1	Output	Analog reference voltage output	Input	AVREFP Note 1
ANO0 Note 1	Output	D/A converter analog output	Input port	P110
ANO1 Note 1				P111

Notes 1. AMPxx, ANOx, AVREFP, AVREFM, and AVREFOUT apply to μ PD78F150xA only.

2. AV_{REF} applies to μ PD78F151xA only.





(2) Non-port functions (2/5): 78K0R/LH3

Function Name	I/O	Function	After Reset	Alternate Function
SEG0 to SEG3	Output	LCD controller/driver segment signal outputs	Output	COM4 to COM7
SEG4 to SEG26				_
SEG27 to SEG29				P102 to P100
SEG30 to SEG37				P147 to P140
SEG38 to SEG45				P97 to P90
SEG46 to SEG49				P57 to P54
SEG50				P53/TI04
SEG51				P52/TI02
SEG52				P51/TxD3
SEG53				P50/RxD3
COM0 to	Output	LCD controller/driver common signal outputs	Output	-
COM4 to				SEG0 to SEG3
VLC0 to VLC2	-	LCD drive voltage	-	=
VLC3			Input port	P02
CAPH	=	Connecting a capacitor for LCD controller/driver	Input port	P00
CAPL				P01
EXLVI	Input	Potential input for external low-voltage detection	Input port	P120/INTP0
INTP0	Input	External interrupt request input for which the valid edge (rising	Input port	P120/EXLVI
INTP1		edge, falling edge, or both rising and falling edges) can be specified		P30/TI03/TO00/ RTC1HZ
INTP2				P31/TI00/TO03/ RTCDIV/RTCCL/ PCLBUZ1
INTP3				P33/TI07/TO07
INTP4				P14/SI10/RxD1/ SDA10
INTP5				P32/TI01/TO01/ PCLBUZ0
INTP6				P11/SI20/RxD2/ SDA20
INTP7				P15/SCK10/SCL10
INTP8				P34/TI06/TO06
INTP9				P81/RxD0/SI00
INTP10				P16/TI05/TO05
INTP11				P80/SCK00

(2) Non-port functions (3/5): 78K0R/LH3

Function Name	I/O	Function	After Reset	Alternate Function
KR0 to KR4	Input	Key interrupt input	Input port	P70-P74
KR5				P75/SCK01
KR6				P76/SI01
KR7				P77/SO01
PCLBUZ0	Output	Clock output/buzzer output	Input port	P32/TI01/TO01/ INTP5
PCLBUZ1				P31/TI00/TO03/ RTCDIV/RTCCL/INTP2
REGC	=	Connecting regulator output (2.4 V) stabilization capacitance for internal operation. Connect to Vss via a capacitor (0.47 to 1 μ F).	-	-
RTCDIV	Output	Real-time counter clock (32 kHz divided frequency) output	Input port	P31/TI00/TO03/ PCLBUZ1/RTCCL/ INTP2
RTCCL	Output	Real-time counter clock (32 kHz original oscillation) output	Input port	P31/TI00/TO03/ PCLBUZ1/RTCDIV/ INTP2
RTC1HZ	Output	Real-time counter correction clock (1 Hz) output	Input port	P30/TI03/TO00/ INTP1
RESET	Input	System reset input	=	_
RxD0	Input	Serial data input to UART0	Input port	P81/SI00/INTP9
RxD1		Serial data input to UART1		P14/SI10/SDA10/ INTP4
RxD2		Serial data input to UART2		P11/SI20/SDA20/ INTP6
RxD3		Serial data input to UART3		P50/SEG53
SCK00	I/O	Clock input/output for CSI00	Input port	P80/INTP11
SCK01		Clock input/output for CSI01		P75/KR5
SCK10		Clock input/output for CSI10		P15/SCL10/INTP7
SCK20		Clock input/output for CSI20		P10/SCL20
SCL0	I/O	Clock input/output for I ² C	Input port	P60
SCL10	I/O	Clock input/output for simplified I ² C	Input port	P15/SCK10/INTP7
SCL20				P10/SCK20
SDA0	I/O	Serial data I/O for I ² C	Input port	P61
SDA10	I/O	Serial data I/O for simplified I ² C	Input port	P14/SI10/RxD1/ INTP4
SDA20				P11/SI20/RxD2/ INTP6

(2) Non-port functions (4/5): 78K0R/LH3

Function Name	I/O	Function	After Reset	Alternate Function
SI00	Input	Serial data input to CSI00	Input port	P81/RxD0/INTP9
SI01		Serial data input to CSI01		P76/KR6
SI10		Serial data input to CSI10		P14/RxD1/SDA10/ INTP4
SI20		Serial data input to CSI20		P11/RxD2/SDA20/ INTP6
SO00	Output	Serial data output from CSI00	Input port	P82/TxD0
SO01		Serial data output from CSI01		P77/KR7
SO10		Serial data output from CSI10		P13/TxD1/T004
SO20		Serial data output from CSI20		P12/TxD2/TO02
TI00	Input	External count clock input to 16-bit timer 00	Input port	P31/TO03/RTCDIV/ RTCCL/PCLBUZ1/ INTP2
TI01		External count clock input to 16-bit timer 01		P32/TO01/INTP5/ PCLBUZ0
TI02		External count clock input to 16-bit timer 02		P52/SEG51
TI03		External count clock input to 16-bit timer 03		P30/TO00/RTC1HZ/ INTP1
TI04		External count clock input to 16-bit timer 04		P53/SEG50
TI05		External count clock input to 16-bit timer 05		P16/TO05/INTP10
TI06		External count clock input to 16-bit timer 06		P34/TO06/INTP8
TI07		External count clock input to 16-bit timer 07		P33/TO07/INTP3
TI10		External count clock input to 16-bit timer 10		P84/TO10
TI11		External count clock input to 16-bit timer 11		P85/TO11
TI12		External count clock input to 16-bit timer 12		P86/TO12
TI13		External count clock input to 16-bit timer 13		P87/TO13
TO00	Output	16-bit timer 00 output	Input port	P30/TI03/RTC1HZ/ INTP1
TO01		16-bit timer 01 output		P32/TI01/INTP5/ PCLBUZ0
TO02		16-bit timer 02 output		P12/SO20/TxD2
TO03		16-bit timer 03 output		P31/TI00/RTCDIV/ RTCCL/PCLBUZ1/ INTP2
TO04		16-bit timer 04 output		P13/SO10/TxD1
TO05		16-bit timer 05 output		P16/TI05/INTP10
TO06		16-bit timer 06 output		P34/TI06/INTP8
TO07		16-bit timer 07 output		P33/TI07/INTP3



(2) Non-port functions (5/5): 78K0R/LH3

Function Name	I/O	Function	After Reset	Alternate Function
TO10	Output	16-bit timer 10 output	Input port	P84/TI10
TO11		16-bit timer 11 output		P85/TI11
TO12		16-bit timer 12 output		P86/TI12
TO13		16-bit timer 13 output		P87/TI13
TxD0	Output	Serial data output from UART0	Input port	P82/SO00
TxD1		Serial data output from UART1		P13/SO10/TO04
TxD2		Serial data output from UART2		P12/SO20/TO02
TxD3		Serial data output from UART3		P51/SEG52
X1	-	Resonator connection for main system clock	Input port	P121
X2	-		Input port	P122/EXCLK
EXCLK	Input	External clock input for main system clock	Input port	P122/X2
XT1	-	Resonator connection for subsystem clock	Input port	P123
XT2	_		Input port	P124
V _{DD}	_	Positive power supply (Pins other than port and RESET, FLMD0 pins)	-	_
EV _{DD}	_	Positive power supply for RESET, FLMD0 pins, and port pins other than P20 to P27, P110, P111, P150 to P152, P157	-	-
AV _{DD} , Note 1 AV _{DD} Note 2	-	Positive power supply for P20 to P27, P150 to P152, P157	-	-
AV _{DD1} Note 1 EV _{DD1} Note 2	-	Positive power supply for P110, P111	-	-
Vss	-	Ground potential (Pins other than port and RESET, FLMD0 pins)	-	-
EVss	-	Ground potential for RESET, FLMD0 pins, and port pins other than P20 to P27, P110, P111, P150 to P152, P157	-	-
AVss	-	Ground potential for P20 to P27, P110, P111, P150 to P152, P157	-	-
FLMD0	_	Flash memory programming mode setting	_	
TOOL0	I/O	Data I/O for flash memory programmer/debugger	Input port	P40
TOOL1	Output	Clock output for debugger	Input port	P41

<R>

- **Notes 1.** AVDD0 and AVDD1 apply to μ PD78F150xA only.
 - 2. AV_{DD} and EV_{DD1} apply to μ PD78F151xA only.

2.2 Description of Pin Functions

Remark The pins mounted depend on the product. Refer to 1.3 Pin Configuration (Top View) and 2.1 Pin Function List.

2.2.1 P00 to P02

P00 to P02 function as an I/O port. This port can also be used for connecting a capacitor for LCD controller/driver, and power supply voltage pin for driving the LCD.

	78K0R/LF3	78K0R/LG3	78K0R/LH3
	(80 pins: μ PD78F15x0A,	(100 pins: μ PD78F15x3A,	(128 pins: <i>μ</i> PD78F15x6A,
	78F1501A, 78F15x2A)	78F1504A, 78F15x5A)	78F1507A, 78F15x8A)
P00/CAPH		V	
P01/CAPL		V	
P02/V _{LC3}		V	

The following operation modes can be specified in 1-bit units.

(1) Port mode

P00 to P02 function as an I/O port. P00 to P02 can be set to input or output port in 1-bit units using port mode register 0 (PM0). Use of an on-chip pull-up resistor can be specified by pull-up resistor option register 0 (PU0).

(2) Control mode

P00 to P02 function as connecting a capacitor for LCD controller/driver, and power supply voltage pin for driving the LCD.

(a) CAPH, CAPL

These are the pins for connecting a capacitor for LCD controller/driver.

(b) VLC3

This is the pin for inputting a power supply voltage pin for driving the LCD.

Caution To use P00/CAPH, P01/CAPL, and P02/V_{LC3} as a general-purpose port, set bit 5 (MDSET1) and bit 4 (MDSET0) of LCD mode register (LCDMD) to "0", which is the same as their default status setting.



2.2.2 P10 to P17

P10 to P17 function as an I/O port. This port can also be used for external interrupt request input, serial interface data I/O, clock I/O, and timer I/O.

Input to the P10, P11, P14, and P15 pins can be specified through a normal input buffer or a TTL input buffer in 1-bit units using port input mode register 1 (PIM1).

Output from the P10-P15 pins can be specified as N-ch open-drain output (VDD tolerance) in 1-bit units using port output mode register 1 (POM1).

<	F	:	>	

	78K0R/LF3	78K0R/LG3	78K0R/LH3
	(80 pins: μ PD78F15x0A,	(100 pins: μ PD78F15x3A,	(128 pins: μ PD78F15x6A,
	78F1501A, 78F15x2A)	78F1504A, 78F15x5A)	78F1507A, 78F15x8A)
P10/SCK20/SCL20		$\sqrt{}$	
P11/SI20/RxD2/SDA20/INTP6	√		
P12/SO20/TxD2/TO02	V		
P13/SO10/TxD1/TO04	√		
P14/SI10/RxD1/SDA10/INTP4	√		
P15/SCK10/SCL10/INTP7	V		
P16/TI05/TO05/INTP10	-	V	V
P17	_	-	V

The following operation modes can be specified in 1-bit units.

(1) Port mode

P10 to P17 function as an I/O port. P10 to P17 can be set to input or output port in 1-bit units using port mode register 1 (PM1). Use of an on-chip pull-up resistor can be specified by pull-up resistor option register 1 (PU1).

(2) Control mode

P10 to P17 function as serial interface clock I/O, data I/O, timer I/O, and external interrupt request input.

(a) SCK10, SCK20

These are serial clock I/O pin of serial interface CSI10 and CSI20.

(b) SI10, SI20

These are serial data input pin of serial interface CSI10 and CSI20.

(c) SO10, SO20

These are serial data output pin of serial interface CSI10 and CSI20.

(d) SCL10, SCL20

These are serial clock I/O pin of serial interface IIC10 and IIC20 (simplified I²C).

(e) SDA10, SDA20

These are serial data I/O pin of serial interface IIC10 and IIC20 (simplified I²C).

(f) RxD1, RxD2

These are serial data input pin of serial interface UART1 and UART2.

(g) TxD1, TxD2

These are serial data output pin of serial interface UART1 and UART2.

(h) TI05

This is a timer input pin of 16-bit timer 05.

(i) TO02, TO04, TO05

These are the timer output pins of 16-bit timers 02, 04, and 05.

(j) INTP4, INTP6, INTP7, INTP10

These are the external interrupt request input pins for which the valid edge (rising edge, falling edge, or both rising and falling edges) can be specified.

- Cautions 1. To use P10/SCK20/SCL20 and P11/SI20/RxD2/SDA20/INTP6 as a general-purpose port, note the serial array unit 1 setting. For details, refer to Table 14-9 Relationship Between Register Settings and Pins (Channel 0 of unit 1: CSI20, UART2 Reception, IIC20).
 - 2. To use P12/T002/S020/TxD2 as a general-purpose port, set bit 2 (T002) of timer output register 0 (T00) and bit 2 (T0E02) of timer output enable register 0 (T0E0) to "0", which is the same as their default status setting. And as a general-purpose port, note the serial array unit 1 setting. For details of serial array unit 1 setting, refer to Table 14-9 Relationship Between Register Settings and Pins (Channel 0 of unit 1: CSI20, UART2 Reception, IIC20).
 - 3. To use P13/T004/S010/TxD1 as a general-purpose port, set bit 4 (T004) of timer output register 0 (T00) and bit 4 (T0E04) of timer output enable register 0 (T0E0) to "0", which is the same as their default status setting. And as a general-purpose port, note the serial array unit 0 setting. For details of serial array unit 0 setting, refer to Table 14-7 Relationship Between Register Settings and Pins (Channel 2 of unit 0: CSI10, UART1 Transmission, IIC10)
 - 4. To use P14/SI10/RxD1/SDA10/INTP4 and P15/SCK10/SCL10/INTP7 as a general-purpose port, note the serial array unit 0 setting. For details, refer to Table 14-7 Relationship Between Register Settings and Pins (Channel 2 of unit 0: CSI10, UART1 Transmission, IIC10)
 - 5. To use P16/T005/Tl05/INTP10 as a general-purpose port, set bit 5 (T005) of timer output register 0 (T00) and bit 5 (T0E05) of timer output enable register 0 (T0E0) to "0", which is the same as their default status setting.

2.2.3 P20 to P27

P20 to P27 function as an I/O port. This port can also be used for A/D converter analog input, and operational amplifier I/O.

<R>

	μ PD78F150xA				μ PD78F151xA	
	78K0R/LF3	78K0R/LG3	78K0R/LH3	78K0R/LF3	78K0R/LG3	78K0R/LH3
	(80 pins)	(100 pins)	(128 pins)	(80 pins)	(100 pins)	(128 pins)
P20/ANI0/AMP0-		√			P20/ANI0 P20/ANI1	
P21/ANI1/AMP0O	√			P20/ANI1		
P22/ANI2/AMP0+	√			P20/ANI2		
P23/ANI3/AMP1-	√			P20/ANI3		
P24/ANI4/AMP1O		√			P20/ANI4	
P25/ANI5/AMP1+	√		P20/ANI5			
P26/ANI6/AMP2-	P26/ANI6	ANI6 √ P26/ANI6				
P27/ANI7/AMP2O	=	٧	1	=	P27/	'ANI7

The following operation modes can be specified in 1-bit units.

(1) Port mode

P20 to P27 function as an I/O port. P20 to P27 can be set to input or output port in 1-bit units using port mode register 2 (PM2).

(2) Control mode

P20 to P27 function as A/D converter analog input and operational amplifier I/O.

(a) ANIO to ANI7

These are A/D converter analog input pins.

(b) AMP0-, AMP1-, AMP2-

These are pins that the input voltage on the negative side of operational amplifiers 0 to 2.

(c) AMP0+, AMP1+

These are pins that the input voltage on the positive side of operational amplifiers 0 and 1.

(d) AMP0O, AMP1O, AMP2O

These are operational amplifiers 0 to 2 output pins.

Cautions 1. P20/ANI0/AMP0- to P27/ANI7/ANP2O are set in the digital input (general-purpose port) mode after release of reset.

2. When using at least one port of ports P20/ANI0/AMP0- to P27/ANI7/ANP2O as a digital port, set AVDD0 to the same potential as EVDD or VDD.



2.2.4 P30 to P34

P30 to P34 function as an I/O port. This port can also be used for timer I/O, real-time counter clock output, correction clock output, clock output/buzzer output, and external interrupt request input.

<R>

	78K0R/LF3	78K0R/LG3	78K0R/LH3
	(80 pins: μ PD78F15x0A,	(100 pins: μ PD78F15x3A,	(128 pins: <i>μ</i> PD78F15x6A,
	78F1501A, 78F15x2A)	78F1504A, 78F15x5A)	78F1507A, 78F15x8A)
P30/TI03/TO00/RTC1HZ/INTP1		\checkmark	
P31/TI00/TO03/RTCDIV/RTCCL/	√		
PCLBUZ1/INTP2			
P32/TI01/TO01/PCLBUZ0/INTP5		$\sqrt{}$	
P33/TI07/TO07/ INTP3		\checkmark	
P34/TI06/TO06/ INTP8	_	1	\downarrow

The following operation modes can be specified in 1-bit units.

(1) Port mode

P30 to P34 function as an I/O port. P30 to P34 can be set to input or output port in 1-bit units using port mode register 3 (PM3). Use of an on-chip pull-up resistor can be specified by pull-up resistor option register 3 (PU3).

(2) Control mode

P30 to P34 function as timer I/O, real-time counter clock output, correction clock output, clock output/buzzer output, and external interrupt request input.

(a) TI00, TI01, TI03 TI06, TI07

These are the timer input pins of 16-bit timers 00, 01, 03, 06, and 07.

(b) TO00, TO01, TO03, TO06, TO07

These are the timer output pins of 16-bit timers 00, 01, 03, 06, and 07.

(c) RTCCL

This is a real-time counter clock (32 kHz, original oscillation) output pin.

(d) RTCDIV

This is a real-time counter clock (32 kHz, divided) output pin.

(e) RTC1HZ

This is a real-time counter correction clock (1 Hz) output pin.

(f) PCLBUZ0, PCLBUZ1

These are clock output/buzzer output pins.

(g) INTP1, INTP2, INTP3, INTP5, INTP8

These are the external interrupt request input pins for which the valid edge (rising edge, falling edge, or both rising and falling edges) can be specified.



- Cautions 1. To use P30/T000/Tl03/RTC1HZ/INTP1 as a general-purpose port, set bit 5 (RCLOE1) of real-time counter control register 0 (RTCC0), bit 0 (T000) of timer output register 0 (T00) and bit 0 (T0E00) of timer output enable register 0 (T0E0) to "0", which is the same as their default status setting.
 - 2. To use P31/T003/TI00/RTCDIV/RTCCL/PCLBUZ1/INTP2 as a general-purpose port, set bit 4 (RCLOE0) of real-time counter control register 0 (RTCC0), bit 6 (RCLOE2) of real-time counter control register 2 (RTCC2), bit 3 (T003) of timer output register 0 (T00), bit 3 (T0E03) of timer output enable register 0 (T0E0) and bit 7 of clock output select register 1 (CKS1) to "0", which is the same as their default status setting.
 - 3. To use P32/T001/TI01/INTP5/PCLBUZ0 as a general-purpose port, set bit 1 (T001) of timer output register 0 (T00), bit 1 (T0E01) of timer output enable register 0 (T0E0) and bit 7 of clock output select register 0 (CKS0) to "0", which is the same as their default status setting.
 - 4. To use P33/T007/Tl07/INTP3 and P34/T006/Tl06/INTP8 as a general-purpose port, set bit 7, 6 (T007, T006) of timer output register 0 (T00), and bit 7, 6 (T0E07, T0E06) of timer output enable register 0 (T0E0) to "0", which is the same as their default status setting.

2.2.5 P40, P41

P40 and P41 function as an I/O port. These pins also function as data I/O for a flash memory programmer/debugger and clock output for a debugger.

<r></r>	

	78K0R/LF3 (80 pins: μ PD78F15x0A, 78F1501A, 78F15x2A)	78K0R/LG3 (100 pins: μ PD78F15x3A, 78F1504A, 78F15x5A)	78K0R/LH3 (128 pins: μ PD78F15x6A, 78F1507A, 78F15x8A)
P40/TOOL0		\checkmark	
P41/TOOL1	√		

The following operation modes can be specified in 1-bit units.

(1) Port mode

P40 and P41 function as an I/O port. P40 and P41 can be set to input or output port in 1-bit units using port mode register 4 (PM4). Use of an on-chip pull-up resistor can be specified by pull-up resistor option register 4 (PU4). Be sure to connect an external pull-up resistor to P40 when on-chip debugging is enabled (by using an option byte).

(2) Control mode

P40 and P41 function as data I/O for a flash memory programmer/debugger and clock output for a debugger.

(a) TOOL0

This is a data I/O pin for a flash memory programmer/debugger.

Be sure to pull up this pin externally when on-chip debugging is enabled (pulling it down is prohibited).

(b) TOOL1

This is a clock output pin for a debugger.

When the on-chip debug function is used, P41/TOOL1 pin can be used as follows by the mode setting on the debugger.

1-line mode: can be used as a port (P41).

2-line mode: used as a TOOL1 pin and cannot be used as a port (P41).

Caution The function of the P40/TOOL0 pin varies as described in (a) to (c) below.

In the case of (b) or (c), make the specified connection.

- (a) In normal operation mode and when on-chip debugging is disabled (OCDENSET = 0) by an option byte (000C3H)
 - => Use this pin as a port pin (P40).
- (b) In normal operation mode and when on-chip debugging is enabled (OCDENSET = 1) by an option byte (000C3H)
 - => Connect this pin to VDD via an external resistor, and always input a high level to the pin before reset release.
- (c) When on-chip debug function is used, or in write mode of flash memory programmer
 - => Use this pin as TOOL0.

Directly connect this pin to the on-chip debug emulator or a flash memory programmer, or pull it up by connecting it to V_{DD} via an external resistor.

2.2.6 P50 to P57

P50 to P57 function as an I/O port. This port can also be used for serial interface data I/O, timer input, and segment output of LCD controller/driver.



	78K0R/LF3	78K0R/LG3	78K0R/LH3
	(80 pins: μ PD78F15x0A,	(100 pins: μ PD78F15x3A,	(128 pins: μ PD78F15x6A,
	78F1501A, 78F15x2A)	78F1504A, 78F15x5A)	78F1507A, 78F15x8A)
P50/RxD3/SEGxx	$\sqrt{(xx = 30)}$	$\sqrt{(xx = 39)}$	$\sqrt{(xx = 53)}$
P51/TxD3/SEGxx	$\sqrt{(xx = 29)}$	$\sqrt{(xx = 38)}$	$\sqrt{(xx = 52)}$
P52/TI02/SEGxx	$\sqrt{(xx = 28)}$	$\sqrt{(xx = 37)}$	$\sqrt{(xx = 51)}$
P53/TI04/SEGxx	$\sqrt{(xx = 27)}$	$\sqrt{(xx = 36)}$	$\sqrt{(xx = 50)}$
P54/SEGxx	$\sqrt{(xx = 26)}$	$\sqrt{(xx = 35)}$	$\sqrt{(xx = 49)}$
P55/SEGxx	$\sqrt{(xx = 25)}$	$\sqrt{(xx = 34)}$	$\sqrt{(xx = 48)}$
P56/SEGxx	$\sqrt{(xx = 24)}$	$\sqrt{(xx = 33)}$	$\sqrt{(xx = 47)}$
P57/SEGxx	$\sqrt{(xx = 23)}$	$\sqrt{(xx = 32)}$	$\sqrt{(xx = 46)}$

The following operation modes can be specified in 1-bit units.

(1) Port mode

P50 to P57 function as an I/O port. P50 to P57 can be set to input or output port in 1-bit units using port mode register 5 (PM5). Use of an on-chip pull-up resistor can be specified by pull-up resistor option register 5 (PU5).



(2) Control mode

P50 to P57 function as serial interface data I/O, timer input, and segment output of LCD controller/driver.

(a) RxD3

This is a serial data input pin of serial interface UART3.

(b) TxD3

This is a serial data output pin of serial interface UART3.

(c) TI02, TI04

These are the timer input pins of 16-bit timers 02 and 04.

(d) SEGxx

This is a segment output pin of LCD controller/driver.

2.2.7 P60, P61

P60 and P61 function as an I/O port. This port can also be used for s serial interface IICA data I/O and clock I/O.

	78K0R/LF3	78K0R/LG3	78K0R/LH3
	(80 pins: μ PD78F15x0A,	(100 pins: μ PD78F15x3A,	(128 pins: μ PD78F15x6A,
	78F1501A, 78F15x2A)	78F1504A, 78F15x5A)	78F1507A, 78F15x8A)
P60/SCL0	-	1	1
P61/SDA0	=	١	1

The following operation modes can be specified in 1-bit units.

(1) Port mode

P60 and P61 function as an I/O port. P60 and P61 can be set to input port or output port in 1-bit units using port mode register 6 (PM6).

Output of P60 and P61 is N-ch open-drain output (6 V tolerance).

(2) Control mode

P60 and P61 function as serial interface IICA clock I/O and data I/O.

(a) SCL0


This is a serial clock I/O pin of serial interface IICA.

(b) SDA0

This is a serial data I/O pin of serial interface IICA.

Caution When using P60/SCL0 and P61/SDA0 as a general-purpose port, stop the operation of serial interface IICA.





2.2.8 P70 to P77

P70 to P77 function as an I/O port. This port can also be used for key return input, serial interface clock I/O, and data I/O.

Input to the P75, and P76 pins can be specified through a normal input buffer or a TTL input buffer in 1-bit units using port input mode register 7 (PIM7).

Output from the P75, and P77 pins can be specified as N-ch open-drain output (VDD tolerance) in 1-bit units using port output mode register 7 (POM7).

<	R>

	78K0R/LF3	78K0R/LG3	78K0R/LH3
	(80 pins: μ PD78F15x0A,	(100 pins: <i>μ</i> PD78F15x3A,	(128 pins: <i>μ</i> PD78F15x6A,
	78F1501A, 78F15x2A)	78F1504A, 78F15x5A)	78F1507A, 78F15x8A)
P70/KR0	-	=	√
P71/KR1	-		\checkmark
P72/KR2	-		√
P73/KR3	-		$\sqrt{}$
P74/KR4	-		$\sqrt{}$
P75/SCK01	-		V
P76/KR6/SI01	-		V
P77/KR7/SO01	-	=	

The following operation modes can be specified in 1-bit units.

(1) Port mode

P70 to P77 function as an I/O port. P70 to P77 can be set to input or output port in 1-bit units using port mode register 7 (PM7). Use of an on-chip pull-up resistor can be specified by pull-up resistor option register 7 (PU7).

(2) Control mode

P70 to P77 function as key interrupt input, serial interface clock I/O, and data I/O.

(a) KR0 to KR7

These are the key return input pins

(b) SCK01

This is a clock I/O pin of serial interface CSI01.

(c) SI01

This is a serial data input pin of serial interface CSI01.

(d) SO01

This is a serial data output pin of serial interface CSI01.

Caution To use P75/SCK01/KR5, P76/SI01/KR6, and P77/SO01/KR7, as a general-purpose port, note the serial array unit 0 setting. For details, refer to Table 14-6 Relationship Between Register Settings and Pins (Channel 1 of unit 0: CSI01, UART0 Reception).

2.2.9 P80 to P87

P80 to P87 function as an I/O port. This port can also be used for serial interface clock I/O, data I/O, timer I/O, and external interrupt request input.

Output from the P80 and P82 pins can be specified as N-ch open-drain output (VDD tolerance) in 1-bit units using port output mode register 8 (POM8).

78K0R/LF3 78K0R/LG3 78K0R/LH3 (80 pins: μ PD78F15x0A, (100 pins: μ PD78F15x3A, (128 pins: μ PD78F15x6A, 78F1501A, 78F15x2A) 78F1504A, 78F15x5A) 78F1507A, 78F15x8A) P80/SCK00/INTP11 $\sqrt{}$ $\sqrt{}$ P81/RxD0/SI00/INTP9 $\sqrt{}$ $\sqrt{}$ P82/TxD0/SO00 $\sqrt{}$ P83 $\sqrt{}$ P84/TO10/TI10 $\sqrt{}$ P85/TO11/TI11 $\sqrt{}$ P86/TO12/TI12 $\sqrt{}$ P87/TO13/TI13

The following operation modes can be specified in 1-bit units.

(1) Port mode

P80 to P87 function as an I/O port. P80 to P87 can be set to input or output port in 1-bit units using port mode register 8 (PM8). Use of an on-chip pull-up resistor can be specified by pull-up resistor option register 8 (PU8).

(2) Control mode

P80 to P87 function as serial interface clock I/O, data I/O, timer I/O, and external interrupt request input.

(a) SCK00

This is a clock I/O pin of serial interface CSI00.

(b) SI00

This is a serial data input pin of serial interface CSI00.

(c) SO00

This is a serial data output pin of serial interface CSI00.

(d) RxD0

This is a serial data input pin for serial interface UART0.

(e) TxD0

This is a serial data output pin for serial interface UART0.

(f) TI10 to TI13

These are the timer input pins of 16-bit timers 10 to 13.

(g) TO10 to TO13

These are the timer output pins of 16-bit timers 10 to 13.



(h) INTP9, INTP11

These are the external interrupt request input pins for which the valid edge (rising edge, falling edge, or both rising and falling edges) can be specified.

Caution To use P80/SCK00/INTP11, P81/RxD0/SI00/INTP9, and P82/SO00/TxD0, as a general-purpose port, note the serial array unit 0 setting. For details, refer to Table 14-5 Relationship Between Register Settings and Pins (Channel 0 of unit 0: CSI00, UART0 Reception).

2.2.10 P90 to P97

P90 to P97 function as an I/O port. This port can also be used for segment output of LCD controller/driver.

<	R	>

	78K0R/LF3	78K0R/LG3	78K0R/LH3
	(80 pins: μ PD78F15x0A,	(100 pins: μ PD78F15x3A,	(128 pins: <i>μ</i> PD78F15x6A,
	78F1501A, 78F15x2A)	78F1504A, 78F15x5A)	78F1507A, 78F15x8A)
P90/SEGxx	$\sqrt{(xx = 22)}$	$\sqrt{(xx = 31)}$	$\sqrt{(xx = 45)}$
P91/SEGxx	$\sqrt{(xx = 21)}$	$\sqrt{(xx = 30)}$	$\sqrt{(xx = 44)}$
P92/SEGxx	$\sqrt{(xx = 20)}$	$\sqrt{(xx = 29)}$	$\sqrt{(xx = 43)}$
P93/SEGxx	-	$\sqrt{(xx = 28)}$	$\sqrt{(xx = 42)}$
P94/SEGxx		$\sqrt{(xx = 27)}$	$\sqrt{(xx=41)}$
P95/SEGxx	-	$\sqrt{(xx = 26)}$	$\sqrt{(xx = 40)}$
P96/SEGxx	_	$\sqrt{(xx = 25)}$	$\sqrt{(xx = 39)}$
P97/SEGxx	-	$\sqrt{(xx = 24)}$	$\sqrt{(xx = 38)}$

The following operation modes can be specified in 1-bit units.

(1) Port mode

P90 to P97 function as an I/O port. P90 to P97 can be set to input or output port in 1-bit units using port mode register 9 (PM9). Use of an on-chip pull-up resistor can be specified by pull-up resistor option register 9 (PU9).

(2) Control mode

P90 to P97 function as segment output of LCD controller/driver (SEGxx).

2.2.11 P100 to P102

P100 to P102 function as an I/O port. This port can also be used for segment output of LCD controller/driver.

	78K0R/LF3	78K0R/LG3	78K0R/LH3	
	(80 pins: μ PD78F15x0A, (100 pins: μ PD78F15		(128 pins: μ PD78F15x6A,	
	78F1501A, 78F15x2A)	78F1504A, 78F15x5A)	78F1507A, 78F15x8A)	
P100/SEGxx	$\sqrt{(xx = 11)}$	$\sqrt{(xx = 15)}$	$\sqrt{(xx = 29)}$	
P101/SEGxx	-	-	$\sqrt{(xx = 28)}$	
P102/SEGxx	=	=	$\sqrt{(xx = 27)}$	

The following operation modes can be specified in 1-bit units.

(1) Port mode

P100 to P102 function as an I/O port. P100 to P102 can be set to input or output port in 1-bit units using port mode register 10 (PM10). Use of an on-chip pull-up resistor can be specified by pull-up resistor option register 10 (PU10).

(2) Control mode

P100 to P102 function as segment output of LCD controller/driver (SEGxx).

2.2.12 P110, P111

P110 and P111 function as an I/O port. This port can also be used for D/A converter analog output.



	μ PD78F150xA		μ PD78F151xA			
	78K0R/LF3	78K0R/LG3	78K0R/LH3	78K0R/LF3	78K0R/LG3	78K0R/LH3
	(80 pins)	(100 pins)	(128 pins)	(80 pins)	(100 pins)	(128 pins)
P110/ANO0	√		P110			
P111/ANO1	√		P111			

The following operation modes can be specified in 1-bit units.

(1) Port mode

P110 and P111 function as an I/O port. P110 and P111 can be set to input or output port in 1-bit units using port mode register 11 (PM11).

(2) Control mode

P110 and P111 function as D/A converter analog output (ANO0, ANO1).

Caution When using at least one port of P110/ANO0 and P111/ANO1 as a digital port, set AVDD1 to the same potential as EVDD or VDD.

2.2.13 P120 to P124

P120 function as an I/O port. P121 to P124 function as an input port. These pins also function as potential input for external low-voltage detection, connecting resonator for main system clock, connecting resonator for subsystem clock, external clock input for main system clock, and external interrupt request input.

<R>

	78K0R/LF3	78K0R/LG3	78K0R/LH3	
	(80 pins: μ PD78F15x0A,	(100 pins: μ PD78F15x3A,	(128 pins: <i>μ</i> PD78F15x6A,	
	78F1501A, 78F15x2A)	78F1504A, 78F15x5A)	78F1507A, 78F15x8A)	
P120/INTP0/EXLVI	V			
P121/X1	√			
P122/X2/EXCLK	√			
P123/XT1	V			
P124/XT2	$\sqrt{}$			

The following operation modes can be specified in 1-bit units.

(1) Port mode

P120 functions as an I/O port. P120 can be set to input port or output port using port mode register 12 (PM12). Use of an on-chip pull-up resistor can be specified by pull-up resistor option register 12 (PU12). P121 to P124 function as an input port.

(2) Control mode

P120 to P124 function as potential input for external low-voltage detection, connecting resonator for main system clock, connecting resonator for subsystem clock, external clock input for main system clock, and external interrupt request input.

(a) EXLVI

This is a potential input pin for external low-voltage detection.

(b) X1, X2

These are the pins for connecting a resonator for main system clock.

(c) EXCLK

This is an external clock input pin for main system clock.

(d) XT1, XT2

These are the pins for connecting a resonator for subsystem clock.

(e) INTP0

This is an external interrupt request input pin for which the valid edge (rising edge, falling edge, or both rising and falling edges) can be specified.

Caution The function setting on P121 to P124 is available only once after the reset release. The port once set for connection to an oscillator cannot be used as an input port unless the reset is performed.



2.2.14 P130

P130 functions as an output port.



	78K0R/LF3	78K0R/LG3	78K0R/LH3
	(80 pins: μ PD78F15x0A,	(100 pins: μ PD78F15x3A,	(128 pins: <i>μ</i> PD78F15x6A,
	78F1501A, 78F15x2A)	78F1504A, 78F15x5A)	78F1507A, 78F15x8A)
P130		$\sqrt{}$	

Remark The P130 pin outputs a low level when it is used as a port function pin and a reset is effected. If P130 is set to output a high level before reset is effected, the output signal of P130 can be dummy-output as the CPU reset signal (see the figure for **Remark** in **4.2.14 Port 13**).

2.2.15 P140 to P147

P140 to P147 function as an I/O port. This port can also be used for segment output of LCD controller/driver.



	78K0R/LF3	78K0R/LG3	78K0R/LH3	
	(80 pins: μ PD78F15x0A,	(100 pins: μ PD78F15x3A,	(128 pins: μ PD78F15x6A,	
	78F1501A, 78F15x2A)	78F1504A, 78F15x5A)	78F1507A, 78F15x8A)	
P140/SEGxx	$\sqrt{(xx = 19)}$	$\sqrt{(xx=23)}$	$\sqrt{(xx = 37)}$	
P141/SEGxx	$\sqrt{(xx = 18)}$	$\sqrt{(xx = 22)}$	$\sqrt{(xx = 36)}$	
P142/SEGxx	$\sqrt{(xx = 17)}$	$\sqrt{(xx = 21)}$	$\sqrt{(xx = 35)}$	
P143/SEGxx	$\sqrt{(xx = 16)}$	√ (xx = 20)	$\sqrt{(xx = 34)}$	
P144/SEGxx	$\sqrt{(xx = 15)}$	$\sqrt{(xx=19)}$	$\sqrt{(xx = 33)}$	
P145/SEGxx	$\sqrt{(xx = 14)}$	$\sqrt{(xx=18)}$	$\sqrt{(xx = 32)}$	
P146/SEGxx	$\sqrt{(xx = 13)}$	$\sqrt{(xx = 17)}$	$\sqrt{(xx = 31)}$	
P147/SEGxx	$\sqrt{(xx = 12)}$	$\sqrt{(xx=16)}$	$\sqrt{(xx = 30)}$	

The following operation modes can be specified in 1-bit units.

(1) Port mode

P140 to P147 function as an I/O port. P140 to P147 can be set to input or output port in 1-bit units using port mode register 14 (PM14). Use of an on-chip pull-up resistor can be specified by pull-up resistor option register 14 (PU14).

(2) Control mode

P140 to P147 function as segment output of LCD controller/driver (SEGxx).

2.2.16 P150 to P152, P157

P150 to P152 and P157 function as an I/O port. This port can also be used for A/D converter analog input, reference voltage input, and operational amplifier input.

<R>

		μ PD78F150xA		μ PD78F151xA			
	78K0R/LF3	78K0R/LG3		78K0R/LF3	78K0R/LG3	78K0R/LH3	
	(80 pins)	(100 pins)	(128 pins)	(80 pins)	(100 pins)	(128 pins)	
P150/ANI8/AMP2+	-	V		-	P150/ANI8		
P151/ANI9	Ī	V		ı	$\sqrt{}$		
P152/ANI10	-	√		-	V		
P157/ANI15/AVREFM		V			P157/ANI15		

The following operation modes can be specified in 1-bit units.

(1) Port mode

P150 to P152 and P157 function as an I/O port. P150 to P152 and P157 can be set to input or output port in 1-bit units using port mode register 15 (PM15).

(2) Control mode

P150 to P152 and P157 function as A/D converter analog input, reference voltage input, and operational amplifier input.

(a) ANI8 to ANI10, ANI15

These are A/D converter analog input pins.

(b) AVREFM

This is the pin that inputs the negative reference voltage of A/D converter.

(c) AMP2+

This is the pin that the input voltage on the positive side of operational amplifier 2.

- Cautions 1. P150/ANI8/AMP2+ to P152/ANI10 and P157/ANI15/AVREFM are set in the digital input (general-purpose port) mode after release of reset.
 - 2. When using at least one port of P150/ANI8/AMP2+ to P152/ANI10 and P157/ANI15/AVREFM as a digital port, set AVDD0 to the same potential as EVDD or VDD.

2.2.17 COM0 to COM7

These are common outputs of LCD controller/driver.

2.2.18 SEGxx

These are segment outputs of LCD controller/driver.

Remark 78K0R/LF3: SEG0 to SEG30

78K0R/LG3: SEG0 to SEG39 78K0R/LH3: SEG0 to SEG53

2.2.19 VLC0 to VLC3

These are the pins for inputting a power supply voltage pin for driving the LCD.



<R> 2.2.20 VREFOUT/AVREFP (μ PD78F150xA only)

VREFOUT is an analog reference voltage output pin for voltage reference.

AVREFP is the pin that inputs the positive reference voltage of the A/D converter and D/A converter.

<R> 2.2.21 AVREF (μ PD78F151xA only)

AVREF is the pin that inputs the positive reference voltage of the A/D converter.

2.2.22 **RESET**

This is the active-low system reset input pin.


When the external reset pin is not used, connect this pin directly to EVDD or via a resistor.

When the external reset pin is used, design the circuit based on VDD.

2.2.23 REGC

This is the pin for connecting regulator output (2.4 V) stabilization capacitance for internal operation. Connect this pin to Vss via a capacitor (0.47 to 1 μ F).

Also, use a capacitor with good characteristics, since it is used to stabilize internal voltage.



Caution Keep the wiring length as short as possible for the broken-line part in the above figure.

2.2.24 FLMD0

This is a pin for setting flash memory programming mode.

Perform either of the following processing.

(a) In normal operation mode

It is recommended to leave this pin open during normal operation.

The FLMD0 pin must always be kept at the Vss level before reset release but does not have to be pulled down externally because it is internally pulled down by reset. However, pulling it down must be kept selected (i.e., FLMDPUP = "0", default value) by using bit 7 (FLMDPUP) of the background event control register (BECTL) (see 27.5 (1) Back ground event control register). To pull it down externally, use a resistor of 200 k Ω or smaller. Self programming and the rewriting of flash memory with the programmer can be prohibited using hardware, by directly connecting this pin to the Vss pin.

(b) In self programming mode

It is recommended to leave this pin open when using the self programming function. To pull it down externally, use a resistor of 100 k Ω to 200 k Ω .

In the self programming mode, the setting is switched to pull up in the self programming library.

(c) In flash memory programming mode

Directly connect this pin to a flash memory programmer when data is written by the flash memory programmer. This supplies a writing voltage of the V_{DD} level to the FLMD0 pin.

The FLMD0 pin does not have to be pulled down externally because it is internally pulled down by reset. To pull it down externally, use a resistor of 1 k Ω to 200 k Ω .



2.2.25 AVDDO, AVDD1, AVDD, EVDD1, AVSS, EVDD, EVSS, VDD, VSS

<R> (1) AVDD0 (μ PD78F150xA only)

This is the ground potential pin of A/D converter, operational amplifier, voltage reference, P20 to P27, P150 to P152 and P157.

When using at least one port of ports 2 and 15 as a digital port, or when not using the A/D converter, operational amplifier, or voltage reference, set AVDD0 to the same potential as EVDD or VDD.

$\langle R \rangle$ (2) AV_{DD1} (μ PD78F150xA only)

This is the ground potential pin of D/A converter, P110 and P111.

When using at least one port of ports 11 as a digital port, or when not using the D/A converter set AVDD1 to the same potential as EVDD or VDD.

< R > (3) AV_{DD} (μ PD78F151xA only)

This is the ground potential pin of A/D converter, P20 to P27, P150 to P152 and P157.

When using at least one port of ports 2 and 15 as a digital port, or when not using the A/D converter, set AVDD to the same potential as EVDD or VDD.

<R> (4) EV_{DDI} (μ PD78F151xA only)

This is the ground potential pin of P110 and P111.

When using at least one port of ports 11 as a digital port, set EVDD1 to the same potential as EVDD or VDD.

(5) AVss

This is the ground potential pin of A/D converter, D/A converter, operational amplifier, voltage reference, P20 to P27, P110, P111, P150 to P152, and P157. Even when the A/D converter, D/A converter, operational amplifier, and voltage reference is not used, always use this pin with the same potential as EVss and Vss.

(6) EV_{DD}

This is the positive power supply pin for ports other than P20 to P27, P110, P111, P150 to P152, and P157 as well as for the RESET and FLMD0 pins.

(7) EVss

This is the ground potential pin for ports other than P20 to P27, P110, P111, P150 to P152, and P157 as well as for the RESET and FLMD0 pins.

(8) V_{DD}

This is the positive power supply pin other than ports, RESET, and FLMD0 pins.

(9) Vss

This is the ground potential pin other than ports, RESET, and FLMD0 pins.

2.3 Pin I/O Circuits and Recommended Connection of Unused Pins

2.3.1 78K0R/LF3

Table 2-2 shows the types of pin I/O circuits and the recommended connections of unused pins.

Table 2-2. Connection of Unused Pins (78K0R/LF3) (1/3)

Pin Name	I/O Circuit Type	I/O	Recommended Connection of Unused Pins
P00/CAPH	12-H	I/O	Input: Independently connect to EV _{DD} or EV _{SS} via a resistor.
P01/CAPL			Output: Leave open.
P02/V _{LC3}	5-AT		
P10/SCK20/SCL20	5-AN		
P11/SI20/RxD2/SDA20/ INTP6			
P12/SO20/TxD2/TO02	5-AG		
P13/SO10/TxD1/TO04			
P14/SI10/RxD1/SDA10/ INTP4	5-AN		
P15/SCK10/SCL10/INTP7			
P20/ANI0/AMP0-Note 1, 2	11-P Note 3		Input: Independently connect to AVDDO or AVss via a resistor.
P21/ANI1/AMP00 Note 1, 2	11-S Note 3		Output: Leave open.
P22/ANI2/AMP0+ Note 1, 2	11-N Note 3		
P23/ANI3/AMP1-Note 1, 2	11-P Note 3		
P24/ANI4/AMP10 Note 1, 2	11-S Note 3		
P25/ANI5/AMP1+ Note 1, 2	11-N Note 3		
P26/ANI6 Note 1, 2	11-G Note 3		
P30/TI03/TO00/RTC1HZ/ INTP1	8-R		Input: Independently connect to EV _{DD} or EVss via a resistor. Output: Leave open.
P31/TI00/TO03/RTCDIV/ RTCCL/PCLBUZ1/INTP2			
P32/TI01/TO01/INTP5/ PCLBUZ0			
P33/TI07/TO07/INTP3			
P40/TOOL0			<when debugging="" enabled="" is="" on-chip=""> Pull this pin up (pulling it down is prohibited). <when debugging="" disabled="" is="" on-chip=""> Input: Independently connect to EVDD or EVSS via a resistor. Output: Leave open.</when></when>
P41/TOOL1	5-AG		Input: Independently connect to EV _{DD} or EVss via a resistor. Output: Leave open.
P50/SEG30/RxD3	17-Q		<when i="" o="" port="" setting="" to=""></when>
P51/SEG29/TxD3	17-P		Input: Independently connect to EV _{DD} or EV _{SS} via a resistor.
P52/SEG28/TI02	17-Q		Output: Leave open. <when output="" segment="" setting="" to=""></when>
P53/SEG27/TI04			Leave open.
P54/SEG26 to P57/SEG23	17-P		

Notes 1. P20/ANI0/AMP0- to P26/ANI6 are set in the digital input port mode after release of reset.

- **2.** AMPxx applies to μ PD78F150xA only.
- 3. μ PD78F151xA corresponds to type 11-G.





Table 2-2. Connection of Unused Pins (78K0R/LF3) (2/3)

	Pin Name	I/O Circuit Type	I/O	Recommended Connection of Unused Pins
	P90/SEG22 to P92/SEG20 P100/SEG11	17-P	1/0	<when i="" o="" port="" setting="" to=""> Input: Independently connect to EVDD or EVSS via a resistor. Output: Leave open. <when output="" segment="" setting="" to=""> Leave open.</when></when>
<r></r>	P110/ANO0 ^{Note 3} , P111/ANO1 ^{Note 3}	12-A Note 4		Input: Independently connect to AVDD1 or AVss via a resistor. Output: Leave open.
	P120/INTP0/EXLVI	8-R	I/O	Input: Independently connect to EVDD or EVSS via a resistor. Output: Leave open.
	P121/X1 ^{Note 1}	37-C	Input	Independently connect to EVDD or EVss via a resistor.
	P122/X2/EXCLK ^{Note 1}			
•	P123/XT1 ^{Note 1}	37-A		
	P124/XT2 ^{Note 1}			
	P130	3-C	Output	Leave open.
	P140/SEG19 to P147/SEG12	17-P	I/O	<when i="" o="" port="" setting="" to=""> Input: Independently connect to EVDD or EVss via a resistor. Output: Leave open. <when output="" segment="" setting="" to=""> Leave open.</when></when>
<r></r>	P157/ANI15/AV _{REFM} Note 2, 3	11-T Note 5	I/O	Input: Independently connect to AVDDO or AVss via a resistor. Output: Leave open.
	SEG0/COM4 to SEG3/COM7	18-F	Output	Leave open.
	SEG4 to SEG10	17-T		
	COM0 to COM3	18-E		
	VLC0 to VLC2	_	-	

- Notes 1. Use recommended connection above in input port mode (see Figure 5-2 Format of Clock Operation Mode Control Register (CMC)) when these pins are not used.
 - 2. P157/ANI15/AVREFM is set in the digital input port mode after release of reset.
 - **3.** ANOx and AVREFM apply to μ PD78F150xA only.
 - **4.** μ PD78F151xA corresponds to type 5.
 - **5.** μ PD78F151xA corresponds to type 11-G.



<R>

<R>

<R>

Table 2-2. Connection of Unused Pins (78K0R/LF3) (3/3)

Pin Name	I/O Circuit Type	I/O	Recommended Connection of Unused Pins
AVDD0 Note 1, AVDD Note 2	_	-	<when a="" are="" as="" digital="" more="" of="" one="" or="" p157="" p20="" p26,="" port="" set="" to=""> Make this pin the same potential as EV_{DD} or V_{DD}. <when all="" analog="" and="" are="" as="" of="" p157="" p20="" p26,="" ports="" set="" to=""> Make this pin to have a potential where $2.3 \text{ V} \le AV_{DD0} \le V_{DD}$.</when></when>
AV _{DD1} Note 1	-	-	<when a="" are="" as="" digital="" more="" of="" one="" or="" p110="" p111="" port="" set=""> Make this pin the same potential as EV_{DD} or V_{DD}. <when all="" analog="" and="" are="" as="" of="" p110="" p111="" ports="" set=""> Make this pin to have a potential where $2.3 \text{ V} \le AV_{DD1} \le V_{DD}$.</when></when>
EV _{DD1} Note 2			Make this pin the same potential as EV _{DD} or V _{DD} .
AVss	-	_	Make this pin the same potential as the EVss or Vss.
VREFOUT Note 1/AVREFP Note 1, AVREF Note 2	-	=	Make this pin the same potential as the AVDDO, EVDD or VDD.
FLMD0	2-W		Leave open or connect to V_{SS} via a resistor of 100 k Ω or more.
RESET	2	Input	Connect directly to EV _{DD} or via a resistor.
REGC	-	_	Connect to Vss via capacitor (0.47 to 1 μ F).

Notes 1. Dedicated to μ PD78F150xA

2. Dedicated to μ PD78F151xA

2.3.2 78K0R/LG3

Table 2-3 shows the types of pin I/O circuits and the recommended connections of unused pins.

Table 2-3. Connection of Unused Pins (78K0R/LG3) (1/3)

Pin Name	I/O Circuit Type	I/O	Recommended Connection of Unused Pins
P00/CAPH	12-H	I/O	Input: Independently connect to EV _{DD} or EV _{SS} via a resistor.
P01/CAPL			Output: Leave open.
P02/V _{LC3}	5-AT		
P10/SCK20/SCL20	5-AN		
P11/SI20/RxD2/SDA20/ INTP6			
P12/SO20/TxD2/TO02	5-AG		
P13/SO10/TxD1/TO04			
P14/SI10/RxD1/SDA10/ INTP4	5-AN		
P15/SCK10/SCL10/INTP7			
P16/TI05/TO05/INTP10	8-R		
P20/ANI0/AMP0-Note 1, 2	11-P Note 3		Input: Independently connect to AVDDO or AVSS via a resistor.
P21/ANI1/AMP00 Note 1, 2	11-S Note 3		Output: Leave open.
P22/ANI2/AMP0+ Note 1, 2	11-N Note 3		
P23/ANI3/AMP1- Note 1, 2	11-P Note 3		
P24/ANI4/AMP10 Note 1, 2	11-S Note 3		
P25/ANI5/AMP1+Note 1, 2	11-N Note 3		
P26/ANI6/AMP2-Note 1, 2	11-P Note 3		
P27/ANI7/AMP2O Note 1, 2	11-S Note 3		
P30/TI03/TO00/RTC1HZ/ INTP1	8-R		Input: Independently connect to EV _{DD} or EVss via a resistor. Output: Leave open.
P31/TI00/TO03/RTCDIV/ RTCCL/PCLBUZ1/INTP2			
P32/TI01/TO01/INTP5/ PCLBUZ0			
P33/TI07/TO07/INTP3			
P34/TI06/TO06/INTP8			
P40/TOOL0	8-R		<when debugging="" enabled="" is="" on-chip=""> Pull this pin up (pulling it down is prohibited). <when debugging="" disabled="" is="" on-chip=""> Input: Independently connect to EVDD or EVss via a resistor. Output: Leave open.</when></when>
P41/TOOL1	5-AG		Input: Independently connect to EV _{DD} or EV _{SS} via a resistor. Output: Leave open.

Notes 1. P20/ANI0/AMP0- to P27/ANI7/ANP2O are set in the digital input port mode after release of reset.

- 2. AMPxx applies to μ PD78F150xA only.
- 3. μ PD78F151xA corresponds to type 11-G.








Table 2-3. Connection of Unused Pins (78K0R/LG3) (2/3)

Pin Name	I/O Circuit Type	I/O	Recommended Connection of Unused Pins
P50/SEG39/RxD3	17-Q	I/O	<when i="" o="" port="" setting="" to=""></when>
P51/SEG38/TxD3	17-P		Input: Independently connect to EV _{DD} or EVss via a resistor.
P52/SEG37/TI02	17-Q		Output: Leave open. <when output="" segment="" setting="" to=""></when>
P53/SEG36/TI04			Leave open.
P54/SEG35 to P57/SEG32	17-P		'
P60/SCL0	13-R		Input: Independently connect to EV _{DD} or EV _{SS} via a resistor.
P61/SDA0			Output: Leave open.
P80/SCK00/INTP11	8-R		
P81/RxD0/SI00/INTP9			
P82/SO00/TxD0	5-AG		
P90/SEG31 to P97/SEG24	17-P		<when i="" o="" port="" setting="" to=""></when>
P100/SEG15			Input: Independently connect to EVDD or EVss via a resistor. Output: Leave open. <when output="" segment="" setting="" to=""> Leave open.</when>
P110/ANO0 Note 1, P111/ANO1 Note 1	12-A		Input: Independently connect to AV _{DD1} or AV _{SS} via a resistor. Output: Leave open.
P120/INTP0/EXLVI	8-R	1	Input: Independently connect to EV _{DD} or EV _{SS} via a resistor. Output: Leave open.
P121/X1 ^{Note 3}	37-C	Input	Independently connect to EV _{DD} or EV _{SS} via a resistor.
P122/X2/EXCLK ^{Note 3}			
P123/XT1 ^{Note 3}	37-A		
P124/XT2 ^{Note 3}			
P130	3-C	Output	Leave open.
P140/SEG23 to P147/SEG16	17-P	I/O	<when i="" o="" port="" setting="" to=""> Input: Independently connect to EV_{DD} or EVss via a resistor. Output: Leave open. <when output="" segment="" setting="" to=""> Leave open.</when></when>

- **Notes 1.** ANOx and AVREFM apply to μ PD78F150xA only.
 - **2.** μ PD78F151xA corresponds to type 5.
 - 3. Use recommended connection above in input port mode (see Figure 5-2 Format of Clock Operation Mode Control Register (CMC)) when these pins are not used.



Table 2-3. Connection of Unused Pins (78K0R/LG3) (3/3)

Pin Name	I/O Circuit Type	I/O	Recommended Connection of Unused Pins
P150/ANI8/AMP2+ Note 1	11-N	I/O	Input: Independently connect to AVDDO or AVss via a resistor.
P151/ANI9 Note 1	11-G		Output: Leave open.
P152/ANI10 Note 1			
P157/ANI15/AVREFM Note 1, 2	11-T Note 3		
SEG0/COM4 to SEG3/COM7	18-F	Output	Leave open.
SEG4 to SEG14	17-T		
COM0 to COM3	18-E		
VLC0 to VLC2	-	-	
AVDDO	-	_	<when a="" are="" as="" digital="" more="" of="" one="" or="" p150="" p152,="" p157="" p20="" p27,="" port="" set="" to=""> Make this pin the same potential as EVDD or VDD. <when all="" analog="" and="" are="" as="" of="" p150="" p152,="" p157="" p20="" p27,="" ports="" set="" to=""> Make this pin to have a potential where $2.3 \text{ V} \le \text{AVDD0} \le \text{VDD}$.</when></when>
AV _{DD1}	-	-	<when a="" are="" as="" digital="" more="" of="" one="" or="" p110="" p111="" port="" set=""> Make this pin the same potential as EVDD or VDD. <when all="" analog="" and="" are="" as="" of="" p110="" p111="" ports="" set=""> Make this pin to have a potential where $2.3 \text{ V} \le \text{AVDD1} \le \text{VDD}$.</when></when>
AVss			Make this pin the same potential as the EVss or Vss.
VREFOUT/AVREFP	-	_	Make this pin the same potential as the AVDDO, EVDD or VDD.
FLMD0	2-W	_	Leave open or connect to Vss via a resistor of 100 k Ω or more.
RESET	2	Input	Connect directly to EV _{DD} or via a resistor.
REGC	-	_	Connect to Vss via capacitor (0.47 to 1 μ F).

- **Notes 1.** P150/ANI8/AMP2+ to P152/ANI10 and P157/ANI15/AVREFM are set in the digital input port mode after release of reset.
 - 2. ANOx and AVREFM apply to μ PD78F150xA only.
 - 3. μ PD78F151xA corresponds to type 11-G.



2.3.3 78K0R/LH3

Table 2-4 to shows the types of pin I/O circuits and the recommended connections of unused pins.

Table 2-4. Connection of Unused Pins (78K0R/LH3) (1/3)

Pin Name	I/O Circuit Type	I/O	Recommended Connection of Unused Pins
P00/CAPH	12-H	I/O	Input: Independently connect to EV _{DD} or EV _{SS} via a resistor.
P01/CAPL			Output: Leave open.
P02/V _{LC3}	5-AT		
P10/SCK20/SCL20	5-AN		
P11/SI20/RxD2/SDA20/			
INTP6			
P12/SO20/TxD2/TO02	5-AG		
P13/SO10/TxD1/TO04			
P14/SI10/RxD1/SDA10/ INTP4	5-AN		
P15/SCK10/SCL10/INTP7			
P16/TI05/TO05/INTP10	8-R		
P17	5-AG		
P20/ANI0/AMP0-Note 1, 2	11-P Note 3		Input: Independently connect to AVDDO or AVSS via a resistor.
P21/ANI1/AMP00 Note 1, 2	11-S Note 3		Output: Leave open.
P22/ANI2/AMP0+Note 1, 2	11-N Note 3		
P23/ANI3/AMP1-Note 1, 2	11-P Note 3		
P24/ANI4/AMP1O ^{Note 1, 2}	11-S Note 3		
P25/ANI5/AMP1+ Note 1, 2	11-N Note 3		
P26/ANI6/AMP2-Note 1, 2	11-P Note 3		
P27/ANI7/AMP2O Note 1, 2	11-S Note 3		
P30/Ti03/TO00/RTC1HZ/ INTP1	8-R		Input: Independently connect to EV _{DD} or EVss via a resistor. Output: Leave open.
P31/TI00/TO03/RTCDIV/ RTCCL/PCLBUZ1/INTP2			
P32/TI01/TO01/INTP5/ PCLBUZ0			
P33/TI07/TO07/INTP3			
P34/TI06/TO06/INTP8			
P40/TOOL0	8-R		<when debugging="" enabled="" is="" on-chip=""> Pull this pin up (pulling it down is prohibited). <when debugging="" disabled="" is="" on-chip=""> Input: Independently connect to EVDD or EVss via a resistor. Output: Leave open.</when></when>
P41/TOOL1	5-AG		Input: Independently connect to EV _{DD} or EV _{SS} via a resistor. Output: Leave open.

Notes 1. P20/ANI0/AMP0- to P27/ANI7/ANP2O are set in the digital input port mode after release of reset.

- **2.** AMPxx applies to μ PD78F150xA only.
- 3. μ PD78F151xA corresponds to type 11-G.

<R>






Table 2-4. Connection of Unused Pins (78K0R/LH3) (2/3)

Pin Name	I/O Circuit Type	I/O	Recommended Connection of Unused Pins
P50/SEG53/RxD3	17-Q	I/O	<when i="" o="" port="" setting="" to=""></when>
P51/SEG52/TxD3	17-P	1	Input: Independently connect to EV _{DD} or EV _{SS} via a resistor.
P52/SEG51/TI02	17-Q]	Output: Leave open. <when output="" segment="" setting="" to=""></when>
P53/SEG50/TI04			Leave open.
P54/SEG49 to P57/SEG46	17-P		
P60/SCL0	13-R	1	Input: Independently connect to EV _{DD} or EVss via a resistor.
P61/SDA0			Output: Leave open.
P70/KR0 to P74/KR4	8-R]	
P75/KR5/SCK01	5-AN		
P76/KR6/SI01			
P77/KR7/S001	8-R		
P80/SCK00/INTP11			
P81/RxD0/SI00/INTP9			
P82/SO00/TxD0	5-AG		
P83			
P84/TI10/TO10	8-R		
P85/TI11/TO11			
P86/TI12/TO12			
P87/TI13/TO13			
P90/SEG45 to P97/SEG38	17-P		<when i="" o="" port="" setting="" to=""></when>
P100/SEG29 to P102/SEG27			Input: Independently connect to EV _{DD} or EVss via a resistor. Output: Leave open.
			Sulput. Leave open. < When setting to segment output>
			Leave open.
P110/ANO0 Note 1,	12-A Note 2		Input: Independently connect to AVDD1 or AVss via a resistor.
P111/ANO1 Note 1			Output: Leave open.
P120/INTP0/EXLVI	8-R	I/O	Input: Independently connect to EV _{DD} or EV _{SS} via a resistor. Output: Leave open.
P121/X1 ^{Note 3}	37-C	Input	Independently connect to EV _{DD} or EV _{SS} via a resistor.
P122/X2/EXCLK ^{Note 3}			
P123/XT1 ^{Note 3}	37-A		
P124/XT2 ^{Note 3}			
P130	3-C	Output	Leave open.
P140/SEG37 to P147/SEG30	17-P	I/O	<when i="" o="" port="" setting="" to=""></when>
			Input: Independently connect to EVDD or EVss via a resistor.
			Output: Leave open.
			<when output="" segment="" setting="" to=""></when>
			Leave open.

- **Notes 1.** ANOx applies to μ PD78F150xA only.
 - **2.** μ PD78F151xA corresponds to type 5.
 - 3. Use recommended connection above in input port mode (see Figure 5-2 Format of Clock Operation Mode Control Register (CMC)) when these pins are not used.






Table 2-4. Connection of Unused Pins (78K0R/LH3) (3/3)

Pin Name	I/O Circuit Type	I/O	Recommended Connection of Unused Pins
P150/ANI8/AMP2+Note 1	11-N	I/O	Input: Independently connect to AVDDO or AVSS via a resistor.
P151/ANI9 Note 1	11-G Note 3		Output: Leave open.
P152/ANI10 Note 1			
P157/ANI15/AVREFM Note 1, 2	11-T		
SEG0/COM4 to SEG3/COM7	18-F	Output	Leave open.
SEG4 to SEG26	17-T		
COM0 to COM3	18-E		
VLC0 to VLC2	-	-	
AVDDO	-	_	<when a="" are="" as="" digital="" more="" of="" one="" or="" p150="" p152,="" p157="" p20="" p27,="" port="" set="" to=""> Make this pin the same potential as EVDD or VDD. <when all="" analog="" and="" are="" as="" of="" p150="" p152,="" p157="" p20="" p27,="" ports="" set="" to=""> Make this pin to have a potential where $2.3 \text{ V} \le \text{AVDD0} \le \text{VDD}$.</when></when>
AV _{DD1}	-	_	<when a="" are="" as="" digital="" more="" of="" one="" or="" p110="" p111="" port="" set=""> Make this pin the same potential as EVDD or VDD. <when all="" analog="" and="" are="" as="" of="" p110="" p111="" ports="" set=""> Make this pin to have a potential where $2.3 \text{ V} \le \text{AVDD1} \le \text{VDD}$.</when></when>
AVss			Make this pin the same potential as the EVss or Vss.
VREFOUT/AVREFP		_	Make this pin the same potential as the AVDDO, EVDD or VDD.
FLMD0	2-W	_	Leave open or connect to V_{SS} via a resistor of 100 $k\Omega$ or more.
RESET	2	Input	Connect directly to EV _{DD} or via a resistor.
REGC	-	_	Connect to Vss via capacitor (0.47 to 1 μ F).


Notes 1. P150/ANI8/AMP2+ to P152/ANI10 and P157/ANI15/AVREFM are set in the digital input port mode after release of reset.

- **2.** AVREFM applies to μ PD78F150xA only.
- **3.** μ PD78F151xA corresponds to type 11-G.





Figure 2-1. Pin I/O Circuit List (1/5)








Figure 2-1. Pin I/O Circuit List (2/5)




Figure 2-1. Pin I/O Circuit List (3/5)

Type 17-Q Type 17-T EVDD pullup enable VLC0 EVDD VLC1 data P-ch -O IN/OUT SEG data OUT output -N-ch disable 7// EVss VLC2 input enable P-ch VLC3 N-ch P-ch VLC1 P-ch N-ch SEG data Type 18-E P-ch VLC2 N-ch P-ch VLC3 N-ch P-ch N-ch -⊙out COM data VLC2 P-ch V_LC3 N-ch 7//

Figure 2-1. Pin I/O Circuit List (4/5)





Figure 2-1. Pin I/O Circuit List (5/5)

CHAPTER 3 CPU ARCHITECTURE

3.1 Memory Space

Products in the 78K0R/Lx3 microcontrollers can access a 1 MB memory space. Figures 3-1 to 3-3 show the memory maps.

Figure 3-1. Memory Map (μPD78F1500A, 78F1503A, 78F1506A, 78F1510A, 78F1513A, 78F1516A)



Notes 1. Instructions can be executed from the RAM area excluding the general-purpose register area.

- 2. When boot swap is not used: Set the option bytes to 000C0H to 000C3H, and the on-chip debug security IDs to 000C4H to 000CDH.
 - When boot swap is used: Set the option bytes to 000C0H to 000C3H and 010C0H to 010C3H, and the on-chip debug security IDs to 000C4H to 000CDH and 010C4H to 010CDH.
- 3. Writing boot cluster 0 can be prohibited depending on the setting of security (see 27.7 Security Setting).




Figure 3-2. Memory Map (µPD78F1501A, 78F1504A, 78F1507A)

- Notes 1. Instructions can be executed from the RAM area excluding the general-purpose register area.
 - 2. When boot swap is not used: Set the option bytes to 000C0H to 000C3H, and the on-chip debug security IDs to 000C4H to 000CDH.
 - When boot swap is used: Set the option bytes to 000C0H to 000C3H and 010C0H to 010C3H, and the on-chip debug security IDs to 000C4H to 000CDH and 010C4H to 010CDH.
 - 3. Writing boot cluster 0 can be prohibited depending on the setting of security (see 27.7 Security Setting).





Figure 3-3. Memory Map (μ PD78F1502A, 78F1505A, 78F1508A, 78F1512A, 78F1515A, 78F1518A)

- Notes 1. Instructions can be executed from the RAM area excluding the general-purpose register area.
 - 2. When boot swap is not used: Set the option bytes to 000C0H to 000C3H, and the on-chip debug security IDs to 000C4H to 000CDH.
 - When boot swap is used: Set the option bytes to 000C0H to 000C3H and 010C0H to 010C3H, and the on-chip debug security IDs to 000C4H to 000CDH and 010C4H to 010CDH.
 - 3. Writing boot cluster 0 can be prohibited depending on the setting of security (see 27.7 Security Setting).

Remark The flash memory is divided into blocks (one block = 1 KB). For the address values and block numbers, see

Table 3-1 Correspondence Between Address Values and Block Numbers in Flash Memory.



Correspondence between the address values and block numbers in the flash memory are shown below.

Table 3-1. Correspondence Between Address Values and Block Numbers in Flash Memory

Address Value	Block Number						
00000H to 003FFH	00H	08000H to 083FFH	20H	10000H to 103FFH	40H	18000H to 183FFH	60H
00400H to 007FFH	01H	08400H to 087FFH	21H	10400H to 107FFH	41H	18400H to 187FFH	61H
00800H to 00BFFH	02H	08800H to 08BFFH	22H	10800H to 10BFFH	42H	18800H to 18BFFH	62H
00C00H to 00FFFH	03H	08C00H to 08FFFH	23H	10C00H to 10FFFH	43H	18C00H to 18FFFH	63H
01000H to 013FFH	04H	09000H to 093FFH	24H	11000H to 113FFH	44H	19000H to 193FFH	64H
01400H to 017FFH	05H	09400H to 097FFH	25H	11400H to 117FFH	45H	19400H to 197FFH	65H
01800H to 01BFFH	06H	09800H to 09BFFH	26H	11800H to 11BFFH	46H	19800H to 19BFFH	66H
01C00H to 01FFFH	07H	09C00H to 09FFFH	27H	11C00H to 11FFFH	47H	19C00H to 19FFFH	67H
02000H to 023FFH	08H	0A000H to 0A3FFH	28H	12000H to 123FFH	48H	1A000H to 1A3FFH	68H
02400H to 027FFH	09H	0A400H to 0A7FFH	29H	12400H to 127FFH	49H	1A400H to 1A7FFH	69H
02800H to 02BFFH	0AH	0A800H to 0ABFFH	2AH	12800H to 12BFFH	4AH	1A800H to 1ABFFH	6AH
02C00H to 02FFFH	0BH	0AC00H to 0AFFFH	2BH	12C00H to 12FFFH	4BH	1AC00H to 1AFFFH	6BH
03000H to 033FFH	0CH	0B000H to 0B3FFH	2CH	13000H to 133FFH	4CH	1B000H to 1B3FFH	6CH
03400H to 037FFH	0DH	0B400H to 0B7FFH	2DH	13400H to 137FFH	4DH	1B400H to 1B7FFH	6DH
03800H to 03BFFH	0EH	0B800H to 0BBFFH	2EH	13800H to 13BFFH	4EH	1B800H to 1BBFFH	6EH
03C00H to 03FFFH	0FH	0BC00H to 0BFFFH	2FH	13C00H to 13FFFH	4FH	1BC00H to 1BFFFH	6FH
04000H to 043FFH	10H	0C000H to 0C3FFH	30H	14000H to 143FFH	50H	1C000H to 1C3FFH	70H
04400H to 047FFH	11H	0C400H to 0C7FFH	31H	14400H to 147FFH	51H	1C400H to 1C7FFH	71H
04800H to 04BFFH	12H	0C800H to 0CBFFH	32H	14800H to 14BFFH	52H	1C800H to 1CBFFH	72H
04C00H to 04FFFH	13H	0CC00H to 0CFFFH	33H	14C00H to 14FFFH	53H	1CC00H to 1CFFFH	73H
05000H to 053FFH	14H	0D000H to 0D3FFH	34H	15000H to 153FFH	54H	1D000H to 1D3FFH	74H
05400H to 057FFH	15H	0D400H to 0D7FFH	35H	15400H to 157FFH	55H	1D400H to 1D7FFH	75H
05800H to 05BFFH	16H	0D800H to 0DBFFH	36H	15800H to 15BFFH	56H	1D800H to 1DBFFH	76H
05C00H to 05FFFH	17H	0DC00H to 0DFFFH	37H	15C00H to 15FFFH	57H	1DC00H to 1DFFFH	77H
06000H to 063FFH	18H	0E000H to 0E3FFH	38H	16000H to 163FFH	58H	1E000H to 1E3FFH	78H
06400H to 067FFH	19H	0E400H to 0E7FFH	39H	16400H to 167FFH	59H	1E400H to 1E7FFH	79H
06800H to 06BFFH	1AH	0E800H to 0EBFFH	ЗАН	16800H to 16BFFH	5AH	1E800H to 1EBFFH	7AH
06C00H to 06FFFH	1BH	0EC00H to 0EFFFH	звн	16C00H to 16FFFH	5BH	1EC00H to 1EFFFH	7BH
07000H to 073FFH	1CH	0F000H to 0F3FFH	3CH	17000H to 173FFH	5CH	1F000H to 1F3FFH	7CH
07400H to 077FFH	1DH	0F400H to 0F7FFH	3DH	17400H to 177FFH	5DH	1F400H to 1F7FFH	7DH
07800H to 07BFFH	1EH	0F800H to 0FBFFH	3EH	17800H to 17BFFH	5EH	1F800H to 1FBFFH	7EH
07C00H to 07FFFH	1FH	0FC00H to 0FFFFH	3FH	17C00H to 17FFFH	5FH	1FC00H to 1FFFFH	7FH

Remark μPD78F1500A, 78F1503A, 78F1506A, 78F1510A, 78F1513A, 78F1516A: Block numbers 00H to 3FH μPD78F1502A, 78F1505A, 78F1508A, 78F1504A, 78F1507A: Block numbers 00H to 5FH μPD78F1502A, 78F1505A, 78F1508A, 78F1512A, 78F1515A, 78F1518A: Block numbers 00H to 7FH

<R>

<R>

3.1.1 Internal program memory space

The internal program memory space stores the program and table data. Normally, it is addressed with the program counter (PC).

78K0R/Lx3 microcontrollers products incorporate internal ROM (flash memory), as shown below.

Table 3-2. Internal ROM Capacity

Part Number		Internal ROM		
	Structure	Capacity		
μPD78F1500A, 78F1503A, 78F1506A, 78F1510A, 78F1513A, 78F1516A	Flash memory	65536 × 8 bits (00000H to 0FFFFH)		
μPD78F1501A, 78F1504A, 78F1507A		98303 × 8 bits (00000H to 17FFFH)		
μPD78F1502A, 78F1505A, 78F1508A, 78F1512A, 78F1515A, 78F1518A		131071 × 8 bits (00000H to 1FFFFH)		

The internal program memory space is divided into the following areas.

(1) Vector table area

The 128-byte area 00000H to 0007FH is reserved as a vector table area. The program start addresses for branch upon reset or generation of each interrupt request are stored in the vector table area. Furthermore, the interrupt jump address is a 64 K address of 00000H to 0FFFFH, because the vector code is assumed to be 2 bytes.

Of the 16-bit address, the lower 8 bits are stored at even addresses and the higher 8 bits are stored at odd addresses.

Table 3-3. Vector Table

Vector Table Address	Interrupt Source	LF3	LG3	LH3	Vector Table Address	Interrupt Source	LF3	LG3	LH3
00000H	RESET input, POC, LVI,	√	V	√	00030H	INTTM02	V	√	V
	WDT, TRAP				00032H	INTTM03	V	√	√
00004H	INTWDTI	√	√	V	00034H	INTAD	V	V	√
00006H	INTLVI	√	V	√	00036H	INTRTC	V	V	√
00008H	INTP0	√	√	V	00038H	INTRTCI	V	√	√
0000AH	INTP1	√	√	√	0003AH	INTKR	-	-	√
0000CH	INTP2	$\sqrt{}$	√	√	0003CH	INTST2	V	√	√
0000EH	INTP3	√	√	√		INTCSI20		√	√
00010H	INTP4	√	√	√		INTIIC20	$\sqrt{}$	√	√
00012H	INTP5	√	√	√	0003EH	INTSR2	√	√	√
00014H	INTST3	√	√	√	00040H	INTSRE2	√	√	√
00016H	INTSR3	$\sqrt{}$	√	√	00042H	INTTM04	$\sqrt{}$	√	√
00018H	INTSRE3	\checkmark	V	√	00044H	INTTM05	V	√	√
0001AH	INTDMA0	\checkmark	V	√	00046H	INTTM06	√	√	√
0001CH	INTDMA1	\checkmark	√	√	00048H	INTTM07	$\sqrt{}$	√	√
0001EH	INTST0	_	√	√	0004AH	INTP6	$\sqrt{}$	\checkmark	√
	INTCSI00	_	√	V	0004CH	INTP7	V	√	√
00020H	INTSR0	_	√	V	0004EH	INTP8	-	√	√
	INTCSI01	_	_	V	00050H	INTP9	_	$\sqrt{}$	√
00022H	INTSRE0	\checkmark	√	√	00052H	INTP10	-		$\sqrt{}$
00024H	INTST1	$\sqrt{}$	√	√	00054H	INTP11	-	\checkmark	\checkmark
	INTCSI10	√	√	V	00056H	INTTM10	√	√	√
	INTIIC10	$\sqrt{}$	√	√	00058H	INTTM11	V	√	√
00026H	INTSR1	√	√	√	0005AH	INTTM12	√	√	√
00028H	INTSRE1	√	√	√	0005CH	INTTM13	√	√	√
0002AH	INTIICA	_	√	√	0005EH	INTMD	√	√	√
0002CH	INTTM00	√	√	√	0007EH	BRK	√	√	√
0002EH	INTTM01	√	V	√					

(2) CALLT instruction table area

The 64-byte area 00080H to 000BFH can store the subroutine entry address of a 2-byte call instruction (CALLT). Set the subroutine entry address to a value in a range of 00000H to 0FFFFH (because an address code is of 2 bytes). To use the boot swap function, set a CALLT instruction table also at 01080H to 010BFH.

(3) Option byte area

A 4-byte area of 000C0H to 000C3H can be used as an option byte area. Set the option byte at 010C0H to 010C3H when the boot swap is used. For details, see **CHAPTER 26 OPTION BYTE**.

(4) On-chip debug security ID setting area

A 10-byte area of 000C4H to 000CDH and 010C4H to 010CDH can be used as an on-chip debug security ID setting area. Set the on-chip debug security ID of 10 bytes at 000C4H to 000CDH when the boot swap is not used and at 000C4H to 000CDH and 010C4H to 010CDH when the boot swap is used. For details, see **CHAPTER 28 ON-CHIP DEBUG FUNCTION**.

3.1.2 Mirror area

<R>

<R> The μPD78F1500A, 78F1503A, 78F01506A, 78F1510A, 78F1513A, and 78F1516A mirror the data flash area of 00000H to 0FFFFH, to F0000H to FFFFFH (the data flash area to be mirrored is set by the processor mode control register (PMC)).

The μ PD78F1501A, 78F1502A, 78F1504A, 78F1505A, 78F1507A, 78F1508A, 78F1512A, 78F1515A, and 78F1518A mirror the data flash area of 00000H to 0FFFFH or 10000H to 1FFFFH, to F0000H to FFFFFH (the data flash area to be mirrored is set by the processor mode control register (PMC)).

By reading data from F0000H to FFFFFH, an instruction that does not have the ES registers as an operand can be used, and thus the contents of the data flash can be read with the shorter code. However, the data flash area is not mirrored to the SFR, extended SFR, RAM, and use prohibited areas.

The mirror area can only be read and no instruction can be fetched from this area.


81

The following show examples.

Example 1 µPD78F1500A, 78F1503A, 78F1506A, 78F1510A, 78F1513A, 78F1516A

(Flash memory: 64 KB, RAM: 4 KB)

Example 2 μ PD78F1502A, 78F1505A, 78F1508A, 78F1512A, 78F1515A, 78F1518A (Flash memory: 128 KB, RAM: 7 KB)



Remark MAA: Bit 0 of the processor mode control register (PMC).

PMC register is described below.

• Processor mode control register (PMC)

This register selects the flash memory space for mirroring to area from F0000H to FFFFFH.

PMC can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation sets this register to 00H.

Figure 3-4. Format of Configuration of Processor Mode Control Register (PMC)

Address: FFFFEH After reset: 00H R/W Symbol 6 3 2 <0> 1 **PMC** 0 0 0 0 0 0 0 MAA

MAA	Selection of flash memory space for mirroring to area from F0000H to FFFFFH					
0	00000H to 0FFFFH is mirrored to F0000H to FFFFFH					
1	10000H to 1FFFFH is mirrored to F0000H to FFFFFH					

- Cautions 1. Set PMC only once during the initial settings prior to operating the DMA controller. Rewriting PMC other than during the initial settings is prohibited.
 - 2. After setting PMC, wait for at least one instruction and access the mirror area.
 - 3. When the μ PD78F1500A, 78F1503A, 78F1506A, 78F1510A, 78F1513A, and 78F1516A (flash memory size: 64 KB) are used, be sure to set bit 0 (MAA) of this register to 0.

3.1.3 Internal data memory space

78K0R/Lx3 microcontrollers products incorporate the following RAMs.

Table 3-4. Internal RAM Capacity

 Part Number
 Internal RAM

 μPD78F1500A, 78F1503A, 78F1506A, 78F1510A, 78F1513A, 78F1516A
 4096 × 8 bits (FEF00H to FFEFFH)

 μPD78F1501A, 78F1504A, 78F1507A
 6144 × 8 bits (FE700H to FFEFFH)

 μPD78F1502A, 78F1505A, 78F1508A, 78F1512A, 78F1515A, 78F1518A
 7168 × 8 bits (FE300H to FFEFFH)

The internal RAM can be used as a data area and a program area where instructions are written and executed. Four general-purpose register banks consisting of eight 8-bit registers per bank are assigned to the 32-byte area of FFEE0H to FFEFFH of the internal RAM area. However, instructions cannot be executed by using general-purpose registers.

The internal RAM is used as a stack memory.

- Cautions 1. It is prohibited to use the general-purpose register (FFEE0H to FFEFFH) space for fetching instructions or as a stack area.
 - 2. While using the self-programming function, the area of FFE20H to FFEFFH cannot be used as a stack memory.





3.1.4 Special function register (SFR) area

On-chip peripheral hardware special function registers (SFRs) are allocated in the area FFF00H to FFFFFH.

Caution Do not access addresses to which SFRs are not assigned.

3.1.5 Extended special function register (2nd SFR: 2nd Special Function Register) area

On-chip peripheral hardware special function registers (2nd SFRs) are allocated in the area F0000H to F07FFH. SFRs other than those in the SFR area (FFF00H to FFFFFH) are allocated to this area. An instruction that accesses the 2nd SFR area, however, is 1 byte longer than an instruction that accesses the SFR area.

Caution Do not access addresses to which 2nd SFRs are not assigned.




3.1.6 Data memory addressing

Addressing refers to the method of specifying the address of the instruction to be executed next or the address of the register or memory relevant to the execution of instructions.

Several addressing modes are provided for addressing the memory relevant to the execution of instructions for the 78K0R/Lx3 microcontrollers, based on operability and other considerations. For areas containing data memory in particular, special addressing methods designed for the functions of special function registers (SFR) and general-purpose registers are available for use. Figures 3-5 to 3-7 show correspondence between data memory and addressing.

Figure 3-5. Correspondence Between Data Memory and Addressing (μPD78F1500A, 78F1503A, 78F1506A, 78F1510A, 78F1513A, 78F1516A)




FFFFFH SFR addressing Special function register (SFR) F F F 2 0 H 256 bytes FFF1FH F F F 0 0 H Short direct FFEFFH General-purpose register Register addressing addressing 32 bytes FFEE0H FFEDFH FFE20H FFE1FH RAM 6 KB FE700H FE6FFH Mirror 53.75 KB F 1 0 0 0 H F 0 F F F H Reserved F0800H F07FFH Extended special function register (2nd SFR) Direct addressing 2 KB F0000H EFFFFH Register indirect addressing Based addressing Based indexed addressing Reserved 18000H 17FFFH Flash memory 96 KB 00000H

Figure 3-6. Correspondence Between Data Memory and Addressing (µPD78F1501A, 78F1504A, 78F1507A)

<R>

Figure 3-7. Correspondence Between Data Memory and Addressing (μPD78F1502A, 78F1505A, 78F1508A, 78F1512A, 78F1515A, 78F1518A)



3.2 Processor Registers

The 78K0R/Lx3 microcontrollers products incorporate the following processor registers.

3.2.1 Control registers


The control registers control the program sequence, statuses and stack memory. The control registers consist of a program counter (PC), a program status word (PSW) and a stack pointer (SP).

(1) Program counter (PC)

The program counter is a 20-bit register that holds the address information of the next program to be executed. In normal operation, PC is automatically incremented according to the number of bytes of the instruction to be fetched. When a branch instruction is executed, immediate data and register contents are set.

Reset signal generation sets the reset vector table values at addresses 0000H and 0001H to the program counter.

Figure 3-8. Format of Program Counter




(2) Program status word (PSW)

The program status word is an 8-bit register consisting of various flags set/reset by instruction execution.

Program status word contents are stored in the stack area upon interrupt request generation or PUSH PSW instruction execution and are restored upon execution of the RETB, RETI and POP PSW instructions.

Reset signal generation sets PSW to 06H.

Figure 3-9. Format of Program Status Word



(a) Interrupt enable flag (IE)

This flag controls the interrupt request acknowledge operations of the CPU.

When 0, the IE flag is set to the interrupt disabled (DI) state, and all maskable interrupt requests are disabled.

When 1, the IE flag is set to the interrupt enabled (EI) state and interrupt request acknowledgment is controlled with an in-service priority flag (ISP1, ISP0), an interrupt mask flag for various interrupt sources, and a priority specification flag.

The IE flag is reset (0) upon DI instruction execution or interrupt acknowledgment and is set (1) upon EI instruction execution.

(b) Zero flag (Z)

When the operation result is zero, this flag is set (1). It is reset (0) in all other cases.

(c) Register bank select flags (RBS0, RBS1)

These are 2-bit flags to select one of the four register banks.

In these flags, the 2-bit information that indicates the register bank selected by SEL RBn instruction execution is stored.



(d) Auxiliary carry flag (AC)

If the operation result has a carry from bit 3 or a borrow at bit 3, this flag is set (1). It is reset (0) in all other cases.

(e) In-service priority flags (ISP1, ISP0)

This flag manages the priority of acknowledgeable maskable vectored interrupts. Vectored interrupt requests specified lower than the value of ISP0 and ISP1 by a priority specification flag register (PRn0L, PRn0H, PRn1L, PRn1H, PRn2L, PRn2H) (see **19.3 (3)**) can not be acknowledged. Actual request acknowledgment is controlled by the interrupt enable flag (IE).

Remark n = 0, 1


(f) Carry flag (CY)

This flag stores overflow and underflow upon add/subtract instruction execution. It stores the shift-out value upon rotate instruction execution and functions as a bit accumulator during bit operation instruction execution.

(3) Stack pointer (SP)

This is a 16-bit register to hold the start address of the memory stack area. Only the internal RAM area can be set as the stack area.

Figure 3-10. Format of Stack Pointer





The SP is decremented ahead of write (save) to the stack memory and is incremented after read (restored) from the stack memory.


Each stack operation saves data as shown in Figure 3-11.

- Cautions 1. Since reset signal generation makes the SP contents undefined, be sure to initialize the SP before using the stack.
 - 2. It is prohibited to use the general-purpose register (FFEE0H to FFEFFH) space as a stack area.
 - 3. While using the self-programming function, the area of FFE20H to FFEFFH cannot be used as a stack memory.


Figure 3-11. Data to Be Saved to Stack Memory







CALL, CALLT instructions



Interrupt, BRK instruction

3.2.2 General-purpose registers

General-purpose registers are mapped at particular addresses (FFEE0H to FFEFFH) of the data memory. The general-purpose registers consists of 4 banks, each bank consisting of eight 8-bit registers (X, A, C, B, E, D, L, and H).

Each register can be used as an 8-bit register, and two 8-bit registers can also be used in a pair as a 16-bit register (AX, BC, DE, and HL).


These registers can be described in terms of function names (X, A, C, B, E, D, L, H, AX, BC, DE, and HL) and absolute names (R0 to R7 and RP0 to RP3).

Register banks to be used for instruction execution are set by the CPU control instruction (SEL RBn). Because of the 4-register bank configuration, an efficient program can be created by switching between a register for normal processing and a register for interrupts for each bank.


Caution It is prohibited to use the general-purpose register (FFEE0H to FFEFFH) space for fetching instructions or as a stack area.

Figure 3-12. Configuration of General-Purpose Registers

(a) Function name



(b) Absolute name



3.2.3 ES and CS registers

The ES register is used for data access and the CS register is used to specify the higher address when a branch instruction is executed.

The default value of the ES register after reset is 0FH, and that of the CS register is 00H.

Figure 3-13. Configuration of ES and CS Registers

	7	6	5	4	3	2	1	0
ES	0	0	0	0	ES3	ES2	ES1	ES0
	7	6	5	4	3	2	1	0
CS	0	0	0	0	CS3	CP2	CP1	CP0

3.2.4 Special function registers (SFRs)

Unlike a general-purpose register, each SFR has a special function.

SFRs are allocated to the FFF00H to FFFFFH area.

SFRs can be manipulated like general-purpose registers, using operation, transfer, and bit manipulation instructions. The manipulable bit units, 1, 8, and 16, depend on the SFR type.

Each manipulation bit unit can be specified as follows.

· 1-bit manipulation

Describe the symbol reserved by the assembler for the 1-bit manipulation instruction operand (sfr.bit). This manipulation can also be specified with an address.

· 8-bit manipulation

Describe the symbol reserved by the assembler for the 8-bit manipulation instruction operand (sfr). This manipulation can also be specified with an address.

• 16-bit manipulation

Describe the symbol reserved by the assembler for the 16-bit manipulation instruction operand (sfrp). When specifying an address, describe an even address.

Table 3-5 gives a list of the SFRs. The meanings of items in the table are as follows.

Symbol

Symbol indicating the address of a special function register. It is a reserved word in the RA78K0R, and is defined as an sfr variable using the #pragma sfr directive in the CC78K0R. When using the RA78K0R, ID78K0R-QB, and SM+ for 78K0R, symbols can be written as an instruction operand.

R/W

Indicates whether the corresponding SFR can be read or written.

R/W: Read/write enable

R: Read only W: Write only

· Manipulable bit units

" $\sqrt{}$ " indicates the manipulable bit unit (1, 8, or 16). "-" indicates a bit unit for which manipulation is not possible.

After reset

Indicates each register status upon reset signal generation.

Caution Do not access addresses to which SFRs are not assigned.

Remark For extended SFRs (2nd SFRs), see 3.2.5 Extended special function registers (2nd SFRs: 2nd Special Function Registers).



Table 3-5. SFR List (1/5)

Address	Special Function Register (SFR) Name	Syr	mbol	R/W	Mar	nipulable Range	e Bit	After Reset	78K0	78K0	78K0
					1-bit	8-bit	16-bit		78K0R/LF3	78K0R/LG3	78K0R/LH3
FFF00H	Port register 0	P0		R/W	√	√	-	00H	V	V	V
FFF01H	Port register 1	P1		R/W	√	√	_	00H	V	√	√
FFF02H	Port register 2	P2		R/W	√	√	_	00H	V	√	√
FFF03H	Port register 3	P3		R/W	√	√	_	00H	√	√	√
FFF04H	Port register 4	P4		R/W	√	√	_	00H	V	√	√
FFF05H	Port register 5	P5		R/W	√	√	_	00H	√	√	√
FFF06H	Port register 6	P6		R/W	√	√	-	00H	-	√	√
FFF07H	Port register 7	P7		R/W	√	√	-	00H	_	_	√
FFF08H	Port register 8	P8		R/W	√	√	-	00H	_	√	√
FFF09H	Port register 9	P9		R/W	√	√	=	00H	√	√	√
FFF0AH	Port register 10	P10		R/W	√	√	=	00H	√	√	√
FFF0BH	Port register 11	P11		R/W	√	√	-	00H	√	√	√
FFF0CH	Port register 12	P12		R/W	√	√	=	Undefined	√	√	√
FFF0DH	Port register 13	P13		R/W	√	√	=	00H	√	√	√
FFF0EH	Port register 14	P14		R/W	√	√	=	00H	√	√	√
FFF0FH	Port register 15	P15		R/W	√	√	_	00H	√	√	√
FFF10H	Serial data register 00	TXD0/ SIO00	SDR00	R/W	-	√	√	0000H	ı	1	V
FFF11H		_	-	:	_	_			_	√	√
FFF12H	Serial data register 01	RXD0/ SIO01	SDR01	R/W	=	1	1	0000H	-	1	√
FFF13H		_			-	_			_	√	√
FFF14H	Serial data register 12	TXD3	SDR12	R/W	-	√	√	0000H	√	√	√
FFF15H		-			-	-			√	√	√
FFF16H	Serial data register 13	RXD3	SDR13	R/W	-	√	√	0000H	√	√	√
FFF17H		-			-	-			√	√	√
FFF18H	Timer data register 00	TDR00	•	R/W	-	_	√	0000H	√	$\sqrt{}$	\checkmark
FFF19H											
FFF1AH	Timer data register 01	TDR01		R/W	_	_	√	0000H	√	√	√
FFF1BH											
FFF1EH	12-bit A/D conversion result register Note	ADCR		R	-	_	√	0000H	√		\checkmark
FFF1FH	8-bit A/D conversion result register	ADCRH		R	-	√	_	00H			\checkmark
FFF20H	Port mode register 0	PM0		R/W	√	√	_	FFH	√	√	\checkmark
FFF21H	Port mode register 1	PM1		R/W	√	√	_	FFH	√		\checkmark
FFF22H	Port mode register 2	PM2		R/W	√	√	-	FFH	V	√	1
FFF23H	Port mode register 3	РМ3		R/W	√	√	-	FFH	1	√	1
FFF24H	Port mode register 4	PM4		R/W	√	√	-	FFH	V	√	1
FFF25H	Port mode register 5	PM5		R/W	√	√	-	FFH	V	√	1
FFF26H	Port mode register 6	PM6		R/W	$\sqrt{}$	√	-	FFH	_	√	V
FFF27H	Port mode register 7	PM7		R/W	√	√	_	FFH	_	_	\checkmark

<R>

Note For μ PD78F151xA, 10-bit A/D conversion result register is applied.



Table 3-5. SFR List (2/5)

Address	Special Function Register (SFR) Name	Syr	nbol	R/W	Ma	nipulabl Range		After Reset	78K0R/LF3	78K0R/LG3	78K0R/LH3
					1-bit	8-bit	16-bit		/LF3	/LG3	/LH3
FFF28H	Port mode register 8	PM8		R/W	√	√	=	FFH	_	√	√
FFF29H	Port mode register 9	PM9		R/W	√	√	=	FFH	√	√	√
FFF2AH	Port mode register 10	PM10		R/W	√	√	=	FFH	√	√	√
FFF2BH	Port mode register 11	PM11		R/W	√	√	_	FFH	√	√	√
FFF2CH	Port mode register 12	PM12		R/W	√	√	_	FFH	√		√
FFF2EH	Port mode register 14	PM14		R/W	√	√	_	FEH	√		√
FFF2FH	Port mode register 15	PM15		R/W	$\sqrt{}$	√		FFH	√	√	\checkmark
FFF30H	A/D converter mode register	ADM		R/W	$\sqrt{}$	√		00H	√	√	\checkmark
FFF31H	Analog input channel specification register	ADS		R/W	\checkmark	√	-	00H	\checkmark	\checkmark	
FFF32H	A/D converter mode register 1	ADM1		R/W	$\sqrt{}$	√	-	00H	√	√	√
FFF33H	Operational amplifier control register Note	OAC		R/W	$\sqrt{}$	√	-	00H	√	√	√
FFF36H	Analog reference voltage control register	ADVRC		R/W	√	√	_	00H	√	√	√
FFF37H	Key return mode register	KRM		R/W	√	√	-	00H	_	_	√
FFF38H	External interrupt rising edge enable register 0	EGP0		R/W	√	√	_	00H	√		√
FFF39H	External interrupt falling edge enable register 0	EGN0		R/W	√	√	=	00H	√	√	√
FFF3AH	External interrupt rising edge enable register 1	EGP1		R/W	√	√	-	00H	-	√	√
FFF3BH	External interrupt falling edge enable register 1	EGN1		R/W	√	√	_	00H	-	√	√
FFF3CH	Input switch control register	ISC		R/W	√	√	=	00H	√	√	√
FFF3EH	Timer input select register 0	TIS0		R/W	√	√	-	00H	√	√	√
FFF3FH	Timer input select register 1	TIS1		R/W	√	√	-	00H	√	√	√
FFF40H	LCD mode register	LCDMD		R/W	√	√	=	00H	√	√	√
FFF41H	LCD display mode register	LCDM		R/W	√	√	-	00H	√	√	√
FFF42H	LCD clock control register 0	LCDC0		R/W	√	√	=	00H	√	√	√
FFF43H	LCD boost level control register	VLCD		R/W	√	√	=	0FH	√	√	√
FFF44H	Serial data register 02	TXD1/	SDR02	R/W	=	√	$\sqrt{}$	0000H	√	√	√
		SIO10									
FFF45H		-			-	-			√	√	√
FFF46H	Serial data register 03	RXD1	SDR03	R/W	ı	√	$\sqrt{}$	0000H	√		√
FFF47H		-			1	_			$\sqrt{}$		$\sqrt{}$
FFF48H	Serial data register 10	TXD2/	SDR10	R/W	_	√	\checkmark	0000H	$\sqrt{}$	\checkmark	\checkmark
		SIO20									
FFF49H		-			-	-			√	√	√
FFF4AH	Serial data register 11	RXD2	SDR11	R/W	Î	√	$\sqrt{}$	0000H		√	√
FFF4BH		=			-	=			$\sqrt{}$	√	√
FFF50H	IICA shift register	IICA		R/W	-	√	=	00H	-	√	√
FFF51H	IICA status register	IICS		R	√	√	=	00H	-	√	
FFF52H	IICA flag register	IICF		R/W	√	√	-	00H	-	√	√
FFF58H	D/A conversion value setting register 0 Note	DACS0	DACS	R/W	Î	√	-	00H	√	√	√
FFF59H	conversion value setting register W0 Note	-	W0	R/W	1	_	√	0000H	√		√
FFF5AH	D/A Conversion value setting register 1 Note	DACS1	DACS	R/W	ı	√	-	00H	√	√	$\sqrt{}$
FFF5BH	conversion value setting register W1 Note	-	W1	R/W	1	_	$\sqrt{}$	0000H	$\sqrt{}$		

<R>

<R> Note Dedicated to μ PD78F150xA.

Table 3-5. SFR List (3/5)

Address	Special Function Register (SFR) Name	Symbol	R/W	Manipu	ılable Bit	Range	After	781	781	781
				1-bit	8-bit	16-bit	Reset	78K0R/LF3	78K0R/LG3	78K0R/LH3
FFF5CH	D/A converter mode register	DAM	R/W	\checkmark	√	-	00H	√		V
FFF64H	Timer data register 02	TDR02	R/W	İ	-	√	0000H	\checkmark	√	\checkmark
FFF65H										
FFF66H	Timer data register 03	TDR03	R/W	_	-	√	0000H			$\sqrt{}$
FFF67H										
FFF68H	Timer data register 04	TDR04	R/W	_	-	√	0000H	V	√	V
FFF69H										
FFF6AH	Timer data register 05	TDR05	R/W	=	-	$\sqrt{}$	0000H		√	V
FFF6BH								<u> </u>		
FFF6CH	Timer data register 06	TDR06	R/W	_	-	√	0000H	√		V
FFF6DH								ļ.,	,	L .
FFF6EH	Timer data register 07	TDR07	R/W	=	-	√	0000H	√	1	V
FFF6FH								,	,	,
FFF70H	Timer data register 10	TDR10	R/W	_	-	√	0000H	1	√	V
FFF71H						,		,	,	,
FFF72H	Timer data register 11	TDR11	R/W	_	-	√	0000H		√	V
FFF73H		TDD10	D/M			,	000011	.1	.1	.1
FFF74H FFF75H	Timer data register 12	TDR12	R/W	-	_	√	0000H		√	V
FFF76H	Towardstando	TDR13	R/W			√	0000H	√	√	V
FFF77H	Timer data register 13	IDHIS	I T/ V V	=	_	V	00001	V	V	V
FFF90H	Sub-count register	RSUBC	R			√	0000H	√	√	V
FFF91H	Sub-count register	Поово	'`	=	_	V	000011	•	V	,
FFF92H	Second count register	SEC	R/W	_	√	_	00H	√	√	V
FFF93H	Minute count register	MIN	R/W	_	√	_	00H	· √	√	· √
FFF94H	Hour count register	HOUR	R/W	_	√	_	12H ^{Note}	√	√	√
FFF95H	Week count register	WEEK	R/W	_	√		00H	· √	√	· √
FFF96H	Day count register	DAY	R/W	-	√	_	01H	√	√	√
FFF97H	Month count register	MONTH	R/W	_	√	_	01H	√	√	V
FFF98H	Year count register	YEAR	R/W	-	· √	_	00H	√	√	√
FFF99H	Watch error correction register	SUBCUD	R/W	-	√ √	_	00H	√	√	√
FFF9AH	Alarm minute register	ALARMWM	R/W	=	√	_	00H	√	√	V
FFF9BH	Alarm hour register	ALARMWH	R/W	_	√	_	12H	√	√	V
FFF9CH	Alarm week register	ALARMWW	R/W	_	√	_	00H	√	√	V

Note The value of this register is 00H if the AMPM bit (bit 3 of the RTCC0 register) is set to 1 after reset.

Table 3-5. SFR List (4/5)

Address	Special Function Register (SFR) Name	Symbol		R/W	Mar	ipulabl Range		After Reset	78K0R/LF3	78K0F	78K0F
					1-bit	8-bit	16-bit		3/LF3	78K0R/LG3	78K0R/LH3
FFF9DH	Real-time counter control register 0	RTCC0		R/W	√	√	_	00H	√	√	√
FFF9EH	Real-time counter control register 1	RTCC1		R/W	V	√	_	00H	√	√	√
FFF9FH	Real-time counter control register 2	RTCC2		R/W	V	√		00H	√	√	√
FFFA0H	Clock operation mode control register	CMC		R/W	_	V	_	00H	√	√	√
FFFA1H	Clock operation status control register	CSC		R/W	V	V	_	C0H	V	√	√
FFFA2H	Oscillation stabilization time counter status register	OSTC		R	√	√	_	00H	1	√	√
FFFA3H	Oscillation stabilization time select register	OSTS		R/W	_	√	_	07H	√	√	√
FFFA4H	Clock control register	CKC		R/W	√	√	_	09H	√	√	√
FFFA5H	Clock output select register 0	CKS0		R/W	√	√	_	00H	√	√	√
FFFA6H	Clock output select register 1	CKS1		R/W	√	√	_	00H	√	√	√
FFFA8H	Reset control flag register	RESF		R	=	√	=	Undefined	1	√	V
FFFA9H	Low-voltage detection register	LVIM	LVIM		√	√	-	00H ^{Note 2}	√	√	√
FFFAAH	Low-voltage detection level select register	LVIS		R/W	V	√	-	0EH ^{Note 3}	√	√	√
FFFABH	Watchdog timer enable register	WDTE		R/W	_	√	_	1A/9A ^{Note 4}	√	√	√
FFFB0H	DMA SFR address register 0	DSA0		R/W	_	√	_	00H	√	√	√
FFFB1H	DMA SFR address register 1	DSA1		R/W	_	√	_	00H			
FFFB2H	DMA RAM address register 0L	DRA0L	DRA0	R/W	-	√	√	00H	√	√	√
FFFB3H	DMA RAM address register 0H	DRA0H		R/W	_	√		00H	√	√	√
FFFB4H	DMA RAM address register 1L	DRA1L	DRA1	R/W	-	√	√	00H	√	√	√
FFFB5H	DMA RAM address register 1H	DRA1H		R/W	-	√		00H	\checkmark	\checkmark	\checkmark
FFFB6H	DMA byte count register 0L	DBC0L	DBC0	R/W	-	√	√	00H	\checkmark	\checkmark	\checkmark
FFFB7H	DMA byte count register 0H	DBC0H		R/W	-	√		00H	\checkmark	\checkmark	\checkmark
FFFB8H	DMA byte count register 1L	DBC1L	DBC1	R/W	-	√	√	00H	\checkmark	\checkmark	\checkmark
FFFB9H	DMA byte count register 1H	DBC1H		R/W	-	√		00H	√	\checkmark	\checkmark
FFFBAH	DMA mode control register 0	DMC0		R/W	√	√	_	00H			
FFFBBH	DMA mode control register 1	DMC1		R/W	$\sqrt{}$	√	_	00H	\checkmark	\checkmark	\checkmark
FFFBCH	DMA operation control register 0	DRC0		R/W	√	√	_	00H			
FFFBDH	DMA operation control register 1	DRC1		R/W	√	√		00H	1	√	\checkmark
FFFBEH	Back ground event control register	BECTL		R/W	V	√	_	00H	1	1	V
FFFC0H		PFCMD	Note 5	_	_	_	=	Undefined	1	√	
FFFC2H	-	PFS ^{Note 5}		-	-	-	-	Undefined	1	1	√
FFFC4H	-	FLPMC ^{Note 5}		-	_	=	=	Undefined	V		\checkmark

Notes 1. The reset value of RESF varies depending on the reset source.

- 2. The reset value of LVIM varies depending on the reset source and the setting of the option byte.
- 3. The reset value of LVIS varies depending on the reset source.
- 4. The reset value of WDTE is determined by the setting of the option byte.
- 5. Do not directly operate this SFR, because it is to be used in the self programming library.

Table 3-5. SFR List (5/5)

Address	Special Function Register (SFR) Name	Syr	nbol	R/W	Manipu	ılable Bit	Range	After	781	781	781
					1-bit	8-bit	16-bit	Reset	78K0R/LF3	78K0R/LG3	78K0R/LH3
									LF3	LG3	H3
FFFD0H	Interrupt request flag register 2	IF2L	IF2	R/W	√	√	√	0000H	V	√	V
FFFD1H		IF2H			√	√			√	√	√
FFFD4H	Interrupt mask flag register 2	MK2L	MK2	R/W	√	V	V	FFFFH	√	√	√
FFFD5H		MK2H			√	√			√	√	√
FFFD8H	Priority specification flag register 02	PR02L	PR02	R/W	√	V	V	FFFFH	√	√	√
FFFD9H		PR02H			√	√			√	√	√
FFFDCH	Priority specification flag register 12	PR12L	PR12	R/W	√	V	V	FFFFH	√	√	√
FFFDDH		PR12H			√	√			√	√	√
FFFE0H	Interrupt request flag register 0L	IF0L	IF0	R/W	√	V	V	00H	√	√	√
FFFE1H	Interrupt request flag register 0H	IF0H		R/W	√	√		00H	√	√	√
FFFE2H	Interrupt request flag register 1L	IF1L	IF1	R/W	√	V	V	00H	√	√	√
FFFE3H	Interrupt request flag register 1H	IF1H		R/W	√	V		00H	√	√	$\sqrt{}$
FFFE4H	Interrupt mask flag register 0L	MK0L	MK0	R/W	√	V	√	FFH	√	√	$\sqrt{}$
FFFE5H	Interrupt mask flag register 0H	МКОН		R/W	√	V		FFH	√	√	√
FFFE6H	Interrupt mask flag register 1L	MK1L	MK1	R/W	√	V	√	FFH	√	√	$\sqrt{}$
FFFE7H	Interrupt mask flag register 1H	MK1H		R/W	√	V		FFH	√		√
FFFE8H	Priority specification flag register 00L	PR00L	PR00	R/W	√	V	√	FFH	√	√	√
FFFE9H	Priority specification flag register 00H	PR00H		R/W	√	V		FFH	√	√	$\sqrt{}$
FFFEAH	Priority specification flag register 01L	PR01L	PR01	R/W	√	V	V	FFH	√		√
FFFEBH	Priority specification flag register 01H	PR01H		R/W	√	√		FFH	√	√	√
FFFECH	Priority specification flag register 10L	PR10L	PR10	R/W	√	V	V	FFH	√	√	V
FFFEDH	Priority specification flag register 10H	PR10H		R/W	√	V		FFH	√	√	$\sqrt{}$
FFFEEH	Priority specification flag register 11L	PR11L	PR11	R/W	√	V	V	FFH	√	√	V
FFFEFH	Priority specification flag register 11H	PR11H		R/W	√	√		FFH	√	√	√
FFFF0H	Multiplication/division data register A (L)	MDAL/N	//ULA	R/W	-	-	√	0000H	√	1	V
FFFF1H											
FFFF2H	Multiplication/division data register A (H)	MDAH/N	MULB	R/W	-	-	V	0000H	√	√	√
FFFF3H											
FFFF4H	Multiplication/division data register B (H)	MDBH/N	MULOH	R/W	-	-	√	0000H	√	V	√
FFFF5H											
FFFF6H	Multiplication/division data register B (L)	MDBL/N	MULOL	R/W	-	-	√	0000H	√	1	√
FFFF7H											

Remark For extended SFRs (2nd SFRs), see Table 3-6 Extended SFR (2nd SFR) List.

3.2.5 Extended special function registers (2nd SFRs: 2nd Special Function Registers)

Unlike a general-purpose register, each extended SFR (2nd SFR) has a special function.

Extended SFRs are allocated to the F0000H to F07FFH area. SFRs other than those in the SFR area (FFF00H to FFFFFH) are allocated to this area. An instruction that accesses the extended SFR area, however, is 1 byte longer than an instruction that accesses the SFR area.

Extended SFRs can be manipulated like general-purpose registers, using operation, transfer, and bit manipulation instructions. The manipulable bit units, 1, 8, and 16, depend on the SFR type.

Each manipulation bit unit can be specified as follows.

• 1-bit manipulation

Describe the symbol reserved by the assembler for the 1-bit manipulation instruction operand (!addr16.bit). This manipulation can also be specified with an address.

• 8-bit manipulation

Describe the symbol reserved by the assembler for the 8-bit manipulation instruction operand (!addr16). This manipulation can also be specified with an address.

• 16-bit manipulation

Describe the symbol reserved by the assembler for the 16-bit manipulation instruction operand (!addr16). When specifying an address, describe an even address.

Table 3-6 gives a list of the extended SFRs. The meanings of items in the table are as follows.

Symbol

Symbol indicating the address of an extended SFR. It is a reserved word in the RA78K0R, and is defined as an sfr variable using the #pragma sfr directive in the CC78K0R. When using the RA78K0R, ID78K0R-QB, and SM+ for 78K0R, symbols can be written as an instruction operand.

R/W

Indicates whether the corresponding extended SFR can be read or written.

R/W: Read/write enable

R: Read only W: Write only

Manipulable bit units

" $\sqrt{}$ " indicates the manipulable bit unit (1, 8, or 16). "-" indicates a bit unit for which manipulation is not possible.

After reset

Indicates each register status upon reset signal generation.

Caution Do not access addresses to which 2nd SFRs are not assigned.

Remark For SFRs in the SFR area, see 3.2.4 Special function registers (SFRs).



Table 3-6. Extended SFR (2nd SFR) List (1/8)

Address	Special Function Register (SFR) Name	Symbol	R/W	Ма	nipulabl Range		After Reset	78K0R/LF3	78K0R/LG3	78K0R/LH3
				1-bit	8-bit	16-bit		R/LF3	٦/LG3	R/LH3
F0017H	A/D port configuration register	ADPC	R/W	_	V	_	10H	√	√	√
F0030H	Pull-up resistor option register 0	PU0	R/W	√	√	_	00H	√	√	√
F0031H	Pull-up resistor option register 1	PU1	R/W	√	V	_	00H	√	V	√
F0033H	Pull-up resistor option register 3	PU3	R/W	√	V	_	00H	√	V	√
F0034H	Pull-up resistor option register 4	PU4	R/W	√	√	_	00H	1	1	√
F0035H	Pull-up resistor option register 5	PU5	R/W	√	√	_	00H	1	V	√
F0037H	Pull-up resistor option register 7	PU7	R/W	V	V	_	00H	_	_	1
F0038H	Pull-up resistor option register 8	PU8	R/W	V	V	_	00H	_	V	1
F0039H	Pull-up resistor option register 9	PU9	R/W	V	V	-	00H	√	√	1
F003AH	Pull-up resistor option register 10	PU10	R/W	V	V	-	00H	√	√	√
F003CH	Pull-up resistor option register 12	PU12	R/W	√	V	_	00H	√	√	√
F003EH	Pull-up resistor option register 14	PU14	R/W	√	V	_	00H	√	√	√
F0041H	Port input mode register 1	PIM1	R/W	√	V	_	00H	1	V	√
F0047H	Port input mode register 7	PIM7	R/W	√	V	_	00H	-	-	√
F0051H	Port output mode register 1	POM1	R/W	√	√	_	00H	$\sqrt{}$		√
F0057H	Port output mode register 7	РОМ7	R/W	√	√	_	00H	_	-	
F0058H	Port output mode register 8	POM8	R/W	$\sqrt{}$	$\sqrt{}$	_	00H	_	$\sqrt{}$	
F0060H	Noise filter enable register 0	NFEN0	R/W	$\sqrt{}$	√	_	00H	$\sqrt{}$		
F0061H	Noise filter enable register 1	NFEN1	R/W	√	√	_	00H	√		√
F0062H	Noise filter enable register 2	NFEN2	R/W	√	√	_	00H	_	_	√
F0080H	Port function register	PFALL	R/W	√	√	_	00H	√		√
F0081H	Segment enable register	SEGEN	R/W	√	√	_	00H	√		√
F00E0H	Multiplication/division data register C (L)	MDCL	R	_	_	√	0000H	√	√	
F00E1H										
F00E2H F00E3H	Multiplication/division data register C (H)	MDCH	R	_	_	√	0000H	√	√	√
F00E8H	Multiplication/division control register	MDUC	R/W	√	√		00H	√	√	√
F00F0H	Peripheral enable register 0	PER0	R/W	√ √	√ √	_	00H	√ √	√	√
F00F3H	Operation speed mode control register	OSMC	R/W	_	√ √	_	00H	√	√	√
F00F4H	Regulator mode control register	RMC	R/W		√ √	_	00H	√	· √	√
F00F6H	20 MHz internal high-speed oscillation control register	DSCCTL	R/W	√	√ √	-	00H	√	√	√
F00FEH	BCD adjust result register	BCDADJ	R	_	√	_	Undefined	√	√	√
F0100H	Serial status register 00	SSR00L SSR00	R	_	· √	√	0000H	_	· √	√
F0101H	3	_		_	_				√	√
F0102H	Serial status register 01	SSR01L SSR01	R	_	V	√	0000H	-	· √	√
F0103H		_		_	<u> </u>	•		<u> </u>	· √	√
F0104H	Serial status register 02	SSR02L SSR02	R	_	V	√	0000H	√	√	√
F0105H	3	_		_	_			√	√	√
F0106H	Serial status register 03	SSR03L SSR03	R	_	√	√	0000H	√	√	√
F0107H		_		_	-			√	V	√
F0108H	Serial flag clear trigger register 00	SIR00L SIR00	R/W	_	√	√	0000H	_	√	√
F0109H	1	_		_		1			√	√

Jun 20, 2011

Table 3-6. Extended SFR (2nd SFR) List (2/8)

Address	Special Function Register (SFR) Name	Svr	nbol	R/W	Manipu	ılable Bit	Range	After	78	78	78
	3 (2 , 7)				1-bit	8-bit	16-bit	Reset	78KOR/LF3	78K0R/LG3	78K0R/LH3
F010AH	Serial flag clear trigger register 01	SIR01L	SIR01	R/W	-	$\sqrt{}$	√	0000H	_	1	√
F010BH		-			-	П			_	√	√
F010CH	Serial flag clear trigger register 02	SIR02L	SIR02	R/W	=	√	√	0000H	√	√	√
F010DH		-			-	Ī			√	√	$\sqrt{}$
F010EH	Serial flag clear trigger register 03	SIR03L	SIR03	R/W	-	√	√	0000H	\checkmark	\checkmark	\checkmark
F010FH		-			-	ì					√
F0110H	Serial mode register 00	SMR00		R/W	-	-	√	0020H	-		$\sqrt{}$
F0111H											
F0112H	Serial mode register 01	SMR01		R/W	-	=	√	0020H	-	\checkmark	\checkmark
F0113H											
F0114H	Serial mode register 02	SMR02		R/W	-	_	√	0020H	√	\checkmark	
F0115H											
F0116H	Serial mode register 03	SMR03		R/W	-	=	√	0020H		√	\checkmark
F0117H											
F0118H	Serial communication operation setting	SCR00		R/W	=	=	√	0087H	_	\checkmark	
F0119H	register 00										
F011AH	Serial communication operation setting	SCR01		R/W	-	-	√	0087H	-		
F011BH	register 01								<u> </u>		
F011CH	Serial communication operation setting	SCR02		R/W	-	-	√	0087H	V	1	
F011DH	register 02								ļ.,	ļ.,	
F011EH	Serial communication operation setting	SCR03		R/W	-	-	√	0087H		1	\checkmark
F011FH	register 03		I	_	,				,	,	,
F0120H	Serial channel enable status register 0	SE0L	SE0	R	√	√	√	0000H	√	1	√
F0121H					-	-	,		√	1	√ /
F0122H	Serial channel start register 0	SS0L	SS0	R/W	√	√	√	0000H	√ 	1	√
F0123H		CTO!	CTO	D/M	-	-	,	000011	1	1	√ √
F0124H F0125H	Serial channel stop register 0	ST0L	ST0	R/W	√	√	√	0000H	√ √	1	<u> </u>
F0125H	Operated and a selection of a top O	SPS0L	SPS0	R/W	_		.1	0000H	\ √	√ √	√ √
F0127H	Serial clock select register 0	SFSUL	3530	n/ vv		√	√	00000		√ √	√ √
F0127H	Carriel autout vanistes 0	SO0		R/W	_	-	.1	0F0FH	√ √	√ √	√ √
F0129H	Serial output register 0	300		11/ V V	_	i	√	01 01 11	\ \ \	•	\ \
F012AH	Serial output enable register 0	SOE0L	SOE0	R/W	√	√	√	0000H	√	√	V
F012BH	Genai output enable register o		JOOLU	11/44	_	_	· v	000011		√ √	√ √
F0134H	Serial output level register 0	SOLOL	SOL0	R/W	_		√	0000H	√ √	√ √	√ √
F0135H	ochai output level register o	_	10020		_		,	000011	\ √	√	√
F0140H	Serial status register 10	SSR10L	SSR10	R	_	√	√	0000H	\ √	√ √	√ √
F0141H	Condi Sidius regisior 10	_		''	_		·		\ √	√	√
F0142H	Serial status register 11	SSR11I	SSR11	R	_	√	√	0000H	√	\ √	\ √
F0143H	Condi status register 11	_			_	_	·	0000.7		1	\ √
. 01-7011			I						١,	٧	١ '

Table 3-6. Extended SFR (2nd SFR) List (3/8)

Address	Special Function Register (SFR) Name	Syr	nbol	R/W	Manipu	ılable Bit	Range	After	78	78	78
					1-bit	8-bit	16-bit	Reset	78K0R/LF3	78K0R/LG3	78K0R/LH3
F0144H	Serial status register 12	SSR12L	SSR12	R	-	V	√	0000H	√	1	√
F0145H		_			-	-			√	√	√
F0146H	Serial status register 13	SSR13L	SSR13	R	-	V	V	0000H	√	√	
F0147H		-			-	-				√	
F0148H	Serial flag clear trigger register 10	SIR10L	SIR10	R/W	-	V	V	0000H	\checkmark	\checkmark	
F0149H		_			=	-				\checkmark	
F014AH	Serial flag clear trigger register 11	SIR11L	SIR11	R/W	-	√	\checkmark	0000H	\checkmark		
F014BH		_			=	-				\checkmark	
F014EH	Serial flag clear trigger register 13	SIR13L	SIR13	R/W	-	V	V	0000H	\checkmark	\checkmark	
F014FH		_			-	-			$\sqrt{}$		
F0150H	Serial mode register 10	SMR10		R/W	-	_	V	0020H	\checkmark	\checkmark	
F0151H											
F0152H	Serial mode register 11	SMR11		R/W	-	_	$\sqrt{}$	0020H			√
F0153H											
F0154H	Serial mode register 12	SMR12		R/W	-	_	$\sqrt{}$	0020H	$\sqrt{}$	$\sqrt{}$	√
F0155H											
F0156H	Serial mode register 13	SMR13		R/W	_	_	$\sqrt{}$	0020H	$\sqrt{}$	\checkmark	√
F0157H											
F0158H	Serial communication operation setting	SCR10		R/W	-	-	$\sqrt{}$	0087H		√	√
F0159H	register 10										
F015AH	Serial communication operation setting	SCR11		R/W	_	_	$\sqrt{}$	0087H		√	√
F015BH	register 11										
F015CH	Serial communication operation setting	SCR12		R/W	_	_	$\sqrt{}$	0087H	√		√
F015DH	register 12										
F015EH	Serial communication operation setting	SCR13		R/W	-	-	$\sqrt{}$	0087H			
F015FH	register 13		1								
F0160H	Serial channel enable status register 1	SE1L	SE1	R	√	√	√	0000H	√	√	√
F0161H					-	-			√		√
F0162H	Serial channel start register 1	SS1L	SS1	R/W	√	√	√	0000H	√	1	√
F0163H		_			-	-			√	√	√
F0164H	Serial channel stop register 1	ST1L	ST1	R/W	√	V	√	0000H	√	√	√
F0165H		-			-	_			√	√	√
F0166H	Serial clock select register 1	SPS1L	SPS1	R/W	_	√	√	0000H	√	√	√
F0167H		_			_	_			√	1	√
F0168H	Serial output register 1	SO1		R/W	_	_	√	0F0FH	√	1	√
F0169H			1								<u> </u>
F016AH	Serial output enable register 1	SOE1L	SOE1	R/W	√	√	√	0000H	√	1	√
F016BH		_			-	-					

Table 3-6. Extended SFR (2nd SFR) List (4/8)

Address	Special Function Register (SFR) Name	Syr	nbol	R/W	Manipu	ılable Bit	Range	After	78	78	78
Address	Special Fundion Register (CFT) Nume	- Cyr	11501		1-bit	8-bit	16-bit	Reset	78K0R/LF3	78K0R/LG3	78K0R/LH3
F0174H	Serial output level register 1	SOL1L	SOL1	R/W	_	√	√	0000H	√	1	√
F0175H		-			=	=				√	√
F0180H	Timer counter register 00	TCR00		R	=	=	√	FFFFH	√	√	√
F0181H											
F0182H	Timer counter register 01	TCR01		R	=	=	√	FFFFH	√	√	√
F0183H											
F0184H	Timer counter register 02	TCR02		R	-	-	√	FFFFH	√	√	√
F0185H											
F0186H	Timer counter register 03	TCR03		R	-	-	√	FFFFH	√	√	√
F0187H											
F0188H	Timer counter register 04	TCR04		R	-	-	√	FFFFH	\checkmark	\checkmark	√
F0189H											
F018AH	Timer counter register 05	TCR05		R	-	-	V	FFFFH	√	√	√
F018BH											
F018CH	Timer counter register 06	TCR06		R	=	=	√	FFFFH	√	√	√
F018DH											
F018EH	Timer counter register 07	TCR07		R	=	=	√	FFFFH	√	√	
F018FH											
F0190H	Timer mode register 00	TMR00		R/W	-	İ	√	0000H	\checkmark	\checkmark	\checkmark
F0191H											
F0192H	Timer mode register 01	TMR01		R/W	-	-	√	0000H	\checkmark	\checkmark	\checkmark
F0193H											
F0194H	Timer mode register 02	TMR02		R/W	-	-	√	0000H	\checkmark	\checkmark	\checkmark
F0195H											
F0196H	Timer mode register 03	TMR03		R/W	=	=	$\sqrt{}$	0000H		\checkmark	$\sqrt{}$
F0197H											
F0198H	Timer mode register 04	TMR04		R/W	-	-	√	0000H		\checkmark	
F0199H											
F019AH	Timer mode register 05	TMR05		R/W	-	-	√	0000H		$\sqrt{}$	
F019BH											
F019CH	Timer mode register 06	TMR06		R/W	-	-	√	0000H		\checkmark	
F019DH											
F019EH	Timer mode register 07	TMR07		R/W	_	-	√	0000H			
F019FH			1								
F01A0H	Timer status register 00	TSR00L	TSR00	R	_	√	√	0000H	√	V	√
F01A1H		-			-	_			√	V	√
F01A2H	Timer status register 01	TSR01L	TSR01	R	=	√	√	0000H	√	V	√
F01A3H		-			-	-			√	V	√
F01A4H	Timer status register 02	TSR02L	TSR02	R	_	$\sqrt{}$	√	0000H	√	√	√
F01A5H					-	-			$\sqrt{}$	$\sqrt{}$	$\sqrt{}$

Table 3-6. Extended SFR (2nd SFR) List (5/8)

Address	Special Function Register (SFR) Name	Syr	nbol	R/W	Manipu	ılable Bit	Range	After	78	78	78
					1-bit	8-bit	16-bit	Reset	78K0R/LF3	78K0R/LG3	78K0R/LH3
F01A6H	Timer status register 03	TSR03L	TSR03	R	-	√	√	0000H		√	V
F01A7H		-			=	=			√	√	√
F01A8H	Timer status register 04	TSR04L	TSR04	R	-	√	√	0000H		√	√
F01A9H		_			-	-					√
F01AAH	Timer status register 05	TSR05L	TSR05	R	-	√	√	0000H	_		√
F01ABH		_			-	-			_		√
F01ACH	Timer status register 06	TSR06L	TSR06	R	=	√	√	0000H	_		√
F01ADH		_			-	-			_	√	√
F01AEH	Timer status register 07	TSR07L	TSR07	R	=	√	√	0000H			√
F01AFH		_			-	-					√
F01B0H	Timer channel enable status register 0	TE0L	TE0	R	√	√	√	0000H			√
F01B1H		_			-	-					√
F01B2H	Timer channel start register 0	TS0L	TS0	R/W	√	√	√	0000H	√	√	√
F01B3H		_			-	-			√	√	√
F01B4H	Timer channel stop register 0	TT0L	TT0	R/W	√	√	√	0000H	√	√	√
F01B5H		_			-	-			√	√	√
F01B6H	Timer clock select register 0	TPS0L	TPS0	R/W	_	√	√	0000H		√	√
F01B7H		_			-	-			√	√	√
F01B8H	Timer output register 0	TO0L	TO0	R/W	_	√	√	0000H	√	√	√
F01B9H		_			-	-			√	√	√
F01BAH	Timer output enable register 0	TOE0L	TOE0	R/W	√	√	√	0000H	√	√	√
F01BBH		_			-	-			√	√	√
F01BCH	Timer output level register 0	TOL0L	TOL0	R/W	_	√	√	0000H	√	√	√
F01BDH		_			-	-			√	√	
F01BEH	Timer output mode register 0	TOM0L	TOM0	R/W	_	√	$\sqrt{}$	0000H	√	√	√
F01BFH		_			=	=			√	√	√
F01C0H	Timer counter register 10	TCR10		R	=	-	√	FFFFH			√
F01C1H											
F01C2H	Timer counter register 11	TCR11		R	_	-	√	FFFFH	√	1	√
F01C3H		1							ļ.,	١.,	
F01C4H	Timer counter register 12	TCR12		R	_	-	√	FFFFH	√	√	
F01C5H		1								,	,
F01C6H	Timer counter register 13	TCR13		R	-	-	√	FFFFH	√	√	
F01C7H									,	,	,
F01C8H	Timer mode register 10	TMR10		R/W	_	-	√	0000H	√	1	
F01C9H							,		1	1	,
F01CAH	Timer mode register 11	TMR11		R/W	=	-	√	0000H	√	√	
F01CBH									,	,	,
F01CCH	Timer mode register 12	TMR12		R/W	_	-	√	0000H	√	√	
F01CDH											

Table 3-6. Extended SFR (2nd SFR) List (6/8)

Address	Special Function Register (SFR) Name	me Symbol R		R/W	Manipu	ılable Bit	Range	After	781	781	781
					1-bit	8-bit	16-bit	Reset	78K0R/LF3	78K0R/LG3	78K0R/LH3
F01CEH	Timer mode register 13	TMR13		R/W	_	_	√	0000H	1	√	√
F01CFH											
F01D0H	Timer status register 10	TSR10L	TSR10	R	_	√	√	0000H	_	_	√
F01D1H		_			_	_			_	_	√
F01D2H	Timer status register 11	TSR11L	TSR11	R	=	√	√	0000H	_	_	
F01D3H		_			_	_			<u> </u>	_	√
F01D4H	Timer status register 12	TSR12L	TSR12	R	_	√	√	0000H	_	_	1
F01D5H		_			-	-			_	_	
F01D6H	Timer status register 13	TSR13L	TSR13	R	_	√	$\sqrt{}$	0000H	_	_	
F01D7H		_			_	_			_	_	
F01D8H	Timer channel enable status register 1	TE1L	TE1	R	√	√	$\sqrt{}$	0000H			
F01D9H		-			=	=			$\sqrt{}$		
F01DAH	Timer channel start register 1	TS1L	TS1	R/W	√	√	V	0000H	\checkmark	\checkmark	√
F01DBH		-			_	_					
F01DCH	Timer channel stop register 1	TT1L	TT1	R/W	√	$\sqrt{}$	V	0000H	\checkmark		
F01DDH		-			_	-				√	√
F01DEH	Timer clock select register 1	TPS1L	TPS1	R/W	_	√	V	0000H	√	√	√
F01DFH		_			_	-				√	√
F01E0H	Timer output register 1	TO1L	TO1	R/W	-	V	V	0000H	-	_	√
F01E1H		-			_	-				_	√
F01E2H	Timer output enable register 1	TOE1L	TOE1	R/W	√	√	V	0000H	_	_	√
F01E3H		_			_	-			_	-	√
F01E4H	Timer output level register 1	TOL1L	TOL1	R/W	_	V	V	0000H	-	_	√
F01E5H		_			_	_			_	_	√
F01E6H	Timer output mode register 1	TOM1L	TOM1	R/W	_	V	V	0000H	-	_	√
F01E7H		_			_	_			_	_	√
F0230H	IICA control register 0	IICCTLO)	R/W	V	V	-	00H	-	\checkmark	√
F0231H	IICA control register 1	IICCTL1		R/W	V	V	-	00H	-	\checkmark	√
F0232H	IICA low-level width setting register	IICWL		R/W	_	V	_	FFH	-		
F0233H	IICA high-level width setting register	IICWH		R/W	=	V	-	FFH	-	√	√
F0234H	Slave address register	SVA		R/W	=	V	-	00H	-	√	√
F0400H	LCD display data memory 0	SEG0		R/W	-	V	-	00H	√	√	√
F0401H	LCD display data memory 1	SEG1		R/W	_	√	_	00H	√		√
F0402H	LCD display data memory 2	SEG2		R/W	_	V	_	00H	√	1	√
F0403H	LCD display data memory 3	SEG3		R/W	_	√	_	00H	√	1	√
F0404H	LCD display data memory 4	SEG4		R/W	_	√	_	00H	√	1	√
F0405H	LCD display data memory 5	SEG5		R/W	_	√	_	00H	√	1	√
F0406H	LCD display data memory 6	SEG6		R/W	_	V	-	00H	√	1	√
F0407H	LCD display data memory 7	SEG7		R/W	_	√	-	00H	√	1	√
F0408H	LCD display data memory 8	SEG8		R/W	_	√	_	00H	√	√	√

Table 3-6. Extended SFR (2nd SFR) List (7/8)

Address	Special Function Register (SFR) Name	Symbol	R/W	Manipu	ılable Bit	Range	After	78	78	78
				1-bit	8-bit	16-bit	Reset	78K0R/LF3	78K0R/LG3	78K0R/LH3
F0409H	LCD display data memory 9	SEG9	R/W	=	√	-	00H	√	V	√
F040AH	LCD display data memory 10	SEG10	R/W	_	√	-	00H	√	√	√
F040BH	LCD display data memory 11	SEG11	R/W	_	√	_	00H	√	√	√
F040CH	LCD display data memory 12	SEG12	R/W	-	√	_	00H	√	√	√
F040DH	LCD display data memory 13	SEG13	R/W	-	√	-	00H	√	√	√
F040EH	LCD display data memory 14	SEG14	R/W	_	√	_	00H	√	√	√
F040FH	LCD display data memory 15	SEG15	R/W	-	√	-	00H	√	√	√
F0410H	LCD display data memory 16	SEG16	R/W	-	√	-	00H	√	√	√
F0411H	LCD display data memory 17	SEG17	R/W	-	√	-	00H	√	√	√
F0412H	LCD display data memory 18	SEG18	R/W	-	√	-	00H	√	√	√
F0413H	LCD display data memory 19	SEG19	R/W	-	√	-	00H	√	√	√
F0414H	LCD display data memory 20	SEG20	R/W	-	√	_	00H	√	√	√
F0415H	LCD display data memory 21	SEG21	R/W	-	√	_	00H	√	√	√
F0416H	LCD display data memory 22	SEG22	R/W	-	√	_	00H	√	√	√
F0417H	LCD display data memory 23	SEG23	R/W	_	√	_	00H	√	√	√
F0418H	LCD display data memory 24	SEG24	R/W	_	√	-	00H	√	√	√
F0419H	LCD display data memory 25	SEG25	R/W	-	√	_	00H	√	√	√
F041AH	LCD display data memory 26	SEG26	R/W	-	√	_	00H	√	√	√
F041BH	LCD display data memory 27	SEG27	R/W	_	√	-	00H	√	√	√
F041CH	LCD display data memory 28	SEG28	R/W	_	√	-	00H	√	√	√
F041DH	LCD display data memory 29	SEG29	R/W	_	√	-	00H	√	√	√
F041EH	LCD display data memory 30	SEG30	R/W	-	√	_	00H	√	√	√
F041FH	LCD display data memory 31	SEG31	R/W	-	√	_	00H	_	√	√
F0420H	LCD display data memory 32	SEG32	R/W	-	√	_	00H	Ī —	√	√
F0421H	LCD display data memory 33	SEG33	R/W	-	√	_	00H	_	√	√
F0422H	LCD display data memory 34	SEG34	R/W	-	√	-	00H	Ī -	√	√
F0423H	LCD display data memory 35	SEG35	R/W	-	√	_	00H	_	√	√
F0424H	LCD display data memory 36	SEG36	R/W	-	√	_	00H	_	√	√
F0425H	LCD display data memory 37	SEG37	R/W	-	√	_	00H	_	√	√
F0426H	LCD display data memory 38	SEG38	R/W	=	√	-	00H	-	√	√
F0427H	LCD display data memory 39	SEG39	R/W	_	√	-	00H	_	√	√
F0428H	LCD display data memory 40	SEG40	R/W	=	V	=	00H	_	_	√
F0429H	LCD display data memory 41	SEG41	R/W	=	√	=	00H	_	_	√
F042AH	LCD display data memory 42	SEG42	R/W	-	√	-	00H	-	_	√
F042BH	LCD display data memory 43	SEG43	R/W	=	√	-	00H	-	_	√
F042CH	LCD display data memory 44	SEG44	R/W	=	√	=	00H	Ī —	_	√
F042DH	LCD display data memory 45	SEG45	R/W	_	√	-	00H	-	_	√
F042EH	LCD display data memory 46	SEG46	R/W	-	√	-	00H	-	-	√

Table 3-6. Extended SFR (2nd SFR) List (8/8)

Address	Special Function Register (SFR) Name	Symbol	R/W	Manipulable Bit Range		After	781	781	781	
				1-bit	8-bit	16-bit	Reset	78K0R/LF3	78K0R/LG3	78K0R/LH3
F042FH	LCD display data memory 47	SEG47	R/W	-	√	-	00H	_	_	$\sqrt{}$
F0430H	LCD display data memory 48	SEG48	R/W	-	$\sqrt{}$	=	00H	_	-	$\sqrt{}$
F0431H	LCD display data memory 49	SEG49	R/W	-	\checkmark	ļ	00H	_	-	\checkmark
F0432H	LCD display data memory 50	SEG50	R/W	-	$\sqrt{}$	-	00H	_	-	$\sqrt{}$
F0433H	LCD display data memory 51	SEG51	R/W	-	$\sqrt{}$	-	00H	_	-	$\sqrt{}$
F0434H	LCD display data memory 52	SEG52	R/W	_	√	-	00H	_	_	\checkmark
F0435H	LCD display data memory 53	SEG53	R/W	-	√	-	00H	_	_	√

Remark For SFRs in the SFR area, see Table 3-5 SFR List.


3.3 Instruction Address Addressing

3.3.1 Relative addressing

[Function]

Relative addressing stores in the program counter (PC) the result of adding a displacement value included in the instruction word (signed complement data: –128 to +127 or –32768 to +32767) to the program counter (PC)'s value (the start address of the next instruction), and specifies the program address to be used as the branch destination. Relative addressing is applied only to branch instructions.

Figure 3-14. Outline of Relative Addressing



3.3.2 Immediate addressing

[Function]

Immediate addressing stores immediate data of the instruction word in the program counter, and specifies the program address to be used as the branch destination.

For immediate addressing, CALL !!addr20 or BR !!addr20 is used to specify 20-bit addresses and CALL !addr16 or BR !addr16 is used to specify 16-bit addresses. 0000 is set to the higher 4 bits when specifying 16-bit addresses.

Figure 3-15. Example of CALL !!addr20/BR !!addr20





Figure 3-16. Example of CALL !addr16/BR !addr16



3.3.3 Table indirect addressing

[Function]

Table indirect addressing specifies a table address in the CALLT table area (0080H to 00BFH) with the 5-bit immediate data in the instruction word, stores the contents at that table address and the next address in the program counter (PC) as 16-bit data, and specifies the program address. Table indirect addressing is applied only for CALLT instructions.

In the 78K0R microcontrollers, branching is enabled only to the 64 KB space from 00000H to 0FFFFH.





Figure 3-17. Outline of Table Indirect Addressing

3.3.4 Register direct addressing

[Function]

Register direct addressing stores in the program counter (PC) the contents of a general-purpose register pair (AX/BC/DE/HL) and CS register of the current register bank specified with the instruction word as 20-bit data, and specifies the program address. Register direct addressing can be applied only to the CALL AX, BC, DE, HL, and BR AX instructions.

Figure 3-18. Outline of Register Direct Addressing



3.4 Addressing for Processing Data Addresses

3.4.1 Implied addressing

[Function]


Instructions for accessing registers (such as accumulators) that have special functions are directly specified with the instruction word, without using any register specification field in the instruction word.

[Operand format]

Because implied addressing can be automatically employed with an instruction, no particular operand format is necessary.

Implied addressing can be applied only to MULU X.

Figure 3-19. Outline of Implied Addressing




3.4.2 Register addressing

[Function]

Register addressing accesses a general-purpose register as an operand. The instruction word of 3-bit long is used to select an 8-bit register and the instruction word of 2-bit long is used to select a 16-bit register.

Identifier	Description
r	X, A, C, B, E, D, L, H
rp	AX, BC, DE, HL

Figure 3-20. Outline of Register Addressing



3.4.3 Direct addressing

[Function]

Direct addressing uses immediate data in the instruction word as an operand address to directly specify the target address.

Identifier Description		
ADDR16 Label or 16-bit immediate data (only the space from F0000H to FFFFFH is specifiable)		
ES: ADDR16 Label or 16-bit immediate data (higher 4-bit addresses are specified by the ES register)		

Figure 3-21. Example of ADDR16





Figure 3-22. Example of ES:ADDR16



3.4.4 Short direct addressing


[Function]

Short direct addressing directly specifies the target addresses using 8-bit data in the instruction word. This type of addressing is applied only to the space from FFE20H to FFF1FH.

[Operand format]

Identifier	Description		
SADDR	Label, FFE20H to FFF1FH immediate data, or 0FE20H to 0FF1FH immediate data		
	(only the space from FFE20H to FFF1FH is specifiable)		
SADDRP Label, FFE20H to FFF1FH immediate data, or 0FE20H to 0FF1FH immediate data (even addres (only the space from FFE20H to FFF1FH is specifiable)			

Figure 3-23. Outline of Short Direct Addressing



Remark SADDR and SADDRP are used to describe the values of addresses FE20H to FF1FH with 16-bit immediate data (higher 4 bits of actual address are omitted), and the values of addresses FFE20H to FFF1FH with 20-bit immediate data.

Regardless of whether SADDR or SADDRP is used, addresses within the space from FFE20H to FFF1FH are specified for the memory.


3.4.5 SFR addressing

[Function]

SFR addressing directly specifies the target SFR addresses using 8-bit data in the instruction word. This type of addressing is applied only to the space from FFF00H to FFFFFH.

Identifier	Description	
SFR	SFR name	
SFRP 16-bit-manipulatable SFR name (even address only)		

Figure 3-24. Outline of SFR Addressing



3.4.6 Register indirect addressing

[Function]

Register indirect addressing directly specifies the target addresses using the contents of the register pair specified with the instruction word as an operand address.

Identifier Description		
-	– [DE], [HL] (only the space from F0000H to FFFFFH is specifiable)	
-	ES:[DE], ES:[HL] (higher 4-bit addresses are specified by the ES register)	

Figure 3-25. Example of [DE], [HL]





Figure 3-26. Example of ES:[DE], ES:[HL]




3.4.7 Based addressing

[Function]

Based addressing uses the contents of a register pair specified with the instruction word as a base address, and 8-bit immediate data or 16-bit immediate data as offset data. The sum of these values is used to specify the target address.

Identifier Description	
- [HL + byte], [DE + byte], [SP + byte] (only the space from F0000H to FFFFFH is specified in the space from F0000H to FFFFHH is specified in the sp	
 word[B], word[C] (only the space from F0000H to FFFFFH is specifiable) 	
 word[BC] (only the space from F0000H to FFFFFH is specifiable) 	
ES:[HL + byte], ES:[DE + byte] (higher 4-bit addresses are specified by the ES)	
_	ES:word[B], ES:word[C] (higher 4-bit addresses are specified by the ES register)
_	ES:word[BC] (higher 4-bit addresses are specified by the ES register)

Figure 3-27. Example of [SP+byte]



Target memory
FO000H

Memory

Figure 3-28. Example of [HL + byte], [DE + byte]

Figure 3-29. Example of word[B], word[C]





Figure 3-30. Example of word[BC]



Target memory

OP code
byte

Memory

Figure 3-31. Example of ES:[HL + byte], ES:[DE + byte]

Figure 3-32. Example of ES:word[B], ES:word[C]





Figure 3-33. Example of ES:word[BC]



3.4.8 Based indexed addressing

[Function]

Based indexed addressing uses the contents of a register pair specified with the instruction word as the base address, and the content of the B register or C register similarly specified with the instruction word as offset address. The sum of these values is used to specify the target address.

Identifier	Description		
-	[HL+B], [HL+C] (only the space from F0000H to FFFFFH is specifiable)		
_	ES:[HL+B], ES:[HL+C] (higher 4-bit addresses are specified by the ES register)		

Figure 3-34. Example of [HL+B], [HL+C]





Figure 3-35. Example of ES:[HL+B], ES:[HL+C]



3.4.9 Stack addressing

[Function]

The stack area is indirectly addressed with the stack pointer (SP) contents. This addressing is automatically employed when the PUSH, POP, subroutine call, and return instructions are executed or the register is saved/restored upon generation of an interrupt request.

Stack addressing is applied only to the internal RAM area.

Identifier	Description
-	PUSH AX/BC/DE/HL
	POP AX/BC/DE/HL
	CALL/CALLT
	RET
	BRK
	RETB (Interrupt request generated)
	RETI

<R>

CHAPTER 4 PORT FUNCTIONS

4.1 Port Functions

There are four types of pin I/O buffer power supplies: AVDD, AVDD, AVDD, EVDD, EVDD, and VDD. The relationship between these power supplies and the pins is shown below.

Table 4-1. Pin I/O Buffer Power Supplies

Power Supply	Corresponding Pins
AVDDO, AVDD	P20 to P27, P150 to P152, P157
AVDD1, EVDD1	P110, P111
EV _{DD}	• Port pins other than P20 to P27, P110, P111, P150 to P152, P157
	• RESET, FLMD0 pins
V _{DD}	Pins other than port , RESET, FLMD0 pins

78K0R/Lx3 products are provided with digital I/O ports, which enable variety of control operations. The functions of each port are shown in Tables 4-2 to 4-4.

In addition to the function as digital I/O ports, these ports have several alternate functions. For details of the alternate functions, see **CHAPTER 2 PIN FUNCTIONS**.






Table 4-2. Port Functions (78K0R/LF3) (1/2)

Function Name	I/O	Function	After Reset	Alternate Function
P00	I/O	Port 0.	Input port	CAPH
P01		3-bit I/O port. Input/output can be specified in 1-bit units. Use of an on-chip pull-up resistor can be specified by a software setting.		CAPL
P02				V _{LC3}
P10	I/O	Port 1.	Input port	SCK20/SCL20
P11		6-bit I/O port. Input/output can be specified in 1-bit units.		SI20/RxD2/SDA20/ INTP6
P12		Input of P10, P11, P14 and P15 can be set to TTL buffer. Output of P10 to P15 can be set to N-ch open-drain output (VDD		SO20/TxD2/TO02
P13		tolerance). Use of an on-chip pull-up resistor can be specified by a software setting.		SO10/TxD1/TO04
P14				SI10/RxD1/SDA10/ INTP4
P15				SCK10/SCL10/INTP7
P20	I/O	Port 2.	Digital input	ANIO/AMP0-Note 1
P21		7-bit I/O port. Input/output can be specified in 1-bit units.	port	ANI1/AMP00 Note 1
P22				ANI2/AMP0+Note 1
P23				ANI3/AMP1-Note 1
P24				ANI4/AMP10 Note 1
P25				ANI5/AMP1+Note 1
P26				ANI6
P30	I/O	Port 3. 4-bit I/O port.	Input port	TI03/TO00/RTC1HZ/ INTP1
P31		Input/output can be specified in 1-bit units. Use of an on-chip pull-up resistor can be specified by a software setting.		TI00/TO03/RTCDIV/ RTCCL/PCLBUZ1/ INTP2
P32				TI01/TO01/INTP5/ PCLBUZ0
P33				TI07/TO07/INTP3
P40 Note	I/O	Port 4. 2-bit I/O port.	Input port	TOOL0
P41		Input/output can be specified in 1-bit units. Use of an on-chip pull-up resistor can be specified by a software setting.		TOOL1

<R>

- **Notes 1.** AMPxx applies to μ PD78F150xA only.
 - 2. If on-chip debugging is enabled by using an option byte, be sure to pull up the P40/TOOL0 pin externally.



Table 4-2. Port functions (78K0R/LF3) (2/2)

Function Name	I/O	Function	After Reset	Alternate Function
P50	I/O	Port 5.	Input port	SEG30/RxD3
P51	-	8-bit I/O port. Input/output can be specified in 1-bit units. Use of an on-chip pull-up resistor can be specified by a software setting.		SEG29/TxD3
P52				SEG28/TI02
P53				SEG27/TI04
P54 to P57				SEG26 to SEG23
P90 to P92	I/O	Port 9. 3-bit I/O port. Inputs/output can be specified in 1-bit units. Use of an on-chip pull-up resistor can be specified by a software setting.	Input port	SEG22 to SEG20
P100	I/O	Port 10. 1-bit I/O port. Inputs/output can be specified in 1-bit units. Use of an on-chip pull-up resistor can be specified by a software setting.	Input port	SEG11
P110	I/O	Port 11.	Input port	ANO0 Note
P111		2-bit I/O port. Inputs/output can be specified in 1-bit units.		ANO1 Note
P120	I/O	Port 12.	Input port	INTP0/EXLVI
P121	Input	1-bit I/O port and 4-bit input port. For only P120, input/output can be specified in 1-bit units. For only P120, use of an on-chip pull-up resistor can be specified by a software setting.		X1
P122				X2/EXCLK
P123				XT1
P124				XT2
P130	Output	Port 13. 1-bit output port.	Output port	-
P140 to P147	I/O	Port 14. 8-bit I/O port. Input/output can be specified in 1-bit units. Use of an on-chip pull-up resistor can be specified by a software setting.	Input port	SEG19 to SEG12
P157	I/O	Port 15. 1-bit I/O port. Input/output can be specified in 1-bit units.	Digital input port	ANI15/AV _{REFM} Note

Note ANOx and AVREFM apply to μ PD78F150xA only.









Table 4-3. Port functions (78K0R/LG3) (1/2)

Function Name	I/O	Function	After Reset	Alternate Function
P00	I/O	Port 0.	Input port	CAPH
P01		3-bit I/O port.		CAPL
P02		Input/output can be specified in 1-bit units. Use of an on-chip pull-up resistor can be specified by a software setting.		VLC3
P10	I/O	Port 1. 7-bit I/O port. Input/output can be specified in 1-bit units. Input of P10, P11, P14 and P15 can be set to TTL buffer. Output of P10 to P15 can be set to N-ch open-drain output (VDD tolerance). Use of an on-chip pull-up resistor can be specified by a software setting.	Input port	SCK20/SCL20
P11				SI20/RxD2/SDA20/ INTP6
P12				SO20/TxD2/TO02
P13				SO10/TxD1/TO04
P14				SI10/RxD1/SDA10/ INTP4
P15				SCK10/SCL10/INTP7
P16				TI05/TO05/INTP10
P20	I/O	Port 2.	Digital input	ANIO/AMP0-Note 1
P21		8-bit I/O port. Input/output can be specified in 1-bit units.	port	ANI1/AMP00 Note 1
P22				ANI2/AMP0+Note 1
P23				ANI3/AMP1-Note 1
P24				ANI4/AMP10 Note 1
P25				ANI5/AMP1+Note 1
P26				ANI6/AMP2-Note 1
P27				ANI7/AMP2O Note 1
P30	I/O	Port 3. 5-bit I/O port.	Input port	TI03/TO00/RTC1HZ/ INTP1
P31		Input/output can be specified in 1-bit units. Use of an on-chip pull-up resistor can be specified by a software setting.		TI00/TO03/RTCDIV/ RTCCL/PCLBUZ1/ INTP2
P32				TI01/TO01/INTP5/ PCLBUZ0
P33				TI07/TO07/INTP3
P34				TI06/TO06/INTP8
P40 Note 2	I/O	2-bit I/O port.	Input port	TOOL0
P41		Input/output can be specified in 1-bit units. Use of an on-chip pull-up resistor can be specified by a software setting.		TOOL1

- <R> Notes 1. AMPxx applies to μ PD78F150xA only.
 - 2. If on-chip debugging is enabled by using an option byte, be sure to pull up the P40/TOOL0 pin externally.



<R>

<R>

Table 4-3. Port functions (78K0R/LG3) (2/2)

Function Name	I/O	Function	After Reset	Alternate Function
P50	I/O	Port 5.	Input port	SEG39/RxD3
P51		8-bit I/O port. Input/output can be specified in 1-bit units. Use of an on-chip pull-up resistor can be specified by a software setting.		SEG38/TxD3
P52				SEG37/TI02
P53				SEG36/TI04
P54 to P57				SEG35 to SEG32
P60	I/O	Port 6.	Input port	SCL0
P61		2-bit I/O port. Output is N-ch open-drain output (6 V tolerance). Input/output can be specified in 1-bit units.		SDA0
P80	I/O	Port 8.	Input port	SCK00/INTP11
P81		3-bit I/O port.		RxD0/SI00/INTP9
P82		Inputs/output can be specified in 1-bit units. Output of P80 and P82 can be set to N-ch open-drain output (VDD tolerance). Use of an on-chip pull-up resistor can be specified by a software setting.		TxD0/SO00
P90 to P97	I/O	Port 9. 8-bit I/O port. Inputs/output can be specified in 1-bit units. Use of an on-chip pull-up resistor can be specified by a software setting.	Input port	SEG31 to SEG24
P100	I/O	Port 10. 1-bit I/O port. Inputs/output can be specified in 1-bit units. Use of an on-chip pull-up resistor can be specified by a software setting.	Input port	SEG15
P110	I/O	Port 11.	Input port	ANO0 Note
P111		2-bit I/O port. Inputs/output can be specified in 1-bit units.		ANO1 Note
P120	I/O	Port 12.	Input port	INTP0/EXLVI
P121	Input	1-bit I/O port and 4-bit input port.		X1
P122		For only P120, input/output can be specified in 1-bit units. For only P120, use of an on-chip pull-up resistor can be		X2/EXCLK
P123		specified by a software setting.		XT1
P124				XT2
P130	Output	Port 13. 1-bit output port.	Output port	-
P140 to P147	I/O	Port 14. 8-bit I/O port. Input/output can be specified in 1-bit units. Use of an on-chip pull-up resistor can be specified by a software setting.	Input port	SEG23 to SEG16
P150	I/O	Port 15.	Digital	ANI8/AMP2+ Note
P151		4-bit I/O port. Input/output can be specified in 1-bit units.	input port	ANI9
P152				ANI10
P157]		ANI15/AVREFM Note

Note ANOx, AMP2+, and AVREFM apply to μ PD78F150xA only.



Function Name	I/O	Function	After Reset	Alternate Function
P00	I/O	Port 0. 3-bit I/O port. Input/output can be specified in 1-bit units. Use of an on-chip pull-up resistor can be specified by a software setting.	Input port	CAPH
P01				CAPL
P02				VLC3
P10	I/O	Port 1. 8-bit I/O port. Input/output can be specified in 1-bit units. Input of P10, P11, P14 and P15 can be set to TTL buffer. Output of P10 to P15 can be set to N-ch open-drain output (VDD tolerance). Use of an on-chip pull-up resistor can be specified by a software setting.	Input port	SCK20/SCL20
P11				SI20/RxD2/SDA20/ INTP6
P12				SO20/TxD2/TO02
P13				SO10/TxD1/TO04
P14				SI10/RxD1/SDA10/ INTP4
P15				SCK10/SCL10/INTP7
P16				TI05/TO05/INTP10
P17				_
P20	I/O	0 hit 1/0 mont	Digital input	ANIO/AMP0-Note 1
P21			port	ANI1/AMP00 Note 1
P22				ANI2/AMP0+Note 1
P23				ANI3/AMP1-Note 1
P24				ANI4/AMP10 Note
P25				ANI5/AMP1+ Note 1
P26				ANI6/AMP2-Note 1
P27				ANI7/AMP20 Note 1
P30	I/O	Port 3. 5-bit I/O port.	Input port	TI03/TO00/RTC1HZ/ INTP1
P31		Input/output can be specified in 1-bit units. Use of an on-chip pull-up resistor can be specified by a software setting.		TI00/TO03/RTCDIV/ RTCCL/PCLBUZ1/ INTP2
P32				TI01/TO01/INTP5/ PCLBUZ0
P33				TI07/TO07/INTP3
P34				TI06/TO06/INTP8
P40 Note 2	I/O	Port 4. 2-bit I/O port.	Input port	TOOL0
P41		Input/output can be specified in 1-bit units. Use of an on-chip pull-up resistor can be specified by a software setting.		TOOL1

- **Notes 1.** AMPxx applies to μ PD78F150xA only.
 - 2. If on-chip debugging is enabled by using an option byte, be sure to pull up the P40/TOOL0 pin externally.

Table 4-4. Port functions (78K0R/LH3) (2/3)

Function Name	I/O	Function	After Reset	Alternate Function
P50	I/O	Port 5.	Input port	SEG53/RxD3
P51		8-bit I/O port.		SEG52/TxD3
P52		Input/output can be specified in 1-bit units. Use of an on-chip pull-up resistor can be specified by a software setting.		SEG51/TI02
P53				SEG50/TI04
P54 to P57				SEG49 to SEG46
P60	I/O	Port 6.	Input port	SCL0
P61		2-bit I/O port. Output is N-ch open-drain output (6 V tolerance). Input/output can be specified in 1-bit units.		SDA0
P70 to P74	I/O	Port 7.	Input port	KR0 to KR4
P75		8-bit I/O port.		KR5/SCK01
P76		Input/output can be specified in 1-bit units. Input of P75 and P76 can be set to TTL buffer.		KR6/SI01
P77		Output of P75 and P77 can be set to N-ch open-drain output (V _{DD} tolerance). Use of an on-chip pull-up resistor can be specified by a software setting.		KR7/SO01
P80	I/O	Port 8.	Input port	SCK00/INTP11
P81		8-bit I/O port.		RxD0/SI00/INTP9
P82		Inputs/output can be specified in 1-bit units. Output of P80 and P82 can be set to N-ch open-drain output (Vpp tolerance). Use of an on-chip pull-up resistor can be specified by a software setting.		TxD0/SO00
P83				=
P84				TI10/TO10
P85				TI11/TO11
P86				TI12/TO12
P87			1	TI13/TO13
P90 to P97	I/O	Port 9. 8-bit I/O port. Inputs/output can be specified in 1-bit units. Use of an on-chip pull-up resistor can be specified by a software setting.	Input port	SEG45 to SEG38
P100 to P102	I/O	Port 10. 3-bit I/O port. Inputs/output can be specified in 1-bit units. Use of an on-chip pull-up resistor can be specified by a software setting.	Input port	SEG29 to SEG27
P110	I/O	I/O Port 11.	Input port	ANO0 Note
P111		2-bit I/O port.		ANO1 Note
		Inputs/output can be specified in 1-bit units.		
P120	I/O	Port 12.	Input port	INTP0/EXLVI
P121	Input	Input 1-bit I/O port and 4-bit input port. For only P120, input/output can be specified in 1-bit units. For only P120, use of an on-chip pull-up resistor can be specified by a software setting.		X1
P122				X2/EXCLK
P123				XT1
P124				XT2

ANOx applies to μ PD78F150xA only. <R> Note

Jun 20, 2011

Table 4-4. Port functions (78K0R/LH3) (3/3)

Function Name	I/O	Function	After Reset	Alternate Function
P130	Output	Port 13. 1-bit output port.	Output port	-
P140 to P147	I/O	Port 14. 8-bit I/O port. Input/output can be specified in 1-bit units. Use of an on-chip pull-up resistor can be specified by a software setting.	Input port	SEG37 to SEG30
P150 P151	I/O	I/O Port 15. 4-bit I/O port.	Digital input port	ANI8/AMP2+ Note ANI9
P152		Input/output can be specified in 1-bit units.		ANI10
P157				ANI15/AV _{REFM} Note

<R>

<R>

AMP2+ and AVREFM apply to μ PD78F150xA only. Note

4.2 Port Configuration

Ports include the following hardware.

Table 4-5. Port Configuration

Item		Configuration
Control registers	• 78K0R/LF3	
	Port mode registers (PMxx)	: PM0 to PM5, PM9 to PM12, PM14, PM15
	Port registers (Pxx)	: P0 to P5, P9 to P15 : PU0, PU1, PU3 to PU5, PU9, PU10, PU12, PU14
	Port input mode registers (PIM1)	. FOO, FO1, FO3 10 FO5, FO9, FO10, FO12, FO14
	Port output mode registers (POM1)	
	A/D port configuration register (ADPC)	
	Port function register (PFALL)	
	Input switch control register (ISC)	
	• 78K0R/LG3	
	Port mode registers (PMxx)	: PM0 to PM6, PM8 to PM12, PM14, PM15
	Port registers (Pxx)	: P0 to P6, P8 to P15
		: PU0, PU1, PU3 to PU5, PU8 to PU10, PU12, PU14
	Port input mode registers (PIM1) Port output mode registers (POM1, POM)	Ao\
	A/D port configuration register (ADPC)	110)
	Port function register (PFALL)	
	Input switch control register (ISC)	
	• 78K0R/LH3	
	Port mode registers (PMxx)	: PM0 to PM12, PM14, PM15
	Port registers (Pxx)	: P0 to P15
		: PU0, PU1, PU3 to PU5, PU7 to PU10, PU12, PU14
	Port input mode registers (PIM1, PIM7) Port output mode registers (POM1, POM1)	A7 DOMO)
	A/D port configuration register (ADPC)	717, FOIVIO)
	Port function register (PFALL)	
	Input switch control register (ISC)	
Port	• 78K0R/LF3: Total: 51 (CMOS I/O: 46, C	MOS output: 1, CMOS input: 4)
	• 78K0R/LG3: Total: 67 (CMOS I/O: 60, C	MOS output: 1, CMOS input: 4, N-ch open drain I/O: 2)
	• 78K0R/LH3: Total: 83 (CMOS I/O: 76, C	MOS output: 1, CMOS input: 4, N-ch open drain I/O: 2)
Pull-up resistor	• 78K0R/LF3: Total: 36	
	• 78K0R/LG3: Total: 46	
	• 78K0R/LH3: Total: 62	

4.2.1 Port 0

<R>

	78K0R/LF3 (80 pins: μ PD78F15x0A, 78F1501A, 78F15x2A)	78K0R/LG3 (100 pins: μ PD78F15x3A, 78F1504A, 78F15x5A)	78K0R/LH3 (128 pins: μ PD78F15x6A, 78F1507A, 78F15x8A)	
	70F1501A, 70F15X2A)	70F1504A, 70F15X5A)	70F1307A, 70F13X0A)	
P00/CAPH		V		
P01/CAPL	\checkmark			
P02/V _{LC3}	√			

Port 0 is an I/O port with an output latch. Port 0 can be set to the input mode or output mode in 1-bit units using port mode register 0 (PM0). When the P00 to P02 pins are used as an input port, use of an on-chip pull-up resistor can be specified in 1-bit units by pull-up resistor option register 0 (PU0).

This port can also be used for connecting a capacitor for LCD controller/driver, and power supply voltage pin for driving the LCD.

Reset signal generation sets port 0 to input mode.

Figures 4-1 and 4-2 show block diagrams of port 0.

Caution To use P00/CAPH, P01/CAPL, and P02/V_{LC3} as a general-purpose port, set bit 5 (MDSET1) and bit 4 (MDSET0) of LCD mode register (LCDMD) to "0", which is the same as their default status setting.




Figure 4-1. Block Diagram of P00 and P01

PU0: Pull-up resistor option register 0

PM0: Port mode register 0 LCDMD: LCD mode register




Figure 4-2. Block Diagram of P02

PU0: Pull-up resistor option register 0

PM0: Port mode register 0 LCDM: LCD display mode register

LCDMD: LCD mode register

4.2.2 Port 1

<R>

	78K0R/LF3	78K0R/LG3	78K0R/LH3	
	(80 pins: μ PD78F15x0A,	(100 pins: μ PD78F15x3A,	(128 pins: μ PD78F15x6A,	
	78F1501A, 78F15x2A)	78F1504A, 78F15x5A)	78F1507A, 78F15x8A)	
P10/SCK20/SCL20		$\sqrt{}$		
P11/SI20/RxD2/SDA20/INTP6	V			
P12/SO20/TxD2/TO02		$\sqrt{}$		
P13/SO10/TxD1/TO04	√			
P14/SI10/RxD1/SDA10/INTP4	√			
P15/SCK10/SCL10/INTP7	√			
P16/TI05/TO05/INTP10	-	V	V	
P17	-	-	\checkmark	

Port 1 is an I/O port with an output latch. Port 1 can be set to the input mode or output mode in 1-bit units using port mode register 1 (PM1). When the P10 to P17 pins are used as an input port, use of an on-chip pull-up resistor can be specified in 1-bit units by pull-up resistor option register 1 (PU1).

Input to the P10, P11, P14, and P15 pins can be specified through a normal input buffer or a TTL input buffer in 1-bit units using port input mode register 1 (PIM1).

Output from the P10 to P15 pins can be specified as N-ch open-drain output (VDD tolerance) in 1-bit units using port output mode register 1 (POM1).

This port can also be used for serial interface clock I/O, data I/O, timer I/O, and external interrupt request input,.

Reset signal generation sets port 1 to input mode.

Figures 4-3 to 4-6 show block diagrams of port 1.

- Cautions 1. To use P10/SCK20/SCL20 and P11/SI20/RxD2/SDA20/INTP6 as a general-purpose port, note the serial array unit 1 setting. For details, refer to Table 14-9 Relationship Between Register Settings and Pins (Channel 0 of unit 1: CSI20, UART2 Reception, IIC20).
 - 2. To use P12/T002/S020/TxD2 as a general-purpose port, set bit 2 (T002) of timer output register 0 (T00) and bit 2 (T0E02) of timer output enable register 0 (T0E0) to "0", which is the same as their default status setting. And as a general-purpose port, note the serial array unit 1 setting. For details of serial array unit 1 setting, refer to Table 14-9 Relationship Between Register Settings and Pins (Channel 0 of unit 1: CSI20, UART2 Reception, IIC20).
 - 3. To use P13/T004/S010/TxD1 as a general-purpose port, set bit 4 (T004) of timer output register 0 (T00) and bit 4 (T0E04) of timer output enable register 0 (T0E0) to "0", which is the same as their default status setting. And as a general-purpose port, note the serial array unit 0 setting. For details of serial array unit 0 setting, refer to Table 14-7 Relationship Between Register Settings and Pins (Channel 2 of unit 0: CSI10, UART1 Transmission, IIC10)
 - 4. To use P14/SI10/RxD1/SDA10/INTP4 and P15/SCK10/SCL10/INTP7 as a general-purpose port, note the serial array unit 0 setting. For details, refer to Table 14-7 Relationship Between Register Settings and Pins (Channel 2 of unit 0: CSI10, UART1 Transmission, IIC10)
 - 5. To use P16/T005/TI05/INTP10 as a general-purpose port, set bit 5 (T005) of timer output register 0 (T00) and bit 5 (T0E05) of timer output enable register 0 (T0E0) to "0", which is the same as their default status setting.




Figure 4-3. Block Diagram of P10, P11, P14, and P15

PU1: Pull-up resistor option register 1
PIM1: Port input mode register 1

POM1: Port output mode register 1

PM1: Port mode register 1




Figure 4-4. Block Diagram of P12 and P13

PU1: Pull-up resistor option register 1
POM1: Port output mode register 1

PM1: Port mode register 1

 EV_DD WRpu PU1 PU16 Alternate function RD Selector Internal bus WRPORT P1 Output latch → P16/TI05/TO05/INTP10 (P16) WR_{PM} PM1 PM16 Alternate function

Figure 4-5. Block Diagram of P16

PU1: Pull-up resistor option register 1

PM1: Port mode register 1

WRPU PU1
PU17
RD
WRPORT P1
Output latch
(P17)
WRPM
PM1
PM17

Figure 4-6. Block Diagram of P17

PU1: Pull-up resistor option register 1

PM1: Port mode register 1

4.2.3 Port 2

<R>

	μ PD78F150xA			μ PD78F151xA			
	78K0R/LF3	78K0R/LG3	78K0R/LH3	78K0R/LF3	78K0R/LG3	78K0R/LH3	
	(80 pins)	(100 pins)	(128 pins)	(80 pins)	(100 pins)	(128 pins)	
P20/ANI0/AMP0-		\checkmark			P20/ANI0		
P21/ANI1/AMP0O		√			P20/ANI1		
P22/ANI2/AMP0+		√			P20/ANI2		
P23/ANI3/AMP1-		√			P20/ANI3		
P24/ANI4/AMP1O		\checkmark		P20/ANI4			
P25/ANI5/AMP1+	\checkmark		5/AMP1+				
P26/ANI6/AMP2-	P26/ANI6	√ P26/ANI6					
P27/ANI7/AMP2O	_	- √		- P27/ANI7		ANI7	

Port 2 is an I/O port with an output latch. Port 2 can be set to the input mode or output mode in 1-bit units using port mode register 2 (PM2).

This port can also be used for A/D converter analog input, and operational amplifier I/O.

To use P20/ANI0/AMP0- to P27/ANI7/AMP2O as digital input pins, set them in the digital I/O mode by using the A/D port configuration register (ADPC) and in the input mode by using PM2. Use these pins starting from the lower bit.

To use P20/ANI0/AMP0- to P27/ANI7/AMP2O as digital output pins, set them in the digital I/O mode by using ADPC and in the output mode by using PM2.

To use P20/ANI0/AMP0- to P27/ANI7/AMP2O as analog input pins, set them in the analog input mode by using the A/D port configuration register (ADPC) and in the input mode by using PM2. Use these pins starting from the upper bit.

All P20/ANI0/AMP0- to P27/ANI7/AMP2O are set in the digital input mode when the reset signal is generated.

Figures 4-7 to 4-9 show block diagrams of port 2.

Caution Make the AVDDD pin the same potential as the EVDD or VDD pin when port 2 is used as a digital port.

Table 4-6. Setting Functions of ANIO/AMP0-/P20, ANI2/AMP0+/P22, ANI3/AMP1-/P23, ANI5/AMP1+/P25, and ANI6/AMP2-/P26 Pins

ADPC register	PM2 registers	OAENn bit	ADS register	ANI0/AMP0-/P20, ANI2/AMP0+/P22, ANI3/AMP1- /P23, ANI5/AMP1+/P25, and ANI6/AMP2-/P26 Pins
Digital I/O	Input mode	0	-	Digital input
selection		1	_	Setting prohibited
	Output mode	0	_	Digital output
		1	_	Setting prohibited
Analog input	Input mode	0	Selects ANI.	Analog input (to be converted)
selection			Does not select ANI.	Analog input (not to be converted)
		1	Selects ANI.	Setting prohibited
			Does not select ANI.	Operational amplifier input
	Output mode	=	_	Setting prohibited

Table 4-7. Setting Functions of ANI1/AMP0O/P21, ANI4/AMP1O/P24, and ANI7/AMP2O/P27 Pins

ADPC register	PM2 register	OAENn bit	ADS register	ANI1/AMP0O/P21, ANI4/AMP1O/P24, and ANI7/AMP2O/P27 Pins
Digital I/O	Input mode	0	-	Digital input
selection		1	-	Setting prohibited
	Output mode	0	-	Digital output
		1	-	Setting prohibited
Analog input	Input mode	0	Selects ANI.	Analog input (to be converted)
selection			Does not select ANI.	Analog input (not to be converted)
		1	Selects ANI.	Operational amplifier output (to be converted)
			Does not select ANI.	Operational amplifier output (not to be converted)
	Output mode	_	_	Setting prohibited

Remark 78K0R/LF3: n = 0, 178K0R/LG3, 78K0R/LH3: n = 0 to 2

RD Selector WRPORT Internal bus P2 Output latch P20/ANI0/AMP0-, (P20, P23, P26) P23/ANI3/AMP1-, WR_{PM} P26/ANI6/AMP2-PM2 PM20, PM23, PM26 A/D converter ◆ Operational amplifier (-) input -

Figure 4-7. Block Diagram of P20, P23, and P26

PM2: Port mode register 2

RD: Read signal WR××: Write signal

RD

WRPORT

P2

Output latch
(P21, P24, P27)

WRPM

PM2

PM2

PM21, PM24,
PM27

A/D converter

Operational amplifier output

Figure 4-8. Block Diagram of P21, P24, and P27

P2: Port register 2
PM2: Port mode register 2

RD

WRPORT

P2

Output latch
(P22, P25)

WRPM

PM2

PM2

A/D converter

Operational amplifier (+) input

Figure 4-9. Block Diagram of P22 to P25

PM2: Port mode register 2

4.2.4 Port 3

<R>

	78K0R/LF3	78K0R/LG3	78K0R/LH3		
	(80 pins: μ PD78F15x0A,	(100 pins: μ PD78F15x3A,	(128 pins: <i>μ</i> PD78F15x6A,		
	78F1501A, 78F15x2A)	78F1504A, 78F15x5A)	78F1507A, 78F15x8A)		
P30/TI03/TO00/RTC1HZ/	_	V			
INTP1					
P31/TI00/TO03/RTCDIV/	V				
RTCCL/PCLBUZ1/INTP2					
P32/TI01/TO01/PCLBUZ0/		\checkmark			
INTP5					
P33/TI07/TO07/INTP3		V			
P34/TI06/TO06/INTP8	=	1	√		

Port 3 is an I/O port with an output latch. Port 3 can be set to the input mode or output mode in 1-bit units using port mode register 3 (PM3). When the P30 to P34 pins are used as an input port, use of an on-chip pull-up resistor can be specified in 1-bit units by pull-up resistor option register 3 (PU3).

This port can also be used for timer I/O, real-time counter clock output, correction clock output, clock output/buzzer output, and external interrupt request input.

Reset signal generation sets port 3 to input mode.

Figure 4-10 shows a block diagram of port 3.

- Cautions 1. To use P30/T000/Tl03/RTC1HZ/INTP1 as a general-purpose port, set bit 5 (RCLOE1) of real-time counter control register 0 (RTCC0), bit 0 (T000) of timer output register 0 (T00) and bit 0 (T0E00) of timer output enable register 0 (T0E0) to "0", which is the same as their default status setting.
 - 2. To use P31/T003/Tl00/RTCDIV/RTCCL/PCLBUZ1/INTP2 as a general-purpose port, set bit 4 (RCLOE0) of real-time counter control register 0 (RTCC0), bit 6 (RCLOE2) of real-time counter control register 2 (RTCC2), bit 3 (T003) of timer output register 0 (T00), bit 3 (T0E03) of timer output enable register 0 (T0E0) and bit 7 of clock output select register 1 (CKS1) to "0", which is the same as their default status setting.
 - 3. To use P32/T001/TI01/INTP5/PCLBUZ0 as a general-purpose port, set bit 1 (T001) of timer output register 0 (T00), bit 1 (T0E01) of timer output enable register 0 (T0E0) and bit 7 of clock output select register 0 (CKS0) to "0", which is the same as their default status setting.
 - 4. To use P33/T007/Tl07/INTP3 and P34/T006/Tl06/INTP8 as a general-purpose port, set bit 7, 6 (T007, T006) of timer output register 0 (T00), and bit 7, 6 (T0E07, T0E06) of timer output enable register 0 (T0E0) to "0", which is the same as their default status setting.

EV_{DD} WRpu PU3 PU30 to PU34 P-ch Alternate function RD Selector nternal bus WRPORT РЗ Output latch (P30 to P34) P30/TI03/TO00/RTC1HZ/INTP1, P31/TI00/T003/RTCDIV/RTCCL/PCLBUZ1/INTP2, WRPM P32/TI01/TO01/PCLBUZ0/INTP5, P33/TI07/TO07/INTP3, РМ3 P34/TI06/TO06/INTP8 PM30 to PM34 Alternate function

Figure 4-10. Block Diagram of P30 to P34

PU3: Pull-up resistor option register 3

PM3: Port mode register 3

4.2.5 Port 4

<R>

	78K0R/LF3	78K0R/LG3	78K0R/LH3
	(80 pins: μ PD78F15x0A,	(100 pins: μ PD78F15x3A,	(128 pins: μ PD78F15x6A,
	78F1501A, 78F15x2A)	78F1504A, 78F15x5A)	78F1507A, 78F15x8A)
P40/TOOL0		\checkmark	
P41/TOOL1		V	

Port 4 is an I/O port with an output latch. Port 4 can be set to the input mode or output mode in 1-bit units using port mode register 4 (PM4). When the P40 and P41 pins are used as an input port, use of an on-chip pull-up resistor can be specified in 1-bit units by pull-up resistor option register 2 (PU2)^{Note}.

This port can also be used for flash memory programmer/debugger data I/O and debugger clock output.

Reset signal generation sets port 4 to input mode.

Figure 4-11 shows a block diagram of port 4.

Note When a tool is connected, the P40 and P41 pins cannot be connected to a pull-up resistor.

Caution When a tool is connected, the P40 pin cannot be used as a port pin.

When the on-chip debug function is used, P41 pin can be used as follows by the mode setting on the debugger.

- 1-line mode: can be used as a port (P41).
- 2-line mode: used as a TOOL1 pin and cannot be used as a port (P41).




Figure 4-11. Block Diagram of P40, P41

PU4: Pull-up resistor option register 4

PM4: Port mode register 4

4.2.6 Port 5

<R>

	78K0R/LF3	78K0R/LG3	78K0R/LH3
	(80 pins: μ PD78F15x0A,	(100 pins: μ PD78F15x3A,	(128 pins: μ PD78F15x6A,
	78F1501A, 78F15x2A)	78F1504A, 78F15x5A)	78F1507A, 78F15x8A)
P50/RxD3/SEGxx	$\sqrt{(xx = 30)}$	$\sqrt{(xx = 39)}$	$\sqrt{(xx = 53)}$
P51/TxD3/SEGxx	$\sqrt{(xx = 29)}$	$\sqrt{(xx = 38)}$	$\sqrt{(xx = 52)}$
P52/TI02/SEGxx	$\sqrt{(xx = 28)}$	$\sqrt{(xx = 37)}$	$\sqrt{(xx = 51)}$
P53/TI04/SEGxx	$\sqrt{(xx = 27)}$	$\sqrt{(xx = 36)}$	$\sqrt{(xx = 50)}$
P54/SEGxx	$\sqrt{(xx = 26)}$	$\sqrt{(xx = 35)}$	$\sqrt{(xx = 49)}$
P55/SEGxx	$\sqrt{(xx = 25)}$	$\sqrt{(xx = 34)}$	$\sqrt{(xx = 48)}$
P56/SEGxx	$\sqrt{(xx = 24)}$	$\sqrt{(xx = 33)}$	$\sqrt{(xx = 47)}$
P57/SEGxx	$\sqrt{(xx = 23)}$	√ (xx = 32)	$\sqrt{(xx = 46)}$

Port 5 is an I/O port with an output latch. Port 5 can be set to the input mode or output mode in 1-bit units using port mode register 5 (PM5). When the P50 to P57 pins are used as an input port, use of an on-chip pull-up resistor can be specified in 1-bit units by pull-up resistor option register 5 (PU5).

This port can also be used for serial interface data I/O, timer input and segment output of LCD controller/driver.

Reset signal generation sets port 5 to input mode.

Figures 4-12 to 4-14 show block diagrams of port 5.




Figure 4-12. Block Diagram of P50, P52, and P53

PU5: Pull-up resistor option register 5

PM5: Port mode register 5PFALL: Port function registerISC: Input switch control register

RD: Read signal WR×x: Write signal

 $\textbf{Remark} \quad 78 \text{K0R/LF3:} \quad P50/\text{SEG30/RxD3}, \\ P52/\text{SEG28/TI02}, \\ P53/\text{SEG27/TI04}$

78K0R/LG3: P50/SEG39/RxD3, P52/SEG37/TI02, P53/SEG36/TI04 78K0R/LH3: P50/SEG53/RxD3, P52/SEG51/TI02, P53/SEG50/TI04




Figure 4-13. Block Diagram of P51

PU5: Pull-up resistor option register 5

PM5: Port mode register 5
PFALL: Port function register

RD: Read signal WR×x: Write signal

Remark 78K0R/LF3: P51/SEG29/TxD3

78K0R/LG3: P51/SEG38/TxD3 78K0R/LH3: P51/SEG52/TxD3




Figure 4-14. Block Diagram of P54 to P57

PU5: Pull-up resistor option register 5

PM5: Port mode register 5
PFALL: Port function register

RD: Read signal WR×x: Write signal

Remark 78K0R/LF3: P54/SEG26 to P57/SEG23

78K0R/LG3: P54/SEG35 to P57/SEG32 78K0R/LH3: P54/SEG53 to P57/SEG50

4.2.7 Port 6

<R>

	78K0R/LF3	78K0R/LG3	78K0R/LH3
	(80 pins: μ PD78F15x0A,	(100 pins: μ PD78F15x3A,	(128 pins: μ PD78F15x6A,
	78F1501A, 78F15x2A)	78F1504A, 78F15x5A)	78F1507A, 78F15x8A)
P60/SCL0	=	V	
P61/SDA0	=	√	

Port 6 is an I/O port with an output latch. Port 6 can be set to the input mode or output mode in 1-bit units using port mode register 6 (PM6).

The output is N-ch open-drain output (6 V tolerance).

This port can also be used for serial interface data I/O and clock I/O.

Reset signal generation sets port 6 to input mode.

Figure 4-15 shows a block diagram of port 6.

Caution When using P60/SCL0 and P61/SDA0 as a general-purpose port, stop the operation of serial interface IICA.

Alternate function RD Selector WRPORT Internal bus P6 Output latch P60/SCL0. (P60, P61) P61/SDA0 WRPM PM6 PM60, PM61 Alternate function

Figure 4-15. Block Diagram of P60 and P61

P6: Port register 6

PM6: Port mode register 6

4.2.8 Port 7

<R>

	78K0R/LF3	78K0R/LG3	78K0R/LH3
	(80 pins: μ PD78F15x0A,	(100 pins: μ PD78F15x3A,	(128 pins: <i>μ</i> PD78F15x6A,
	78F1501A, 78F15x2A)	78F1504A, 78F15x5A)	78F1507A, 78F15x8A)
P70/KR0	-	-	V
P71/KR1	-	√	
P72/KR2	-	√	
P73/KR3	-	~	
P74/KR4	-	√	
P75/SCK01	-	V	
P76/KR6/SI01	-	\checkmark	
P77/KR7/SO01	-	√	

Port 7 is an I/O port with an output latch. Port 7 can be set to the input mode or output mode in 1-bit units using port mode register 7 (PM7). When the P70 to P77 pins are used as an input port, use of an on-chip pull-up resistor can be specified in 1-bit units by pull-up resistor option register 7 (PU7).

Input to the P75 and P76 pins can be specified through a normal input buffer or a TTL input buffer in 1-bit units using port input mode register 7 (PIM7).

Output from the P75 and P77 pins can be specified as N-ch open-drain output (VDD tolerance) in 1-bit units using port output mode register 7 (POM7).

This port can also be used for key return input, serial interface clock I/O, and data I/O.

Reset signal generation sets port 7 to input mode.

Figures 4-16 to 4-19 show block diagrams of port 7.

Caution To use P75/SCK01/KR5, P76/SI01/KR6, and P77/SO01/KR7, as a general-purpose port, note the serial array unit 0 setting. For details, refer to Table 14-6 Relationship Between Register Settings and Pins (Channel 1 of unit 0: CSI01, UART0 Reception).

 EV_{DD} WRpu PU7 PU70 to PU74 Alternate function RD Internal bus Selector WRPORT Р7 Output latch (P70 to P74) WRPM PM7 PM70 to PM74

Figure 4-16. Block Diagram of P70 to P74

PU7: Pull-up resistor option register 7

PM7: Port mode register 7

WRPIM PIM7 PIM75 EV_{DD} WRpu PU7 PU75 Alternate function CMOS RD Selector Internal bus TTL IIWRPORT P7 Output latch - P75/KR5/SCK01 (P75) WRPOM POM7 POM75 WR_{PM} PM7 PM75 Alternate function

Figure 4-17. Block Diagram of P75

PU7: Pull-up resistor option register 7
PIM7: Port input mode register 7
POM7: Port output mode register 7
PM7: Port mode register 7

WRPIM PIM7 PIM76 EV_DD WRpu PU7 PU76 Alternate function CMOS Internal bus RD Selector TTL IIWRPORT P7 Output latch P76/KR6/SI01 (P76) WR_{PM} PM7 PM76

Figure 4-18. Block Diagram of P76

PU7: Pull-up resistor option register 7
PIM7: Port input mode register 7
PM7: Port mode register 7

 EV_{DD} WRpu PU77 PU77 RD Alternate function Selector Internal bus WRPORT P7 Output latch © P77/KR7/SO01 (P77) WRPOM POM7 POM77 WRPM PM7 PM77 Alternate function

Figure 4-19. Block Diagram of P77

PU7: Pull-up resistor option register 7
POM7: Port output mode register 7

PM7: Port mode register 7

4.2.9 Port 8

<R>

	78K0R/LF3	78K0R/LG3	78K0R/LH3
	(80 pins: <i>μ</i> PD78F15x0A,	(100 pins: μ PD78F15x3A,	(128 pins: μ PD78F15x6A,
	78F1501A, 78F15x2A)	78F1504A, 78F15x5A)	78F1507A, 78F15x8A)
P80/SCK00/INTP11	=	V	√
P81/RxD0/SI00/INTP9	=	V	√
P82/TxD0/SO00	-	V	V
P83	-	-	V
P84/TO10/TI10	-	-	V
P85/TO11/TI11	-	-	V
P86/TO12/TI12	-	-	V
P87/TO13/TI13	_	-	√

Port 8 is an I/O port with an output latch. Port 8 can be set to the input mode or output mode in 1-bit units using port mode register 8 (PM8). When the P80 to P87 pins are used as an input port, use of an on-chip pull-up resistor can be specified in 1-bit units by pull-up resistor option register 8 (PU8).

Output from the P80 and P82 pins can be specified as N-ch open-drain output (VDD tolerance) in 1-bit units using port output mode register 8 (POM8).

This port can also be used for serial interface clock I/O, data I/O, timer I/O, and external interrupt request input.

Reset signal generation sets port 8 to input mode.

Figures 4-20 to 4-24 show block diagrams of port 8.

Caution To use P80/SCK00/INTP11, P81/RxD0/SI00/INTP9, and P82/SO00/TxD0, as a general-purpose port, note the serial array unit 0 setting. For details, refer to Table 14-5 Relationship Between Register Settings and Pins (Channel 0 of unit 0: CSI00, UART0 Reception).

 EV_{DD} WRpu PU8 PU80 RD Alternate function Selector Internal bus WRPORT P8 Output latch P80/SCK00/INTP11 . (P80) **WR**POM POM8 POM80 **WR**PM PM8 PM80 Alternate function

Figure 4-20. Block Diagram of P80

PU8: Pull-up resistor option register 8 POM8: Port output mode register 8

PM8: Port mode register 8

 EV_DD WRpu PU8 PU81 Alternate function RD Internal bus Selector WRPORT P8 Output latch - P81/RxD0/SI00/INTP9 . (P81) **WR**PM PM8 PM81

Figure 4-21. Block Diagram of P81

PU8: Pull-up resistor option register 8

PM8: Port mode register 8

 EV_DD WRpu PU8 PU82 RD Selector Internal bus WRPORT P8 Output latch (P82) ○ P82/TxD0/SO00 WRPOM POM8 POM82 WRPM PM8 PM82 Alternate function

Figure 4-22. Block Diagram of P82

PU8: Pull-up resistor option register 8
POM8: Port output mode register 8
PM8: Port mode register 8

PU83
PU83
PU83
PU83
PP-ch
P-ch
WRPORT
P8
Output latch
(P83)
WRPM
PM8
PM83

Figure 4-23. Block Diagram of P83

PU8: Pull-up resistor option register 8

PM8: Port mode register 8

 EV_{DD} WRpu PU8 PU84 to PU87 Alternate function RD Selector Internal bus WRPORT P8 Output latch © P84/TI10/TO10, (P84 to P87) P85/TI11/TO11, WR_{PM} P86/TI12/TO12, P87/TI13/TO13 PM8 PM84 to PM87 Alternate function

Figure 4-24. Block Diagram of P84 to P87

PU8: Pull-up resistor option register 8

PM8: Port mode register 8

4.2.10 Port 9

<R>

	78K0R/LF3	78K0R/LG3	78K0R/LH3
	(80 pins: μ PD78F15x0A,	(100 pins: μ PD78F15x3A,	(128 pins: <i>μ</i> PD78F15x6A,
	78F1501A, 78F15x2A)	78F1504A, 78F15x5A)	78F1507A, 78F15x8A)
P90/SEGxx	$\sqrt{(xx = 22)}$	$\sqrt{(xx = 31)}$	$\sqrt{(xx = 45)}$
P91/SEGxx	$\sqrt{(xx = 21)}$	$\sqrt{(xx = 30)}$	$\sqrt{(xx = 44)}$
P92/SEGxx	$\sqrt{(xx = 20)}$	$\sqrt{(xx = 29)}$	$\sqrt{(xx = 43)}$
P93/SEGxx	=	$\sqrt{(xx = 28)}$	$\sqrt{(xx = 42)}$
P94/SEGxx		$\sqrt{(xx = 27)}$	$\sqrt{(xx=41)}$
P95/SEGxx	_	$\sqrt{(xx = 26)}$	$\sqrt{(xx = 40)}$
P96/SEGxx	_	$\sqrt{(xx = 25)}$	$\sqrt{(xx = 39)}$
P97/SEGxx	=	√ (xx = 24)	√ (xx = 38)

Port 9 is an I/O port with an output latch. Port 9 can be set to the input mode or output mode in 1-bit units using port mode register 9 (PM9). When the P90 to P97 pins are used as an input port, use of an on-chip pull-up resistor can be specified in 1-bit units by pull-up resistor option register 9 (PU9).

This port can also be used for segment output.

Reset signal generation sets port 9 to input mode.

Figures 4-25 and 4-26 show block diagrams of port 9.




Figure 4-25. Block Diagram of P90 to P93

PU9: Pull-up resistor option register 9

PM9: Port mode register 9
PFALL: Port function register

RD: Read signal WR×x: Write signal

Remark 78K0R/LF3: P90/SEG22 to P92/SEG20

78K0R/LG3: P90/SEG31 to P93/SEG28 78K0R/LH3: P90/SEG45 to P93/SEG42




Figure 4-26. Block Diagram of P94 to P97

PU9: Pull-up resistor option register 9

PM9: Port mode register 9
PFALL: Port function register

RD: Read signal WR××: Write signal

Remark 78K0R/LG3: P94/SEG27 to P97/SEG24

78K0R/LH3: P94/SEG41 to P97/SEG38

4.2.11 Port 10

<R>

	78K0R/LF3	78K0R/LG3	78K0R/LH3	
	(80 pins: μ PD78F15x0A,	(100 pins: <i>μ</i> PD78F15x3A,	(128 pins: μ PD78F15x6A,	
	78F1501A, 78F15x2A)	78F1504A, 78F15x5A)	78F1507A, 78F15x8A)	
P100/SEGxx	$\sqrt{(xx = 11)}$	$\sqrt{(xx = 15)}$	$\sqrt{(xx = 29)}$	
P101/SEGxx	-	-	$\sqrt{(xx = 28)}$	
P102/SEGxx	=	-	√ (xx = 27)	

Port 10 is an I/O port with an output latch. Port 10 can be set to the input mode or output mode in 1-bit units using port mode register 10 (PM10). When the P100 to P102 pins are used as an input port, use of an on-chip pull-up resistor can be specified in 1-bit units by pull-up resistor option register 10 (PU10).

This port can also be used for segment output.

Reset signal generation sets port 10 to input mode.

Figure 4-27 shows a block diagram of port 10.




Figure 4-27. Block Diagram of P100 to P102

P10: Port register 10

PU10: Pull-up resistor option register 10

PM10: Port mode register 10 PFALL: Port function register

RD: Read signal WR××: Write signal

Remark 78K0R/LF3: P100/SEG11

78K0R/LG3: P100/SEG15

78K0R/LH3: P100/SEG29 to P102/SEG27

4.2.12 Port 11

<R>

		μ PD78F150xA		μ PD78F151xA			
	78K0R/LF3	78K0R/LG3	78K0R/LH3	78K0R/LF3	78K0R/LG3	78K0R/LH3	
	(80 pins)	(100 pins)	(128 pins)	(80 pins)	(100 pins)	(128 pins)	
P110/ANO0		\checkmark		P110			
P111/ANO1		\checkmark		P111			

Port 11 is an I/O port with an output latch. Port 11 can be set to the input mode or output mode in 1-bit units using port mode register 11 (PM11).

This port can also be used for D/A converter analog output.

Reset signal generation sets port 11 to input mode.

Figure 4-28 shows a block diagram of port 11.

Caution Make the AV_{DD1} pin the same potential as the EV_{DD} or V_{DD} pin when port 11 is used as a digital port.

WRPORT P11
Output latch
(P110, P111)
WRPM
PM11
PM110, PM111
D/A converter output
DAM
DACEO, DACE1

Figure 4-28. Block Diagram of P110, P111

P11: Port register 11

PM11: Port mode register 11

DAM: D/A converter mode register

RD: Read signal WR×x: Write signal

4.2.13 Port 12

<R>

	78K0R/LF3	78K0R/LG3	78K0R/LH3				
	(80 pins: μ PD78F15x0A,	(100 pins: μ PD78F15x3A,	(128 pins: μ PD78F15x6A,				
	78F1501A, 78F15x2A)	78F1504A, 78F15x5A)	78F1507A, 78F15x8A)				
P120/INTP0/EXLVI		$\sqrt{}$					
P121/X1		$\sqrt{}$					
P122/X2/EXCLK		$\sqrt{}$					
P123/XT1	V						
P124/XT2	V						

P120 is a 1-bit I/O port with an output latch. Port 12 can be set to the input mode or output mode in 1-bit units using port mode register 12 (PM12). When used as an input port, use of an on-chip pull-up resistor can be specified by pull-up resistor option register 12 (PU12).

P121 to P124 are 4-bit input ports.

This port can also be used for external interrupt request input, potential input for external low-voltage detection, connecting resonator for main system clock, connecting resonator for subsystem clock, and external clock input for main system clock.

Reset signal generation sets port 12 to input mode.

Figures 4-29 to 4-31 show block diagrams of port 12.

Caution The function setting on P121 to P124 is available only once after the reset release. The port once set for connection to an oscillator cannot be used as an input port unless the reset is performed.

 EV_DD WRpu PU12 PU120 Alternate function RD Internal bus Selector WRPORT P12 Output latch (P120) P120/INTP0/EXLVI WRPM PM12 PM120

Figure 4-29. Block Diagram of P120

P12: Port register 12

PU12: Pull-up resistor option register 12

PM12: Port mode register 12

RD: Read signal WR××: Write signal

Clock generator
CMC
OSCSEL

RD

P122/X2/EXCLK

EXCLK, OSCSEL

RD

P121/X1

Figure 4-30. Block Diagram of P121 and P122

CMC: Clock operation mode control register

RD: Read signal




Figure 4-31. Block Diagram of P123 and P124

CMC: Clock operation mode control register

RD: Read signal

4.2.14 Port 13


<R>

	78K0R/LF3	78K0R/LG3	78K0R/LH3	
	(80 pins: μ PD78F15x0A,	(100 pins: μ PD78F15x3A,	(128 pins: <i>μ</i> PD78F15x6A,	
	78F1501A, 78F15x2A)	78F1504A, 78F15x5A)	78F1507A, 78F15x8A)	
P130		$\sqrt{}$		

P130 is a port dedicated to 1-bit output and is provided with an output latch.


Figure 4-32 shows a block diagram of port 13.

Figure 4-32. Block Diagram of P130



P13: Port register 13
RD: Read signal
WR×x: Write signal

Remark The P130 pin outputs a low level when it is used as a port function pin and a reset is effected. If P130 is set to output a high level before reset is effected, the output signal of P130 can be dummy-output as the CPU reset signal.



4.2.15 Port 14

<R>

	78K0R/LF3	78K0R/LG3	78K0R/LH3
	(80 pins: μ PD78F15x0A,	(100 pins: μ PD78F15x3A,	(128 pins: <i>μ</i> PD78F15x6A,
	78F1501A, 78F15x2A)	78F1504A, 78F15x5A)	78F1507A, 78F15x8A)
P140/SEGxx	$\sqrt{(xx = 19)}$	√ (xx = 23)	$\sqrt{(xx = 37)}$
P141/SEGxx	$\sqrt{(xx = 18)}$	$\sqrt{(xx = 22)}$	$\sqrt{(xx = 36)}$
P142/SEGxx	$\sqrt{(xx = 17)}$	$\sqrt{(xx = 21)}$	$\sqrt{(xx = 35)}$
P143/SEGxx	$\sqrt{(xx = 16)}$	$\sqrt{(xx = 20)}$	$\sqrt{(xx = 34)}$
P144/SEGxx	$\sqrt{(xx = 15)}$	$\sqrt{(xx = 19)}$	$\sqrt{(xx = 33)}$
P145/SEGxx	$\sqrt{(xx = 14)}$	$\sqrt{(xx=18)}$	$\sqrt{(xx = 32)}$
P146/SEGxx	$\sqrt{(xx = 13)}$	$\sqrt{(xx = 17)}$	$\sqrt{(xx = 31)}$
P147/SEGxx	√ (xx = 12)	√ (xx = 16)	√ (xx = 30)

Port 14 is an I/O port with an output latch. Port 14 can be set to the input mode or output mode in 1-bit units using port mode register 14 (PM14). When the P140 to P147 pin is used as an input port, use of an on-chip pull-up resistor can be specified in 1-bit units by pull-up resistor option register 14 (PU14).

This port can also be used for segment output.

Reset signal generation sets Port 14 to input mode.

Figures 4-33 and 4-34 show block diagrams of port 14.




Figure 4-33. Block Diagram of P140 to P143

P14: Port register 14

PU14: Pull-up resistor option register 14

PM14: Port mode register 14 PFALL: Port function register

RD: Read signal WR×x: Write signal

Remark 78K0R/LF3: P140/SEG19 to P143/SEG16

78K0R/LG3: P140/SEG23 to P143/SEG20 78K0R/LH3: P140/SEG37 to P143/SEG34




Figure 4-34. Block Diagram of P144 to P147

P14: Port register 14

PU14: Pull-up resistor option register 14

PM14: Port mode register 14 PFALL: Port function register

RD: Read signal WR×x: Write signal

Remark 78K0R/LF3: P144/SEG15 to P147/SEG12

78K0R/LG3: P144/SEG19 to P147/SEG16 78K0R/LH3: P144/SEG33 to P147/SEG30

4.2.16 Port 15

<R>

		μ PD78F150xA		μ PD78F151xA			
	78K0R/LF3	78K0R/LG3	78K0R/LH3	78K0R/LF3	78K0R/LG3	78K0R/LH3	
	(80 pins)	(100 pins)	(128 pins)	(80 pins)	(100 pins)	(128 pins)	
P150/ANI8/AMP2+	-	V		-	P150/ANI8		
P151/ANI9	-	V		-	$\sqrt{}$		
P152/ANI10	-	V		-	V		
P157/ANI15/AVREFM	√			P157/ANI15			

Port 15 is an I/O port with an output latch. Port 15 can be set to the input mode or output mode in 1-bit units using port mode register 15 (PM15).

This port can also be used for A/D converter analog input, reference voltage input, and operational amplifier input.

To use P150/ANI8/AMP2+ to P152/ANI10, P157/ANI15/AVREFM as digital input pins, set them in the digital I/O mode by using the A/D port configuration register (ADPC) and in the input mode by using PM15. Use these pins starting from the lower bit.

To use P150/ANI8/AMP2+ to P152/ANI10, P157/ANI15/AVREFM as digital output pins, set them in the digital I/O mode by using ADPC and in the output mode by using PM15.

All P150/ANI8/AMP2+ to P152/ANI10, P157/ANI15/AVREFM are set in the digital input mode when the reset signal is generated.

Figures 4-35 to 4-37 show block diagrams of port 15.

Caution Make the AVDDD pin the same potential as the EVDD or VDD pin when port 15 is used as a digital port.

Table 4-8. Setting Functions of ANI8/AMP2+/P150 Pins

ADPC register	PM2 and PM15 registers	OAENn bit	ADS register	ANI8/AMP2+/P150 Pins	
Digital I/O	Input mode	0	-	Digital input	
selection		1	_	Setting prohibited	
	Output mode	0	_	Digital output	
		1	-	Setting prohibited	
Analog input	Input mode	0	Selects ANI.	Analog input (to be A/D converted)	
selection			Does not select ANI.	Analog input (not to be A/D converted)	
		1	Selects ANI.	Setting prohibited	
			Does not select ANI.	Operational amplifier input	
	Output mode	-	-	Setting prohibited	

Table 4-9. Setting Functions of ANI9/P151 and ANI10/AM152 Pins

ADPC register	PM15 register	ADS register	ANI9/P151 and ANI10/AM152 Pins	
Digital I/O	Input mode	-	Digital input	
selection	Output mode	-	Digital output	
Analog input	Input mode	Selects ANI.	Analog input (to be A/D converted)	
selection		Does not select ANI.	Analog input (not to be A/D converted)	
	Output mode	_	Setting prohibited	

Table 4-10. Setting Functions of ANI15/AVREFM/P157 Pin

ADPC register	PM15 register	ADREF bit	ADS register	ANI15/AVREFM/P157 Pin	
Digital I/O	Input mode	0	-	Digital input	
selection		1	-	Setting prohibited	
	Output mode	0	_	Digital output	
		1	_	Setting prohibited	
Analog input	Input mode	0	Selects ANI.	Analog input (to be converted)	
selection			Does not select ANI.	Analog input (not to be converted)	
		1	-	Negative reference voltage input of A/D converter	
	Output mode –		_	Setting prohibited	

RD

WRPORT

P15

Output latch
(P150)

WRPM

PM15

A/D converter

Operational amplifier (+) input

Figure 4-35. Block Diagram of P150

P15: Port register 15

PM15: Port mode register 15

RD: Read signal WR××: Write signal

Sind Burner P15

WRPORT P15

Output latch (P151, P152)

WRPM PM15

PM151, PM152

A/D converter

Figure 4-36. Block Diagram of P151, P152

P15: Port register 15
PM15: Port mode register 15

RD: Read signal WR××: Write signal

RD

WRPORT

P15

Output latch
(P157)

WRPM

PM15

A/D converter

Operational amplifier (-) input

Figure 4-37. Block Diagram of P157

P15: Port register 15

PM15: Port mode register 15

RD: Read signal WR××: Write signal

4.3 Registers Controlling Port Function

Port functions are controlled by the following eight types of registers.

- Port mode registers (PMxx)
- · Port registers (Pxx)
- Pull-up resistor option registers (PUxx)
- Port input mode registers (PIMx)
- Port output mode registers (POMx)
- A/D port configuration register (ADPC)
- Port function register (PFALL)
- Input switch control register (ISC)

(1) Port mode registers (PMxx)

These registers specify input or output mode for the port in 1-bit units.

These registers can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation sets these registers to FFH.

R/W Symbol 7 6 5 4 3 2 1 0 Address After reset PM0 PM02 PM01 PM00 FFF20H FFH R/W 1 1 1 1 1 PM1 PM15 PM14 PM13 PM12 PM11 PM10 FFF21H **FFH** R/W 1 1 PM26 PM25 PM24 PM23 PM22 PM21 PM20 FFF22H PM2 FFH R/W РМ3 1 1 1 **PM33** PM32 PM31 PM30 FFF23H FFH R/W PM4 PM41 PM40 FFF24H FFH R/W 1 1 1 1 1 1 PM5 PM57 PM56 PM55 PM54 PM53 PM52 PM51 PM50 FFF25H FFH R/W FFH PM9 PM92 PM91 PM90 FFF29H R/W 1 1 1 1 PM10 PM100 FFF2AH R/W 1 1 1 1 1 1 FFH PM11 PM111 PM110 FFF2BH FFH R/W 1 1 1 1 1 FFF2CH PM12 1 1 1 1 1 PM120 FFH R/W

Figure 4-38 Format of Port Mode Register (78K0R/LF3)

PMmn	Pmn pin I/O mode selection
	(m = 0 to 5, 9 to 12, 14, 15; n = 0 to 7)
0	Output mode (output buffer on)
1	Input mode (output buffer off)

PM142

1

PM141

PM140

1

FFF2EH

FFF2FH

FEH

FFH

R/W

R/W

Caution Be sure to set bits 3 to 7 of PM0, bits 6, 7 of PM1, bit 7 of PM2, bits 4 to 7 of PM3, bits 2 to 7 of PM4, bits 3 to 7 of PM9, bits 1 to 7 of PM10, bits 2 to 7 of PM11, bits 1 to 7 of PM12, and bits 0 to 6 of PM15 to 1.

PM147

PM157

PM14

PM15

PM146

1

PM145

1

PM144

PM143

1

Figure 4-39 Format of Port Mode Register (78K0R/LG3)

Symbol	7	6	5	4	3	2	1	0	Address	After reset	R/W	
PM0	1	1	1	1	1	PM02	PM01	PM00	FFF20H	FFH	R/W	
		T		T				1				
PM1	1	PM16	PM15	PM14	PM13	PM12	PM11	PM10	FFF21H	FFH	R/W	
D140	DIAGE	D1400	DMOS	DNAGA	D1400	D1400	DMO4	BMOS	FFF0011		D 444	
PM2	PM27	PM26	PM25	PM24	PM23	PM22	PM21	PM20	FFF22H	FFH	R/W	
РМ3	1	1	1	PM34	PM33	PM32	PM31	PM30	FFF23H	FFH	R/W	
			-									
PM4	1	1	1	1	1	1	PM41	PM40	FFF24H	FFH	R/W	
PM5	PM57	PM56	PM55	PM54	PM53	PM52	PM51	PM50	FFF25H	FFH	R/W	
								l 1				
PM6	1	1	1	1	1	1	PM61	PM60	FFF26H	FFH	R/W	
PM8	1	1	1	1	1	PM82	PM81	PM80	FFF28H	FFH	R/W	
1 IVIO		'	'	'	ı	1 1002	1 10101	1 1000	1112011		10,44	
PM9	PM97	PM96	PM95	PM94	PM93	PM92	PM91	PM90	FFF29H	FFH	R/W	
PM10	1	1	1	1	1	1	1	PM100	FFF2AH	FFH	R/W	
		T		T	L	L.	L.					
PM11	1	1	1	1	1	1	PM111	PM110	FFF2BH	FFH	R/W	
DM40			4					DM100	FFFOOL	FFIL	DAM	
PM12	1	1	1	1	1	1	1	PM120	FFF2CH	FFH	R/W	
PM14	PM147	PM146	PM145	PM144	PM143	PM142	PM141	PM140	FFF2EH	FEH	R/W	
PM15	PM157	1	1	1	1	PM152	PM151	PM150	FFF2FH	FFH	R/W	
	PMmn					omn pin I/C			7\			
	0	Output m	ode (outpu	ıt huffar ar	•) to 6, 8 to	12, 14, 15	n = 0 to 7	·)			
	1				'/							
	<u>'</u>	"ipat iiio	Input mode (output buffer off)									

Caution Be sure to set bits 3 to 7 of PM0, bit 7 of PM1, bits 5 to 7 of PM3, bits 2 to 7 of PM4, bits 2 to 7 of PM6, bits 3 to 7 of PM8, bits 1 to 7 of PM10, bits 2 to 7 of PM11, bits 1 to 7 of PM12, and bits 3 to 6 of PM15 to 1.

Figure 4-40 Format of Port Mode Register (78K0R/LH3)

Symbol	7	6	5	4	3	2	1	0	Address	After reset	R/W
PM0	1	1	1	1	1	PM02	PM01	PM00	FFF20H	FFH	R/W
	<u> </u>	T	T	T	T			1			
PM1	PM17	PM16	PM15	PM14	PM13	PM12	PM11	PM10	FFF21H	FFH	R/W
PM2	PM27	PM26	PM25	PM24	PM23	PM22	PM21	PM20	FFF22H	FFH	R/W
1 IVIZ	1 IVIZ1	1 10120	1 IVIZU	1 10124	1 IVIZO	1 IVIZZ	1 IVIZ I	1 10120	1112211	1111	1 1/ VV
РМЗ	1	1	1	PM34	PM33	PM32	PM31	PM30	FFF23H	FFH	R/W
PM4	1	1	1	1	1	1	PM41	PM40	FFF24H	FFH	R/W
PM5	PM57	PM56	PM55	PM54	PM53	PM52	PM51	PM50	FFF25H	FFH	R/W
PM6	1	1	1	1	1	1	PM61	PM60	FFF26H	FFH	R/W
	<u> </u>		<u>'</u>	<u>'</u>	<u>'</u>		1 10101	1 11100	1112011		
PM7	PM77	PM76	PM75	PM74	PM73	PM72	PM71	PM70	FFF27H	FFH	R/W
PM8	PM87	PM86	PM85	PM84	PM83	PM82	PM81	PM80	FFF28H	FFH	R/W
D1.44		D. 400			D. 400	D1400		5,,,,,			
PM9	PM97	PM96	PM95	PM94	PM93	PM92	PM91	PM90	FFF29H	FFH	R/W
PM10	1	1	1	1	1	PM102	PM101	PM100	FFF2AH	FFH	R/W
		<u>I</u>	<u>I</u>	<u>I</u>	<u>I</u>						
PM11	1	1	1	1	1	1	PM111	PM110	FFF2BH	FFH	R/W
		T	T	T	T						
PM12	1	1	1	1	1	1	1	PM120	FFF2CH	FFH	R/W
PM14	DM4.47	DM44C	DM4.45	DM444	DM4.40	PM142	DM4.44	DM140	FFFOFII	FFU	DAM
PIVI14	PM147	PM146	PM145	PM144	PM143	PIVIT42	PM141	PM140	FFF2EH	FEH	R/W
PM15	PM157	1	1	1	1	PM152	PM151	PM150	FFF2FH	FFH	R/W
	PMmn					omn pin I/C					_
		0.1.			•	1 = 0 to 12,	14, 15; n	= 0 to 7)			
	0	-	node (output		1)						
	I	mput mo	out mode (output buffer off)								

Caution Be sure to set bits 3 to 7 of PM0, bits 5 to 7 of PM3, bits 2 to 7 of PM4, bits 2 to 7 of PM6, bits 3 to 7 of PM10, bits 2 to 7 of PM11, bits 1 to 7 of PM12, and bits 3 to 6 of PM15 to 1.

(2) Port registers (Pxx)

These registers write the data that is output from the chip when data is output from a port.

If the data is read in the input mode, the pin level is read. If it is read in the output mode, the output latch value is read. Note.

These registers can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation clears these registers to 00H.

Note It is always 0 and never a pin level that is read out if a port is read during the input mode when P2 and P15 are set to function as an analog input for a A/D converter, and P11 are set to function as an analog input for a D/A converter.

Figure 4-41. Format of Port Register (78K0R/LF3)

Symbol	7	6	5	4	3	2	1	0	Address	After reset	R/W
P0	0	0	0	0	0	P02	P01	P00	FFF00H	00H (output latch)	R/W
i		1	ı	ı	1	1	1	1	Ī		
P1	0	0	P15	P14	P13	P12	P11	P10	FFF01H	00H (output latch)	R/W
.		Doo	B05	B0.4	Doo	Doo	DOL	Boo		0011/	D.444
P2	0	P26	P25	P24	P23	P22	P21	P20	FFF02H	00H (output latch)	H/VV
P3	0	0	0	0	P33	P32	P31	P30	FFF03H	00H (output latch)	R/W
				,					1		
P4	0	0	0	0	0	0	P41	P40	FFF04H	00H (output latch)	R/W
•		1			1	1	1		•		
P5	P57	P56	P55	P54	P53	P52	P51	P50	FFF05H	00H (output latch)	R/W
_		1	<u> </u>	<u> </u>	I	I _	I _	l _	l		
P9	0	0	0	0	0	P92	P91	P90	FFF09H	00H (output latch)	R/W
P10	0	0	0	0	0	0	0	P100	FFF0AH	00H (output latch)	RΜ
1 10	0	0	0		0	0	0	1 100	TITOAIT	oori (output lateri)	11/ **
P11	0	0	0	0	0	0	P111	P110	FFF0BH	00H (output latch)	R/W
'		ı									
P12	0	0	0	P124	P123	P122	P121	P120	FFF0CH	Undefined	R/W^{Note}
1		1	<u> </u>	<u> </u>	ı	ı	ı	1	İ		
P13	0	0	0	0	0	0	0	P130	FFF0DH	00H (output latch)	R/W
P14	P147	P146	P145	P144	P143	P142	P141	P140	FFF0EH	0011 (autout latab)	DAM
F14	F147	F 140	F143	F144	F143	F 142	F141	F140	FFFUER	00H (output latch)	⊓/ VV
P15	P157	0	0	0	0	0	0	0	FFF0FH	00H (output latch)	R/W
									Į.		_
	Pmn				m	= 0 to 5, 9	to 15 ; n =	0 to 7			
		Οι	utput data	control (in	output mo	de)		Input da	ta read (in in	iput mode)	
	0 Output 0 Input low level										
	1	Output 1					Input hig	h level			

Note P121 to P124 are read-only.

Figure 4-42. Format of Port Register (78K0R/LG3)

Symbol	7	6	5	4	3	2	1	0	Address	After reset	R/W
P0	0	0	0	0	0	P02	P01	P00	FFF00H	00H (output latch)	R/W
ī			ı	ı	ı	ı	1				
P1	0	P16	P15	P14	P13	P12	P11	P10	FFF01H	00H (output latch)	R/W
I	D07	Poo	D 05	B0.4	Boo	Boo	DOL	Boo	FF50011	0011/	D.444
P2	P27	P26	P25	P24	P23	P22	P21	P20	FFF02H	00H (output latch)	H/VV
P3	0	0	0	P34	P33	P32	P31	P30	FFF03H	00H (output latch)	R/W
•											
P4	0	0	0	0	0	0	P41	P40	FFF04H	00H (output latch)	R/W
Ī			<u> </u>	<u> </u>	<u> </u>	<u> </u>	l				
P5	P57	P56	P55	P54	P53	P52	P51	P50	FFF05H	00H (output latch)	R/W
P6	0	0	0	0	0	0	P61	P60	FFF06H	00H (output latch)	RΛM
10	-	0	0				101	1 00	111 0011	oor (output lateri)	11/ **
P8	0	0	0	0	0	P82	P81	P80	FFF08H	00H (output latch)	R/W
P9	P97	P96	P95	P94	P93	P92	P91	P90	FFF09H	00H (output latch)	R/W
Ī		<u> </u>	I	I	l	I	l	[]			
P10	0	0	0	0	0	0	0	P100	FFF0AH	00H (output latch)	R/W
P11	0	0	0	0	0	0	P111	P110	FFF0BH	00H (output latch)	RΛM
	Ü		Ŭ	Ŭ	Ŭ	Ŭ		1 110	1110011	oor (output latori)	1000
P12	0	0	0	P124	P123	P122	P121	P120	FFF0CH	Undefined	R/W ^{Note}
			•	•	•	•	1				
P13	0	0	0	0	0	0	0	P130	FFF0DH	00H (output latch)	R/W
_	_	Ι_	l _	l _	l _	l _	I _				
P14	P147	P146	P145	P144	P143	P142	P141	P140	FFF0EH	00H (output latch)	R/W
P15	P157	0	0	0	0	P152	P151	P150	FFF0FH	00H (output latch)	R/W
										,	
	Pmn				m	= 0 to 6, 8	to 15 ; n =	0 to 7			
		Oı	utput data	control (in	output mo	de)		Input da	ta read (in in	put mode)	
	0 Output 0 Input low level										
	1	Output 1					Input hig	jh level			

Note P121 to P124 are read-only.

Figure 4-43. Format of Port Register (78K0R/LH3)

Symbol	7	6	5	4	3	2	1	0	Address	After reset	R/W
P0	0	0	0	0	0	P02	P01	P00	FFF00H	00H (output latch)	R/W
		T	T		T	T	l	l	l		
P1	P17	P16	P15	P14	P13	P12	P11	P10	FFF01H	00H (output latch)	R/W
P2	P27	P26	P25	P24	P23	P22	P21	P20	FFF02H	00H (output latch)	R/W
P3	0	0	0	P34	P33	P32	P31	P30	FFF03H	00H (output latch)	R/W
	_	T _			<u> </u>	<u> </u>	1		l		
P4	0	0	0	0	0	0	P41	P40	FFF04H	00H (output latch)	H/W
P5	P57	P56	P55	P54	P53	P52	P51	P50	FFF05H	00H (output latch)	R/W
		J	l		l	l				, , ,	
P6	0	0	0	0	0	0	P61	P60	FFF06H	00H (output latch)	R/W
	_		I _	_	I _	I _	l _		l		
P7	P77	P76	P75	P74	P73	P72	P71	P70	FFF07H	00H (output latch)	R/W
P8	P87	P86	P85	P84	P83	P82	P81	P80	FFF08H	00H (output latch)	R/W
										,	
P9	P97	P96	P95	P94	P93	P92	P91	P90	FFF09H	00H (output latch)	R/W
1		1	T		T	T	1	1	1		
P10	0	0	0	0	0	P102	P101	P100	FFF0AH	00H (output latch)	R/W
P11	0	0	0	0	0	0	P111	P110	FFF0BH	00H (output latch)	R/W
	•		,	•					1 02	oo (output later.)	,
P12	0	0	0	P124	P123	P122	P121	P120	FFF0CH	Undefined	R/W ^{Note}
1			I	1	1	1	1		· I		
P13	0	0	0	0	0	0	0	P130	FFF0DH	00H (output latch)	R/W
P14	P147	P146	P145	P144	P143	P142	P141	P140	FFF0EH	00H (output latch)	RΛM
1 14	1 147	1 140	1 143	1 144	1 140	1 142	1 141	1 140	TTTOLIT	oori (output lateri)	11/ VV
P15	P157	0	0	0	0	P152	P151	P150	FFF0FH	00H (output latch)	R/W
											_
	Pmn						15 ; n = 0 t				
			utput data	control (in	output mo	de)			ta read (in in	put mode)	_
	0 Output 0 Input low level										
	1 Output 1 Input low level 1 Input low level										

Note P121 to P124 are read-only.

(3) Pull-up resistor option registers (PUxx)

These registers specify whether the on-chip pull-up resistors are to be used or not. On-chip pull-up resistors can be used in 1-bit units only for the bits set to input mode of the pins to which the use of an on-chip pull-up resistor has been specified in these registers. On-chip pull-up resistors cannot be connected to bits set to output mode and bits used as alternate-function output pins, regardless of the settings of these registers.

These registers can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation clears these registers to 00H.

Figure 4-44. Format of Pull-up Resistor Option Register (78K0R/LF3)

Symbol	7	6	5	4	3	2	1	0	Address	After reset	R/W			
PU0	0	0	0	0	0	PU02	PU01	PU00	F0030H	00H	R/W			
PU1	0	0	PU15	PU14	PU13	PU12	PU11	PU10	F0031H	00H	R/W			
PU3	0	0	0	0	PU33	PU32	PU31	PU30	F0033H	00H	R/W			
PU4	0	0	0	0	0	0	PU41	PU40	F0034H	00H	R/W			
PU5	PU57	PU56	PU55	PU54	PU53	PU52	PU51	PU50	F0035H	00H	R/W			
PU9	0	0	0	0	0	PU92	PU91	PU90	F0039H	00H	R/W			
		_	_	_			_							
PU10	0	0	0	0	0	0	0	PU100	F003AH	00H	R/W			
PU12	0	0	0	0	0	0	0	PU120	F003CH	00H	R/W			
		_	_	_			_							
PU14	PU147	PU146	PU145	PU144	PU143	PU142	PU141	PU140	F003EH	00H	R/W			
	PUmn		Pmn pin on-chip pull-up resistor selection											
			(m = 0, 1, 3 to 5, 9, 10, 12, 14; n = 0 to 7)											
	0	On-chip	pull-up res	istor not co	onnected									
	1	On-chip	pull-up res	istor conne	ected									

Figure 4-45. Format of Pull-up Resistor Option Register (78K0R/LG3)

Symbol	7	6	5	4	3	2	1	0	Address	After reset	R/W			
PU0	0	0	0	0	0	PU02	PU01	PU00	F0030H	00H	R/W			
PU1	0	PU16	PU15	PU14	PU13	PU12	PU11	PU10	F0031H	00H	R/W			
PU3	0	0	0	PU34	PU33	PU32	PU31	PU30	F0033H	00H	R/W			
					_	_								
PU4	0	0	0	0	0	0	PU41	PU40	F0034H	00H	R/W			
					_	_								
PU5	PU57	PU56	PU55	PU54	PU53	PU52	PU51	PU50	F0035H	00H	R/W			
					_	_								
PU8	0	0	0	0	0	PU82	PU81	PU80	F0038H	00H	R/W			
PU9	PU97	PU96	PU95	PU94	PU93	PU92	PU91	PU90	F0039H	00H	R/W			
					_	_								
PU10	0	0	0	0	0	0	0	PU100	F003AH	00H	R/W			
PU12	0	0	0	0	0	0	0	PU120	F003CH	00H	R/W			
PU14	PU147	PU146	PU145	PU144	PU143	PU142	PU141	PU140	F003EH	00H	R/W			
	PUmn				Pmn pi	in on-chip	pull-up res	istor selec	tion					
			(m = 0, 1, 3 to 5, 8 to 10, 12, 14; n = 0 to 7)											
	0	On-chip	pull-up res	istor not co	onnected									
	1	On-chip	pull-up res	istor conne	ected									

Figure 4-46. Format of Pull-up Resistor Option Register (78K0R/LH3)

Symbol	7	6	5	4	3	2	1	0	Address	After reset	R/W	
PU0	0	0	0	0	0	PU02	PU01	PU00	F0030H	00H	R/W	
					_							
PU1	PU17	PU16	PU15	PU14	PU13	PU12	PU11	PU10	F0031H	00H	R/W	
			ı	ı	1	ı		1				
PU3	0	0	0	PU34	PU33	PU32	PU31	PU30	F0033H	00H	R/W	
			I	I	I	I		ı				
PU4	0	0	0	0	0	0	PU41	PU40	F0034H	00H	R/W	
			Ī	Ī	l	Ī		 				
PU5	PU57	PU56	PU55	PU54	PU53	PU52	PU51	PU50	F0035H	00H	R/W	
D. 17	DI 177	DI 170	DUZE	DUZ4	DUZO	DI 170	DUZ4	DUZO	F000711	0011	DAM	
PU7	PU77	PU76	PU75	PU74	PU73	PU72	PU71	PU70	F0037H	00H	R/W	
PU8	PU87	PU86	PU85	PU84	PU83	PU82	PU81	PU80	F0038H	00H	R/W	
1 00	1 007	1 000	1 003	1 004	1 000	1 002	1 001	1 000	1 000011	0011	11/44	
PU9	PU97	PU96	PU95	PU94	PU93	PU92	PU91	PU90	F0039H	00H	R/W	
					ļ.							
PU10	0	0	0	0	0	PU102	PU101	PU100	F003AH	00H	R/W	
					Į.							
PU12	0	0	0	0	0	0	0	PU120	F003CH	00H	R/W	
			_	_		_						
PU14	PU147	PU146	PU145	PU144	PU143	PU142	PU141	PU140	F003EH	00H	R/W	
											1	
	PUmn				•	•	•	istor select				
		0 1:	(m = 0, 1, 3 to 5, 7 to 10, 12, 14; n = 0 to 7) On-chip pull-up resistor not connected									
	0		<u> </u>									
	1	On-chip	pull-up res	istor conne	ected							

• 78K0R/LF3

• 78K0R/LH3

(4) Port input mode registers (PIMx)

PIM1 and PIM7 registers set the input buffer of P10, P11, P14, P15, P75, or P76 in 1-bit units.

TTL input buffer can be selected during serial communication with an external device of the different potential.

These registers can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation clears these registers to 00H.

Figure 4-47. Format of Port Input Mode Register

Symbol	7	6	5	4	3	2	1	0	Address	After reset	R/W
PIM1	0	0	PIM15	PIM14	0	0	PIM11	PIM10	F0041H	00H	R/W
• 78K0	R/LG3										

Symbol	7	6	5	4	3	2	1	0	Address	After reset	R/W
PIM1	0	0	PIM15	PIM14	0	0	PIM11	PIM10	F0041H	00H	R/W

Symbol	7	6	5	4	3	2	1	0	Address	After reset	R/W
PIM1	0	0	PIM15	PIM14	0	0	PIM11	PIM10	F0041H	00H	R/W
			T						ı		
DIM7	^	DIM76	DIM75	Λ	0	0	0	0	E0047H	00H	D/M

PIMmn	Pmn pin input buffer selection
	(m = 1 and 7; n = 0, 1, 4 to 6)
0	Normal input buffer
1	TTL input buffer

(5) Port output mode registers (POMx)

These registers set the output mode of P10 to P15, P75, P77, P80, or P82 in 1-bit units.

N-ch open drain output (V_{DD} tolerance) mode can be selected during serial communication with an external device of the different potential, and for the SDA10, SDA20 pin during simplified I²C communication with an external device of the same potential.

These registers can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation clears these registers to 00H.

Figure 4-48. Format of Port Output Mode Register

• 78K0	R/LF3												
Symbol	7	6	5	4	3	2	1	0	Address	After reset	R/W		
POM1	0	0	POM15	POM14	POM13	POM12	POM11	POM10	F0051H	00H	R/W		
• 78K0	R/LG3												
Symbol	7	6	5	4	3	2	1	0	Address	After reset	R/W		
POM1	0	0	POM15	POM14	POM13	POM12	POM11	POM10	F0051H	00H	R/W		
POM8	0	0	0	0	0	POM82	0	POM80	F0058H	00H	R/W		
• 78K0	PR/LH3 7	6	5	4	3	2	1	0	Address	After reset	R/W		
POM1	0	0	POM15	POM14	POM13	POM12	POM11	POM10	F0051H	00H	R/W		
POM7	POM77	0	POM75	0	0	0	0	0	F0057H	00H	R/W		
-		-											
POM8	0	0	0	0	0	POM82	0	POM80	F0058H	00H	R/W		
	POMmn					mn pin out = 1, 7, and							
	0	Normal o	ormal output mode										
	1	N-ch ope	en-drain ou	tput (VDD t	olerance) ı	mode							

(6) A/D port configuration register (ADPC)

This register switches the ANIO/AMP0-/P20 to ANI7/AMP2O/P27, ANI8/AMP2+/P150 to ANI10/P152, ANI15/AVREFM/P157 pins to analog input or digital I/O of port.

ADPC can be set by an 8-bit memory manipulation instruction.

Reset signal generation sets this register to 10H.

Figure 4-49. Format of A/D Port Configuration Register (ADPC)

 Address: F0017H
 After reset: 10H
 R/W

 Symbol
 7
 6
 5
 4
 3
 2
 1
 0

 ADPC
 0
 0
 0
 ADPC4
 ADPC3
 ADPC2
 ADPC1
 ADPC0

	ADP	ADP	ADP	ADP	ADP				Ana	log inpu	t (A)/dig	ital I/O (D) switc	hing			
	C4	СЗ	C2	C1	C0		Port	15					Por	t 2			
						ANI15 /AV _{REFM} /P157	ANI10 /P152	ANI9 /P151	ANI8 /AMP2+ /P150	ANI7 /AMP2O /P27	ANI6 /AMP2- /P26	ANI5 /AMP1+ /P25	ANI4 /AMP1O /P24	ANI3 /AMP1- /P23	ANI2 /AMP0+ /P22	ANI1 /AMP0O /P21	ANIO /AMPO- /P20
	0	0	0	0	0	Α	Α	Α	Α	Α	Α	Α	Α	A	Α	Α	Α
	0	0	0	0	1	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	D
	0	0	0	1	0	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	D	D
	0	0	0	1	1	Α										D	
	0	0	1	0	0	Α	Α	Α	Α	Α	Α	Α	Α	D	D	D	D
	0	0	1	0	1	Α	Α	Α	Α	Α	Α	Α	D	D	D	D	D
	0	0	1	1	0	Α	Α	Α	Α	Α	Α	D	D	D	D	D	D
Note→	0	0	1	1	1	Α	Α	Α	Α	Α	D	D	D	D	D	D	D
Note→	0	1	0	0	0	Α	Α	Α	Α	D	D	D	D	D	D	D	D
Note→	0	1	0	0	1	Α	Α	Α	D	D	D	D	D	D	D	D	D
Note→	0	1	0	1	0	Α	Α	D	D	D	D	D	D	D	D	D	D
	0	1	1	1	1	Α	D	D	D	D	D	D	D	D	D	D	D
	1	0	0	0	0	D	D	D	D	D	D	D	D	D	D	D	D
	Ot	her th	nan the	e abo	ve	Setting	prohibi	ted									

Note This setting is prohibited for 78K0R/LF3.

- Cautions 1. Set a channel to be used for A/D conversion in the input mode by using port mode registers 2 and 15 (PM2, PM15).
 - 2. Do not set the pin that is set by ADPC as digital I/O by analog input channel specification register (ADS).

(7) Port function register (PFALL)

This register sets whether to use pins P50 to P57, P90 to P97, P100 to P102, and P140 to P147 as port pins (other than segment output pins) or segment output pins.

PFALL is set using a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation sets PFALL to 00H.

Remark The port pins to be used alternatively with the segment output pins vary, depending on the product.

78K0R/LF3: P50 to P57, P90 to P92, P100, P140 to P147
78K0R/LG3: P50 to P57, P90 to P97, P100, P140 to P147

• 78K0R/LH3: P50 to P57, P90 to P97, P100 to P102, P140 to P147

Figure 4-50. Format of Port Function Register (PFALL) (1/2)

Address: F0080H After reset: 00H R/W Symbol 0 6 5 2 3 1 PFALL PF9H^{Note} PF14H PF14L PF10 PF9L PF5H PF5L 0

PF14H Port/segment outputs specification of the P144 to P147 pins		Port/segment outputs specification of the P144 to P147 pins
	0	Used the P144 to P147 pins as port (other than segment output)
	1	Used the P144 to P147 pins as segment output

PF14L Port/segment outputs specification of the P14		Port/segment outputs specification of the P140 to P143 pins
	0	Used the P140 to P143 pins as port (other than segment output)
	1	Used the P140 to P143 pins as segment output

PF10 P		Port/segment outputs specification of the P100 to P102 pins
	0	Used the P100 to P102 pins as port (other than segment output)
	1	Used the P100 to P102 pins as segment output

PF9H	Port/segment outputs specification of the P94 to P97 pins
0	Used the P94 to P97 pins as port (other than segment output)
1	Used the P94 to P97 pins as segment output

PF9L	Port/segment outputs specification of P90 to P93 pins
0	Used the P90 to P93 pins as port (other than segment output)
1	Used the P90 to P93 pins as segment output

Note 78K0R/LG3, 78K0R/LH3 only

Figure 4-50. Format of Port Function Register (PFALL) (2/2)

PF5H Port/segment outputs specification of the P54 to P57 pins		Port/segment outputs specification of the P54 to P57 pins
ſ	0	Used the P54 to P57 pins as port (other than segment output)
Ī	1	Used the P54 to P57 pins as segment output

PF5L Port/segment outputs specification of P50 to P53 pins		Port/segment outputs specification of P50 to P53 pins
	0	Used the P50 to P53 pins as port (other than segment output)
	1	Used the P50 to P53 pins as segment output

Caution For 78K0R/LF3, bits 3 and 7 must be set to 0. For 78K0R/LG3 and 78K0R/LH3, bit 7 must be set to 0.

(8) Input switch control register (ISC)

Bits 0 and 1 of ISC are used for linking with an external interrupt or a timer array unit when performing a LIN-bus communication operation with UART3.

When bit 0 is set to 1, the input signal of the serial data input (RxD3) pin is selected as an external interrupt (INTP0) that can be used to detect a wakeup signal.

When bit 1 is set to 1, the input signal of the serial data input (RxD3) pin is selected as a timer input, so that the pulse widths of a sync break field and a sync field can be measured by the timer.

Bits 2 to 4 of ISC are used to prevent through current from entering when using the TI04/SEGxx/P53, TI02/SEGxx/P52, and RxD3/SEGxx/P50 pins as segment outputs or port outputs.

The segment output pins to be used alternatively with the TI04, TI02, and RxD3 pins are internally connected with a Schmitt trigger buffer. When using these pins as segment outputs or port outputs, bits 2 to 4 of ISC must be set to 0 (prohibiting input to Schmitt trigger buffers) in order to prevent through current from entering.

ISC can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation clears this register to 00H.

Remark The segment output pins to be used alternatively with the Tl02, Tl04, and RxD3 pins vary, depending on the product.

78K0R/LF3: TI04/SEG27/P53, TI02/SEG28/P52, RxD3/SEG30/P50
 78K0R/LG3: TI04/SEG36/P53, TI02/SEG37/P52, RxD3/SEG39/P50
 78K0R/LH3: TI04/SEG50/P53, TI02/SEG51/P52, RxD3/SEG53/P50

Figure 4-51. Format of Input Switch Control Register (ISC)

Address	: FFF3CH	After reset: 00H	R/W					
Symbol	7	6	5	4	3	2	1	0
ISC	0	0	0	ISC4	ISC3	ISC2	ISC1	ISC0

ISC4	TI04/SEGxx/P53 schmitt trigger buffer control	
0	Disables input	
1	Enables input	

ISC3	TI02/SEGxx/P52 schmitt trigger buffer control	
0	Disables input	
1	Enables input	

	ISC2	RxD3/SEGxx/P50 schmitt trigger buffer control
Ī	0	Disables input
ſ	1	Enables input

ISC1	Switching channel 7 input of timer array unit
0	Uses the input signal of the TI07 pin as a timer input (normal operation).
1	Input signal of RxD3 pin is used as timer input (wakeup signal detection).

L	ISC0	Switching external interrupt (INTP0) input
	0	Uses the input signal of the INTP0 pin as an external interrupt (normal operation).
Ī	1	Uses the input signal of the RxD3 pin as an external interrupt
		(to measure the pulse widths of the sync break field and sync field).

Caution Be sure to clear bits 5 to 7 to "0".

To use the TI04/SEGxx/P53, TI02/SEGxx/P52, and RxD3/SEGxx/P50 pins, set the PF5L and ISCn (n = 2 to 4) bits as follows, according to the function to be used.

PF5L	ISCn	Pin function			
0	0	Port output (default)			
0	1	Port input, timer input, or serial data input			
1	0	Segment output			
1	1	Setting prohibited			

4.4 Port Function Operations

Port operations differ depending on whether the input or output mode is set, as shown below.

4.4.1 Writing to I/O port

(1) Output mode

A value is written to the output latch by a transfer instruction, and the output latch contents are output from the pin.

Once data is written to the output latch, it is retained until data is written to the output latch again.

The data of the output latch is cleared when a reset signal is generated.

(2) Input mode

A value is written to the output latch by a transfer instruction, but since the output buffer is off, the pin status does not change.

Once data is written to the output latch, it is retained until data is written to the output latch again.

The data of the output latch is cleared when a reset signal is generated.

4.4.2 Reading from I/O port

(1) Output mode

The output latch contents are read by a transfer instruction. The output latch contents do not change.

(2) Input mode

The pin status is read by a transfer instruction. The output latch contents do not change.

4.4.3 Operations on I/O port

(1) Output mode

An operation is performed on the output latch contents, and the result is written to the output latch. The output latch contents are output from the pins.

Once data is written to the output latch, it is retained until data is written to the output latch again.

The data of the output latch is cleared when a reset signal is generated.

(2) Input mode

The pin level is read and an operation is performed on its contents. The result of the operation is written to the output latch, but since the output buffer is off, the pin status does not change.

The data of the output latch is cleared when a reset signal is generated.



4.4.4 Connecting to external device with different power potential (2.5 V, 3 V)

When parts of ports 1, 7, and 8 operate with $V_{DD} = 4.0 \text{ V}$ to 5.5 V, I/O connections with an external device that operates on a 2.5V or 3 V power supply voltage are possible.

Regarding inputs, CMOS/TTL switching is possible on a bit-by-bit basis by port input mode registers (PIM1 and PIM7).

Moreover, regarding outputs, different power potentials can be supported by switching the output buffer to the N-ch open drain (VDD withstand voltage) by the port output mode registers (POM1, POM7 and POM8).

(1) Setting procedure when using I/O pins of UART1, UART2 CSI00, CSI01, CSI10, and CSI20 functions

(a) Use as 2.5V or 3 V input port

- <1> After reset release, the port mode is the input mode (Hi-Z).
- <2> If pull-up is needed, externally pull up the pin to be used (on-chip pull-up resistor cannot be used).

In case of UART1: P14
In case of UART2: P11
In case of CSI01: P75, P76
In case of CSI10: P15, P14
In case of CSI20: P10, P11

- <3> Set the corresponding bit of the PIMn register to 1 to switch to the TTL input buffer.
- <4> VIH/VIL operates on a 2.5V or 3 V operating voltage.

Remark n = 1, 7

(b) Use as 2.5V or 3 V output port

- <1> After reset release, the port mode changes to the input mode (Hi-Z).
- <2> Pull up externally the pin to be used (on-chip pull-up resistor cannot be used).

In case of UART1: P13
In case of UART2: P12
In case of CSI00: P80, P82
In case of CSI01: P75, P77
In case of CSI10: P15, P13
In case of CSI20: P10, P12

- <3> Set the output latch of the corresponding port to 1.
- <4> Set the corresponding bit of the POMn register to 1 to set the N-ch open drain output (VDD withstand voltage) mode.
- <5> Set the output mode by manipulating the PMn register.

 At this time, the output data is high level, so the pin is in the Hi-Z state.
- <6> Operation is done only in the low level according to the operating status of the serial array unit.

Remark n = 1, 7, 8

(2) Setting procedure when using I/O pins of simplified IIC10, IIC20 functions

- <1> After reset release, the port mode is the input mode (Hi-Z).
- <2> Externally pull up the pin to be used (on-chip pull-up resistor cannot be used).

In case of simplified IIC10: P14, P15 In case of simplified IIC20: P11, P10

- <3> Set the output latch of the corresponding port to 1.
- <4> Set the corresponding bit of the POM1 register to 1 to set the N-ch open drain output (VDD withstand voltage) mode.
- <5> Set the corresponding bit of the PM1 register to the output mode (data I/O is possible in the output mode). At this time, the output data is high level, so the pin is in the Hi-Z state.
- <6> Enable the operation of the serial array unit and set the mode to the simplified I²C mode.

4.5 Settings of Port Mode Register and Output Latch When Using Alternate Function

To use the alternate function of a port pin, set the port mode register and output latch as shown in Table 4-11.

Table 4-11. Settings of Port Mode Register and Output Latch When Using Alternate Function (1/5)

LF3	LG3	LH3	Pin Name	Alternate Function		PFALL	ISC	PM××	P××
ω	చ	చ		Function Name	I/O	(PFxxx)	(ISCx)		
√	V		P00	CAPH	Output	_	_	×	×
√	V		P01	CAPL	Output	-	_	×	×
√	V	V	P02	V _{LC3}	I/O	-	-	×	×
√	V	V	P10	SCK20	Input	-	-	1	×
					Output	-	_	0	1
				SCL20	I/O	-	-	0	1
√	√	1 1	P11	SI20	Input	-	_	1	×
				RxD2	Input	-	-	1	×
				SDA20	I/O	-	_	0	1
				INTP6	Input	-	-	1	×
√	1	V	P12	SO20	Output	-	-	0	1
				TxD2	Output	-	-	0	1
				TO02	Output	-	-	0	0
√	1	1	P13	SO10	Output	-	Î	0	1
				TxD1	Output	-	_	0	1
				TO04	Output	-	-	0	0
		\checkmark	P14	SI10	Input	-	Î	1	×
				RxD1	Input	-	ı	1	×
				SDA10	I/O	-	Î	0	1
				INTP4	Input	-		1	×
$\sqrt{}$			P15	SCK10	Input	=	-	1	×
					Output	-	=	0	1
				SCL10	I/O	=		0	1
				INTP7	Input	-	-	1	×
_	V	V	P16	TI05	Input	-	-	1	×
				TO05	Output	-	=	0	0
L				INTP10	Input	=	-	1	×

Remark ×: don't care

-: Not applicable

PFALL: Port function register ISC: Input switch control register

PM×x: Port mode register P×x: Port output latch

Table 4-11. Settings of Port Mode Register and Output Latch When Using Alternate Function (2/5)

LF3	LG3	LH3	Pin Name	Alternate Function		PFALL	ISC	PM××	P××
ω	చ	ß		Function Name	I/O	(PFxxx)	(ISCx)		
		1	P20 to 25 ^{Note}	ANI0-ANI5	Input	-	-	1	×
				AMP0-, AMP0+, AMP1-,	Input	_	-	1	×
				AMP1+					
				AMP0O, AMP1O	Output	-	-	1	×
√	1	1	P26 ^{Note}	ANI6	Input	_	-	1	×
_				AMP2-	Input	-	-	1	×
-	1	1	P27 ^{Note}	ANI7	Input	_	-	1	×
				AMP2O	Output	_	-	1	×
√	1	1	P30	TI03	Input	_	-	1	×
				TO00	Output	_	-	0	0
				RTC1HZ	Output	-	-	0	0
				INTP1	Input	-	-	1	×
\checkmark	$\sqrt{}$		P31	TI00	Input	=	=	1	×
				TO03	Output	=	=	0	0
				RTCDIV	Output	-	=	0	0
				RTCCL	Output	=	=	0	0
				PCLBUZ1	Output	=	=	0	0
				INTP2	Input	=	=	1	×
	$\sqrt{}$		P32	TI01	Input	-	-	1	×
				TO01	Output	=	=	0	0
				INTP5	Input	=	=	1	×
				PCLBUZ0	Output	-	-	0	0
$\sqrt{}$	$\sqrt{}$		P33	TI07	Input	=	ISC1=0	1	×
				TO07	Output	-	-	0	0
				INTP3	Input	_	-	1	×
_	$\sqrt{}$		P34	TI06	Input	-	-	1	×
				TO06	Output	-	-	0	0
L				INTP8	Input	=	=	1	×

Note The function of the P20/ANI0/AMP0-, P21/ANI1/AMP0O, P22/ANI2/AMP0+, P23/ANI3/AMP1-, P24/ANI4/AMP1O, P25/ANI5/AMP1+, P26/ANI6 pins can be selected by using the A/D port configuration register (ADPC), port mode register 2 (PM2), analog input channel specification register (ADS), and operational amplifier control register (OAC). Refer to **4.2.3 Port 2**.

Remark ×: don't care

Not applicable

PFALL: Port function register ISC: Input switch control register

PM×x: Port mode register P×x: Port output latch

Table 4-11. Settings of Port Mode Register and Output Latch When Using Alternate Function (3/5)

LF3	LG3	LH3	Pin Name	Alternate Function		PFALL	ISC	PM××	Pxx
ω	ద	ω		Function Name	I/O	(PFxxx)	(ISCx)		
√		V	P40	TOOL0	I/O	-	_	×	×
√	√	V	P41	TOOL1	Output	_	_	×	×
√		V	P50 ^{Note 1}	RxD3	Input	PF5L=0	ISC2=1 ^{Note 2}	1	×
$\sqrt{}$	V	V	P51 ^{Note 1}	TxD3	Output		_	0	1
\checkmark	√	V	P52 ^{Note 1}	TI02	Input		ISC3=1	1	×
$\sqrt{}$	1	V	P53 ^{Note 1}	TI04	Input		ISC4=1	1	×
_		V	P60	SCL0	I/O	-	-	0	0
_	√	V	P61	SDA0	I/O	-	-	0	0
_	-	V	P70 to P74	KR0 to KR4	Input	_	-	1	×
_	-	V	P75	KR5	Input	-	-	1	×
				SCK01	Input	-	-	1	×
					Output	-	-	0	1
-	-		P76	KR6	Input	-	-	1	×
				SI01	Input	-	=	1	×
-	-		P77	KR7	Input	-	=	1	×
				SO01	Output	-	=	0	1
_			P80	SCK00	Input	_	-	1	×
					Output	=	=	0	1
				INTP11	Input	-	=	1	×
-			P81	RxD0	Input	-	=	1	×
				SI00	Input	-	=	1	×
				INTP9	Input	-	=	1	×
-	\checkmark		P82	TxD0	Output	=	=	0	1
				SO00	Output	_	-	0	1
-	_		P84	TI10	Input	_	-	1	×
				TO10	Output	=	=	0	0
-	1		P85	TI11	Input	=	=	1	×
				TO11	Output	-	=	0	0

Notes 1. Refer to Table 4-11 Settings of Port Mode Register and Output Latch When Using Alternate Function (5/5) about the segment output (SEGxx).

2. The RxD3 input can be set as the input source of an external interrupt input (INTP0) by setting ISC0 = 1. The RxD3 input can be set as the input source of a timer input (TI07) by setting ISC1 = 1.

Remark ×: don't care

-: Not applicable

PFALL: Port function register ISC: Input switch control register

PM××: Port mode register P××: Port output latch

PFALL ISC $PM\times\times$ F3 Pin Name Alternate Function LH3 LG3 **Function Name** I/O (PFxxx) (ISCx) P86 $\sqrt{}$ TI12 Input 1 × TO12 Output 0 0 P87 TI13 Input 1 X TO13 Output 0 0 $\sqrt{}$ $\sqrt{}$ P110, P111 ANO0, ANO1 Output 0 INTP0^{Note 1} P120 ISC0 = 0Input 1 × EXLVI^{Note 1} Input 1 × X1^{Note 1} P121 × $\sqrt{}$ $\sqrt{}$ P122 X2^{Note 1} _ _ X EXCLK^{Note 1} Input XT1^{Note 1} $\sqrt{}$ $\sqrt{}$ P123 × XT2^{Note 1} $\sqrt{}$ $\sqrt{}$ P124 × × P150^{Note 2} ANI8 Input 1 AMP2+ Input 1 P151, P152^{Note 2} ANI9, ANI10 Input 1 $\sqrt{}$ $\sqrt{}$ $\sqrt{}$ P157^{Note 2} ANI15 Input _ _ 1 × AVREFM Input

Table 4-11. Settings of Port Mode Register and Output Latch When Using Alternate Function (4/5)

- Notes 1. To use the P121 to P124 pins for main system clock resonator connection (X1, X2), subsystem clock resonator connection (XT1, XT2), or main system clock external clock input (EXCLK), the X1 oscillation mode, XT1 oscillation mode, or external clock input mode must be set, respectively, by using the clock operation mode control register (CMC). CMC can be written only once after reset release (for details, refer to 5.3 (1) Clock operation mode control register (CMC)). The reset value of CMC is 00H (both P121 to P124 are input port pins).
 - 2. The P150/ANI8/AMP2+, P151/ANI9, P152/ANI10, P157/ANI15/AVREFM pins are as shown below depending on the settings of the A/D port configuration register (ADPC), port mode register 2 (PM2), analog input channel specification register (ADS), operational amplifier control register (OAC), and analog reference voltage control register (ADVRC). Refer to 4.2.16 Port 15.

Remark ×: don't care

> -: Not applicable

PFALL: Port function register

Input switch control register

PM××: Port mode register P××: Port output latch

Table 4-11. Settings of Port Mode Register and Output Latch When Using Alternate Function (5/5)

LF3	LG3	LH3	Pin Name	Alternate Funct	ion	PFALL	ISC	PM××	P××
ω	ద	ω		Function Name I/O		(PFxxx)	(ISCx)		
V	-	_	P50 ^{Note}	SEG30	Output	PF5L=1	ISC2 = 0	×	×
			P51 ^{Note}	SEG29	Output	PF5L=1	-	×	×
			P52 ^{Note}	SEG28	Output	PF5L=1	ISC3 = 0	×	×
			P53 ^{Note}	SEG27	Output	PF5L=1	ISC4 = 0	×	×
			P54 to 57	SEG26 to SEG23	Output	PF5H=1	-	×	×
			P90 to 92	SEG22 to SEG20	Output	PF9L=1	-	×	×
			P140 to 143	SEG19 to SEG16	Output	PF14L=1	-	×	×
			P144 to 147	SEG15 to SEG12	Output	PF14H=1	-	×	×
			P100	SEG11	Output	PF10=1	-	×	×
_	V	-	P50 ^{Note}	SEG39	Output	PF5L=1	ISC2 = 0	×	×
			P51 ^{Note}	SEG38	Output	PF5L=1	-	×	×
			P52 ^{Note}	SEG37	Output	PF5L=1	ISC3 = 0	×	×
			P53 ^{Note}	SEG36	Output	PF5L=1	ISC4 = 0	×	×
			P54 to 57	SEG35 to SEG32	Output	PF5H=1	=	×	×
			P90 to 93	SEG31 to SEG28	Output	PF9L=1	=	×	×
			P94 to 97	SEG27 to SEG24	Output	PF9H=1	=	×	×
			P140 to 143	SEG23 to SEG20	Output	PF14L=1	=	×	×
			P144 to 147	SEG19 to SEG16	Output	PF14H=1	=	×	×
			P100	SEG15	Output	PF10=1	=	×	×
-	-		P50 ^{Note}	SEG53	Output	PF5L=1	ISC2 = 0	×	×
			P51 ^{Note}	SEG52	Output	PF5L=1	-	×	×
			P52 ^{Note}	SEG51	Output	PF5L=1	ISC3 = 0	×	×
			P53 ^{Note}	SEG50	Output	PF5L=1	ISC4 = 0	×	×
			P54 to 57	SEG49 to SEG46	Output	PF5H=1	-	×	×
			P90 to 93	SEG45 to SEG42	Output	PF9L=1	-	×	×
			P94 to 97	SEG41 to SEG38	Output	PF9H=1	_	×	×
			P140 to 143	SEG37 to SEG34	Output	PF14L=1	=	×	×
			P144 to 147	SEG33 to SEG30	Output	PF14H=1	-	×	×
			P100 to 102	SEG29 to SEG27	Output	PF10=1	-	×	×

Note For alternate function other than the segment output (SEGxx), refer to Table 4-11 Settings of Port Mode Register and Output Latch When Using Alternate Function (3/5).

Remark x: don't care

-: Not applicable

PFALL: Port function register ISC: Input switch control register

PM××: Port mode register P××: Port output latch

4.6 Cautions on 1-bit Manipulation Instruction for Port Register n (Pn)

When a 1-bit manipulation instruction is executed on a port that provides both input and output functions, the output latch value of an input port that is not subject to manipulation may be written in addition to the targeted bit.

Therefore, it is recommended to rewrite the output latch when switching a port from input mode to output mode.

<Example> When P10 is an output port, P11 to P17 are input ports (all pin statuses are high level), and the port

latch value of port 1 is 00H, if the output of output port P10 is changed from low level to high level via a

1-bit manipulation instruction, the output latch value of port 1 is FFH.

Explanation: The targets of writing to and reading from the Pn register of a port whose PMnm bit is 1 are the output latch and pin status, respectively.

A 1-bit manipulation instruction is executed in the following order in the 78K0R/Lx3 Microcontrollers.

- <1> The Pn register is read in 8-bit units.
- <2> The targeted one bit is manipulated.
- <3> The Pn register is written in 8-bit units.

In step <1>, the output latch value (0) of P10, which is an output port, is read, while the pin statuses of P11 to P17, which are input ports, are read. If the pin statuses of P11 to P17 are high level at this time, the read value is FEH.

The value is changed to FFH by the manipulation in <2>.

FFH is written to the output latch by the manipulation in <3>.

1-bit manipulation instruction (set1 P1.0) Low-level output High-level output is executed for P10 bit. P11 to P17 = P11 to P17 • Pin status: High-level Pin status: High-level Port 1 output latch Port 1 output latch 0 0 0 0 0 0 0 0 1 1 1 1 1 1-bit manipulation instruction for P10 bit <1> Port register 1 (P1) is read in 8-bit units.

• In the case of P10, an output port, the value of the port output latch (0) is read.

Figure 4-52. Bit Manipulation Instruction (P10)

<3> Write the results of <2> to the output latch of port register 1 (P1) in 8-bit units.

CHAPTER 5 CLOCK GENERATOR

5.1 Functions of Clock Generator

The clock generator generates the clock to be supplied to the CPU and peripheral hardware.

The following three kinds of system clocks and clock oscillators are selectable.

(1) Main system clock

<1> X1 oscillator

This circuit oscillates a clock of fx = 2 to 20 MHz by connecting a resonator to X1 and X2.

Oscillation can be stopped by executing the STOP instruction or setting of MSTOP (bit 7 of the clock operation status control register (CSC)).

<2> Internal high-speed oscillator Note

This circuit oscillates clocks of $f_{IH} = 1$ MHz (TYP.) or $f_{IH} = 8$ MHz (TYP.). After a reset release, the CPU always starts operating with this internal high-speed oscillation clock. Oscillation can be stopped by executing the STOP instruction or setting HIOSTOP (bit 0 of CSC).

<3> 20 MHz internal high-speed oscillation clock oscillator Note

This circuit oscillates a clock of $f_{\text{IH}20}$ = 20 MHz (TYP.). Oscillation can be started by setting bit 0 (DSCON) of the 20 MHz internal high-speed oscillation control register (DSCCTL) to 1 with $V_{\text{DD}} \geq 2.7 \text{ V}$. Oscillation can be stopped by setting DSCON to 0.

Note To use the internal high-speed oscillation clock, use the option byte to set the frequency (1 MHz, 8 MHz, or 20 MHz) in advance (for details, see **CHAPTER 26 OPTION BYTE**). Also, the internal high-speed oscillator automatically starts oscillating after reset release. To use the 20 MHz internal high-speed oscillator to operate the microcontroller, oscillation is started by setting bit 0 (DSCON) of the 20 MHz internal high-speed oscillation control register (DSCCTL) to 1.

An external main system clock ($f_{EX} = 2$ to 20 MHz) can also be supplied from the EXCLK/X2/P122 pin. An external main system clock input can be disabled by executing the STOP instruction or setting of MSTOP.

As the main system clock, a high-speed system clock (X1 clock or external main system clock) or internal high-speed oscillation clock can be selected by setting of MCM0 (bit 4 of the system clock control register (CKC)).

Remark fx: X1 clock oscillation frequency

fін: Internal high-speed oscillation clock frequency

fih20: 20 MHz internal high-speed oscillation clock frequency

fex: External main system clock frequency

(2) Subsystem clock

• XT1 clock oscillator

This circuit oscillates a clock of $f_{SUB} = 32.768$ kHz by connecting a 32.768 kHz resonator to XT1 and XT2. Oscillation can be stopped by setting XTSTOP (bit 6 of CSC).

(3) Internal low-speed oscillation clock (clock for watchdog timer)

• Internal low-speed oscillator

This circuit oscillates a clock of fill = 30 kHz (TYP.).

The internal low-speed oscillation clock cannot be used as the CPU clock. The only hardware that operates with the internal low-speed oscillation clock is the watchdog timer.

Oscillation is stopped when the watchdog timer stops.

Remarks 1. fsub: Subsystem clock frequency

fil: Internal low-speed oscillation clock frequency

- 2. The watchdog timer stops in the following cases.
 - When bit 4 (WDTON) of an option byte (000C0H) = 0
 - If the HALT or STOP instruction is executed when bit 4 (WDTON) of an option byte (000C0H) = 1 and bit 0 (WDSTBYON) = 0

5.2 Configuration of Clock Generator


The clock generator includes the following hardware.

Table 5-1. Configuration of Clock Generator

Item	Configuration
Control registers	Clock operation mode control register (CMC) Clock operation status control register (CSC) Oscillation stabilization time counter status register (OSTC) Oscillation stabilization time select register (OSTS) System clock control register (CKC)
	20 MHz internal high-speed oscillation control register (DSCCTL) Peripheral enable registers 0 (PER0) Operation speed mode control register (OSMC)
Oscillators	X1 oscillator XT1 oscillator Internal high-speed oscillator Internal low-speed oscillator

78K0R/Lx3

Figure 5-1. Block Diagram of Clock Generator



Remark fx: X1 clock oscillation frequency

fін: Internal high-speed oscillation clock frequency

fiнн: 1 MHz internal high-speed oscillation clock frequency fiнв: 8 MHz internal high-speed oscillation clock frequency fiндо: 20 MHz internal high-speed oscillation clock frequency

fex: External main system clock frequency
fmx: High-speed system clock frequency

fmain: Main system clock frequency

fmainc: Main system selection clock frequency

fxT: XT1 clock oscillation frequency fsub: Subsystem clock frequency

fsubc: Subsystem selection clock frequency fclk: CPU/peripheral hardware clock frequency fill: Internal low-speed oscillation clock frequency

5.3 Registers Controlling Clock Generator

The following eight registers are used to control the clock generator.

- Clock operation mode control register (CMC)
- Clock operation status control register (CSC)
- · Oscillation stabilization time counter status register (OSTC)
- Oscillation stabilization time select register (OSTS)
- System clock control register (CKC)
- 20 MHz internal high-speed oscillation control register (DSCCTL)
- Peripheral enable register 0 (PER0)
- Operation speed mode control register (OSMC)

(1) Clock operation mode control register (CMC)

This register is used to set the operation mode of the X1/P121, X2/EXCLK/P122, XT1/P123, and XT2/P124 pins, and to select a gain of the oscillator.

CMC can be written only once by an 8-bit memory manipulation instruction after reset release. This register can be read by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation clears this register to 00H.

Figure 5-2. Format of Clock Operation Mode Control Register (CMC)

Address: FFFA0H After reset: 00H R/W Symbol 7 6 5 3 2 1 0 CMC **EXCLK OSCSEL OSCSELS** AMPHS1 AMPHS0 **AMPH**

EXCLK	OSCSEL	High-speed system clock pin operation mode	X1/P121 pin	X2/EXCLK/P122 pin	
0	0	Input port mode	Input port		
0	1	X1 oscillation mode	Crystal/ceramic resonator connection		
1	0	Input port mode	Input port		
1	1	External clock input mode	e Input port External clock input		

OSCSELS	Subsystem clock pin operation mode	XT1/P123 pin XT2/P124 pin		
0	Input port mode Input port			
1	XT1 oscillation mode	Crystal resonator connec	tion	

AMPHS1	AMPHS0	XT1 oscillator oscillation mode selection	
0	0	Low-consumption oscillation	
0	1	Normal oscillation	
1	0	per-low-consumption oscillation	
1	1		

	AMPH	Control of high-speed system clock oscillation frequency				
	0	$2 \text{ MHz} \leq f_{MX} \leq 10 \text{ MHz}$				
I	1	10 MHz $<$ f _{MX} \le 20 MHz				

Remark fmx: High-speed system clock frequency

Cautions 1. CMC can be written only once after reset release, by an 8-bit memory manipulation instruction.

- 2. After reset release, set CMC before X1 or XT1 oscillation is started as set by the clock operation status control register (CSC).
- 3. Be sure to set AMPH to 1 if the X1 clock oscillation frequency exceeds 10 MHz.
- 4. To use CMC with its initial value (00H), be sure to set it to 00H after releasing reset in order to prevent malfunction when a program loop occurs.
- 5. The XT1 oscillator is designed as a low-gain circuit for achieving low-power consumption. Note the following points when designing the XT1 oscillator.
 - The pins and circuit board include parasitic capacitance. Therefore, confirm that there are no problems by performing oscillation evaluation on the circuit board to be actually used.
 - When low-consumption oscillation or super-low-consumption oscillation is selected, lower power consumption than when selecting normal oscillation can be achieved. However, in this case, the XT1 oscillation margin is reduced, so perform sufficient oscillation evaluation of the resonator to be used for XT1 oscillation before using the resonator.

(Cautions are continued on the next page.)



- Keep the wiring length between the XT1 and XT2 pins and resonator as short as
 possible and parasitic capacitance and wire resistance as small as possible. This
 is particularly important when super-low-consumption oscillation (AMPHS1 = 1) is
 selected.
- Configure the circuit board by using material with little parasitic capacitance and wire resistance.
- Place a ground pattern that has the same potential as Vss (if possible) around the XT1 oscillator.
- Do not cross the signal lines between the XT1 and XT2 pins and the resonator with other signal lines. Do not route the signal lines near a signal line through which a high fluctuating current flows.
- Moisture absorption by the circuit board and condensation on the board in a
 highly humid environment may cause the impedance between the XT1 and XT2
 pins to drop and disable oscillation. When using the circuit board in such an
 environment, prevent the circuit board from absorbing moisture by taking
 measures such as coating the circuit board.
- Coat the surface of the circuit board by using material that does not generate capacitance or leakage between the XT1 and XT2 pins.

(2) Clock operation status control register (CSC)

This register is used to control the operations of the high-speed system clock, internal high-speed oscillation clock, and subsystem clock (except the 20 MHz internal high-speed oscillation clock and internal low-speed oscillation clock). CSC can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation sets this register to C0H.

Figure 5-3. Format of Clock Operation Status Control Register (CSC)

Address: FF	FA1H Afte	r reset: C0H	R/W					
Symbol	<7>	<6>	5	4	3	2	1	<0>
CSC	MSTOP	XTSTOP	0	0	0	0	0	HIOSTOP

MSTOP	High	ontrol	
	X1 oscillation mode	External clock input mode	Input port mode
0	X1 oscillator operating	External clock from EXCLK pin is valid	-
1	X1 oscillator stopped	External clock from EXCLK pin is invalid	

XTSTOP	Subsystem clock operation control			
	XT1 oscillation mode	Input port mode		
0	XT1 oscillator operating	_		
1	XT1 oscillator stopped			

HIOSTOP	Internal high-speed oscillation clock operation control			
0	0 Internal high-speed oscillator operating			
1	Internal high-speed oscillator stopped			

Caution 1. After reset release, set the clock operation mode control register (CMC) before starting X1 oscillation as set by MSTOP or XT1 oscillation as set by XTSTOP.



- Cautions 2. To start X1 oscillation as set by MSTOP, check the oscillation stabilization time of the X1 clock by using the oscillation stabilization time counter status register (OSTC).
 - 3. Do not stop the clock selected for the CPU peripheral hardware clock (fclk) with the OSC register.
 - 4. The setting of the flags of the register to stop clock oscillation (invalidate the external clock input) and the condition before clock oscillation is to be stopped are as follows.

Table 5-2. Condition Before Stopping Clock Oscillation and Flag Setting

Clock	Condition Before Stopping Clock (Invalidating External Clock Input)	Setting of CSC Register Flags		
X1 clock External main system clock	CPU and peripheral hardware clocks operate with a clock other than the high-speed system clock. (• CLS = 0 and MCS = 0) • CLS = 1	MSTOP = 1		
Subsystem clock	cystem clock CPU and peripheral hardware clocks operate with a clock other than the subsystem clock. (CLS = 0)			
Internal high-speed oscillation clock	CPU and peripheral hardware clocks operate with a clock other than the internal high-speed oscillator clock and 20 MHz internal high-speed oscillation clock. (• CLS = 0 and MCS = 1) • CLS = 1	HIOSTOP = 1		

(3) Oscillation stabilization time counter status register (OSTC)

This is the register that indicates the count status of the X1 clock oscillation stabilization time counter.

The X1 clock oscillation stabilization time can be checked in the following case,

- If the X1 clock starts oscillation while the internal high-speed oscillation clock or subsystem clock is being used as the CPU clock.
- If the STOP mode is entered and then released while the internal high-speed oscillation clock is being used as the CPU clock with the X1 clock oscillating.

OSTC can be read by a 1-bit or 8-bit memory manipulation instruction.

When reset signal is generated, the STOP instruction and MSTOP (bit 7 of CSC register) = 1 clear OSTC to 00H.

Remark The oscillation stabilization time counter starts counting in the following cases.

- When oscillation of the X1 clock starts (EXCLK, OSCSEL = 0, 1 \rightarrow MSTOP = 0)
- When the STOP mode is released

Figure 5-4. Format of Oscillation Stabilization Time Counter Status Register (OSTC)

Address: FFFA2H After reset: 00H Symbol 6 5 4 3 2 1 0 OSTC MOST MOST MOST MOST MOST MOST MOST MOST 8 9 10 11 13 15 17 18


MOST	MOST	MOST	MOST	MOST	MOST	MOST	MOST	Oscillation stabilization time status		
8	9	10	11	13	15	17	18		fx = 10 MHz	fx = 20 MHz
0	0	0	0	0	0	0	0	28/fx max.	25.6 μ s max.	12.8 μ s max.
1	0	0	0	0	0	0	0	28/fx min.	25.6 μ s min.	12.8 μ s min.
1	1	0	0	0	0	0	0	2º/fx min.	51.2 μ s min.	25.6 μ s min.
1	1	1	0	0	0	0	0	2 ¹⁰ /fx min.	102.4 μ s min.	51.2 <i>μ</i> s min.
1	1	1	1	0	0	0	0	2 ¹¹ /fx min.	204.8 μ s min.	102.4 μ s min.
1	1	1	1	1	0	0	0	2 ¹³ /fx min.	819.2 μ s min.	409.6 μ s min.
1	1	1	1	1	1	0	0	2 ¹⁵ /fx min.	3.27 ms min.	1.64 ms min.
1	1	1	1	1	1	1	0	2 ¹⁷ /fx min.	13.11 ms min.	6.55 ms min.
1	1	1	1	1	1	1	1	2 ¹⁸ /fx min.	26.21 ms min.	13.11 ms min.

Cautions 1. After the above time has elapsed, the bits are set to 1 in order from MOST8 and remain 1.

2. The oscillation stabilization time counter counts up to the oscillation stabilization time set by OSTS.

In the following cases, set the oscillation stabilization time of OSTS to the value greater than the count value which is to be checked by the OSTC register after the oscillation starts.

- If the X1 clock starts oscillation while the internal high-speed oscillation clock or subsystem clock is being used as the CPU clock.
- If the STOP mode is entered and then released while the internal high-speed oscillation clock is being used as the CPU clock with the X1 clock oscillating. (Note, therefore, that only the status up to the oscillation stabilization time set by OSTS is set to OSTC after the STOP mode is released.)
- 3. The X1 clock oscillation stabilization wait time does not include the time until clock oscillation starts ("a" below).



Remark fx: X1 clock oscillation frequency

(4) Oscillation stabilization time select register (OSTS)

This register is used to select the X1 clock oscillation stabilization wait time when the STOP mode is released.

When the X1 clock is selected as the CPU clock, the operation automatically waits for the time set using OSTS after the STOP mode is released.

When the internal high-speed oscillation clock is selected as the CPU clock, confirm with OSTC that the desired oscillation stabilization time has elapsed after the STOP mode is released. The oscillation stabilization time can be checked up to the time set using OSTC.

OSTS can be set by an 8-bit memory manipulation instruction.

Reset signal generation sets OSTS to 07H.

Figure 5-5. Format of Oscillation Stabilization Time Select Register (OSTS)


Address: FFFA3H After reset: 07H			R/W					
Symbol	7	6	5	4	3	2	1	0
OSTS	0	0	0	0	0	OSTS2	OSTS1	OSTS0

OSTS2	OSTS1	OSTS0	Oscillation stabilization time selection				
				fx = 10 MHz	fx = 20 MHz		
0	0	0	2 ⁸ /fx	25.6 μs	Setting prohibited		
0	0	1	29/fx	51.2 <i>μ</i> s	25.6 μs		
0	1	0	2 ¹⁰ /fx	102.4 μs	51.2 <i>μ</i> s		
0	1	1	2 ¹¹ /fx	204.8 μs	102.4 <i>μ</i> s		
1	0	0	2 ¹³ /fx	819.2 <i>μ</i> s	409.6 μs		
1	0	1	2 ¹⁵ /fx	3.27 ms	1.64 ms		
1	1	0	2 ¹⁷ /fx	13.11 ms	6.55 ms		
1	1	1	2 ¹⁸ /fx	26.21 ms	13.11 ms		

- Cautions 1. To set the STOP mode when the X1 clock is used as the CPU clock, set the OSTS register before executing the STOP instruction.
 - 2. Setting the oscillation stabilization time to 20 μ s or less is prohibited.
 - 3. To change the setting of the OSTS register, be sure to confirm that the counting operation of the OSTC register has been completed.
 - 4. Do not change the value of the OSTS register during the X1 clock oscillation stabilization time.
 - 5. The oscillation stabilization time counter counts up to the oscillation stabilization time set by OSTS.

In the following cases, set the oscillation stabilization time of OSTS to the value greater than the count value which is to be checked by the OSTC register after the oscillation starts.

- . If the X1 clock starts oscillation while the internal high-speed oscillation clock or subsystem clock is being used as the CPU clock.
- If the STOP mode is entered and then released while the internal high-speed oscillation clock is being used as the CPU clock with the X1 clock oscillating. (Note, therefore, that only the status up to the oscillation stabilization time set by OSTS is set to OSTC after the STOP mode is released.)
- 6. The X1 clock oscillation stabilization wait time does not include the time until clock oscillation starts ("a" below).



Remark fx: X1 clock oscillation frequency

(5) System clock control register (CKC)

This register is used to select a CPU/peripheral hardware clock and a division ratio.

CKC can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation sets this register to 09H.

Figure 5-6. Format of System Clock Control Register (CKC)

Address: FFFA4H After reset: 09H R/W^{Note 1} 2 0 Symbol <7> <6> <5> <4> 3 1 CKC CLS CSS MCS MCM0 SDIV MDIV2 MDIV1 MDIV0

CLS	Status of CPU/peripheral hardware clock (fclk)			
0	ain system clock (f _{MAIN})			
1	Subsystem clock (fsub)			

MCS	Status of Main system clock (fmain)
0	Internal high-speed oscillation clock (fih) or 20 MHz internal high-speed oscillation clock (fih20)
1	High-speed system clock (fmx)

CSS	МСМО	SDIV	MDIV2	MDIV1	MDIV0	Selection of CPU/peripheral hardware clock (fclk)
0	0	×	0	0	0	fін
		×	0	0	1	fн/2 (default)
		×	0	1	0	fıн/2²
		×	0	1	1	fiH/2 ³
		×	1	0	0	fiH/2 ^{4 Note 2}
		×	1	0	1	fiH/2 ^{5 Note 2}
0	1	×	0	0	0	fмx
		×	0	0	1	f _{MX} /2
		×	0	1	0	f _{MX} /2 ²
		×	0	1	1	f _{MX} /2 ³
		×	1	0	0	f _{MX} /2 ⁴
		×	1	0	1	f _{MX} /2 ^{5 Note 3}
1 Note 4	× Note 4	0	×	×	×	fsuв
		1	×	×	×	fsub/2
		·	Setting prohibited			

Notes 1. Bits 7 and 5 are read-only.

- **2.** Setting is prohibited when $f_{IH} = 1$ MHz.
- **3.** Setting is prohibited when $f_{MX} < 4$ MHz.
- 4. Changing the value of the MCM0 bit is prohibited while CSS is set to 1.

(Remarks and Cautions are listed on the next page.)

Remarks 1. fin: Internal high-speed oscillation clock frequency

fih20: 20 MHz Internal high-speed oscillation clock frequency

fмх: High-speed system clock frequency

fsub Subsystem clock frequency

2. x: don't care

Cautions 1. The clock set by CSS, MCM0, SDIV, and MDIV2 to MDIV0 is supplied to the CPU and peripheral hardware. If the CPU clock is changed, therefore, the clock supplied to peripheral hardware (except the real-time counter, timer array unit (when fsub/2, fsub/4, the valid edge of Tl0mn input, or the valid edge of INTRTCI is selected as the count clock), clock output/buzzer output, and watchdog timer) is also changed at the same time. Consequently, stop each peripheral function when changing the CPU/peripheral operating hardware clock.

2. If the peripheral hardware clock is used as the subsystem clock, the operations of the A/D converter and IICA are not guaranteed. For the operating characteristics of the peripheral hardware, refer to the chapters describing the various peripheral hardware as well as CHAPTER 31 ELECTRICAL SPECIFICATIONS.

The fastest instruction can be executed in 1 clock of the CPU clock in the 78K0R/Lx3 microcontrollers. Therefore, the relationship between the CPU clock (fclk) and the minimum instruction execution time is as shown in Table 5-3.

Table 5-3. Relationship Between CPU Clock and Minimum Instruction Execution Time

CPU Clock	Minimum Instruction Execution Time: 1/fclk							
(Value set by the		Main System Clock (CSS = 0)						
SDIV, and MDIV2 to MDIV0 bits)		System Clock 10 = 1)	_	peed Oscillation ICM0 = 0)	(CSS = 1)			
	At 10 MHz At 20 MHz At 8 MHz (TYP.) At 20 MHz (TYP.) Operation Operation Operation		At 32.768 kHz Operation					
fmain	0.1 <i>μ</i> s	0.05 μs	0.125 μs (TYP.)	0.05 μs (TYP.)	-			
fmain/2	0.2 <i>μ</i> s	0.1 μs	0.25 μs (TYP.) (default)	0.1 μs (TYP.)	-			
fmain/2 ²	0.4 μs	0.2 μs	0.5 μs (TYP.)	0.2 μs (TYP.)	-			
fmain/2 ³	0.8 μs	0.4 <i>μ</i> s	1.0 μs (TYP.)	0.4 μs (TYP.)	-			
fmain/2 ⁴	1.6 <i>μ</i> s	0.8 <i>μ</i> s	2.0 μs (TYP.)	0.8 μs (TYP.)	-			
fmain/2 ⁵	3.2 <i>μ</i> s	1.6 <i>μ</i> s	4.0 μs (TYP.)	1.6 μs (TYP.)	=			
fsuB	-		-		30.5 <i>μ</i> s			
fsuв/2		_		_	61 <i>μ</i> s			

Remark fmain: Main system clock frequency (fih ,fih20, or fmx)

fsub: Subsystem clock frequency

(6) 20 MHz internal high-speed oscillation control register (DSCCTL)

This register controls the 20 MHz internal high-speed oscillation clock (DSC) function.

It can be used to select whether to use the 20 MHz internal high-speed oscillation clock (fiH20) as a peripheral hardware clock that supports 20 MHz.

DSCCTL can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation clears this register to 00H.

Figure 5-7. Format of 20 MHz Internal High-Speed Oscillation Control Register (DSCCTL)

Address: F00F6H After reset: 00H		R/W ^{Note}						
Symbol	7	6	5	4	<3>	<2>	1	<0>
DSCCTL	0	0	0	0	DSCS	SELDSC	0	DSCON

DSCS	20 MHz internal high-speed oscillation supply status flag
0	Not supplied
1	Supplied

L	SELDSC	Selection of 20 MHz internal high-speed oscillation for CPU/peripheral hardware clock (fclk)
	0	Does not select 20 MHz internal high-speed oscillation (clock selected by CKC register is supplied to fclk)
	1	Selects 20 MHz internal high-speed oscillation (20 MHz internal high-speed oscillation is supplied to fcLK)

DSCON	20 MHz internal high-speed oscillation clock (fінго) operation enable/disable
0	Disables operation.
1	Enables operation.

Note Bit 3 is read-only.

Cautions 1. 20 MHz internal oscillation can only be used if VDD \geq 2.7 V.

- 2. Set SELDSC when 100 μ s have elapsed after having set DSCON with VDD \geq 2.7 V.
- 3. The internal high-speed oscillator must be operated (HIOSTOP = 0) when DSCON = 1.

(7) Peripheral enable register 0 (PER0)

This register is used to enable or disable use of each peripheral hardware macro. Clock supply to the hardware that is not used is also stopped so as to decrease the power consumption and noise.

PER0 can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation clears theses registers to 00H.

Figure 5-8. Format of Peripheral Enable Register 0 (PER0) (1/2)

Address: F00F0H After reset: 00H R/W Symbol <7> <6> <5> <4> <3> <2> <1> <0> IICAEN^{Note 1} PER0 **RTCEN** DACEN **ADCEN** SAU1EN SAU0EN TAU1EN TAU0EN

RTCEN	Control of real-time counter (RTC) input clockNote 2
0	Stops input clock supply. SFR used by the real-time counter (RTC) cannot be written. The real-time counter (RTC) is in the reset status.
1	Supplies input clock. • SFR used by the real-time counter (RTC) can be read and written.

DACEN	Control of D/A converter input clock
0	Stops input clock supply. • SFR used by the D/A converter cannot be written. • The D/A converter is in the reset status.
1	Supplies input clock. • SFR used by the D/A converter can be read and written.

Α	ADCEN	Control of A/D converter, operational amplifier, and voltage reference input clock
	0	Stops input clock supply. SFR used by the A/D converter, operational amplifier, and voltage reference cannot be written. The A/D converter, operational amplifier, and voltage reference is in the reset status.
	1	Supplies input clock.
		 SFR used by the A/D converter, operational amplifier, and voltage reference can be read and written.

IICAEN	Control of serial interface IICA input clock
0	Stops input clock supply. SFR used by the serial interface IICA cannot be written. The serial interface IICA is in the reset status.
1	Supplies input clock. • SFR used by the serial interface IICA can be read and written.

Notes 1. 78K0R/LG3, 78K0R/LH3 only

2. By using RTCEN, can supply and stop the clock that is used when accessing the real-time counter (RTC) from the CPU. RTCEN cannot control supply of the operating clock (fsub) to RTC.

Figure 5-8. Format of Peripheral Enable Register 0 (PER0) (2/2)

SAU1EN	Control of serial array unit 1 input clock
0	Stops input clock supply. SFR used by the serial array unit 1 cannot be written. The serial array unit is in the reset status.
1	Supplies input clock. • SFR used by the serial array unit 1 can be read and written.

SAU0EN	Control of serial array unit 0 input clock
0	Stops input clock supply. • SFR used by the serial array unit 0 cannot be written. • The serial array unit 0 is in the reset status.
1	Supplies input clock. • SFR used by the serial array unit 0 can be read and written.

TAU1EN	Control of timer array unit 1 input clock
0	Stops input clock supply. SFR used by timer array unit 1 cannot be written. Timer array unit 1 is in the reset status.
1	Supplies input clock. • SFR used by timer array unit 1 can be read and written.

TAU0EN	Control of timer array unit 0 input clock
0	Stops input clock supply. • SFR used by timer array unit 0 cannot be written. • Timer array unit 0 is in the reset status.
1	Supplies input clock. • SFR used by timer array unit 0 can be read and written.

(8) Operation speed mode control register (OSMC)

This register is used to control the step-up circuit of the flash memory for high-speed operation.

If the microcontroller operates at a low speed with a system clock of 10 MHz or less, the power consumption can be lowered by setting this register to the default value, 00H.

OSMC can be set by an 8-bit memory manipulation instruction.

Reset signal generation clears this register to 00H.

Figure 5-9. Format of Operation Speed Mode Control Register (OSMC)

Address: F00F3H After reset: 00H			R/W					
Symbol	7	6	5	4	3	2	1	0
OSMC	RTCLPC	0	0	0	0	0	FLPC	FSEL

RTCLPC	Setting in subsystem clock HALT mode			
0	Enables subsystem clock supply to peripheral functions.			
	(See Table 21-1 Operating Statuses in HALT Mode (2/3) for the peripheral functions whose operations are enabled.)			
1	Stops subsystem clock supply to peripheral functions except real-time counter, clock output/buzzer output, and LCD controller/driver.			

FLPC	FSEL	fclk frequency selection		
0	0	Operates at a frequency of 10 MHz or less (default).		
0	1	Operates at a frequency higher than 10 MHz.		
1	0	Operates at a frequency of 1 MHz.		
1	1	etting prohibited		

Cautions 1. Write "1" to FSEL before the following two operations.

- Changing the clock prior to dividing fclk to a clock other than fin.
- Operating the DMA controller.
- 2. The CPU waits (140.5 clock (fclk)) when "1" is written to the FSEL bit. Interrupt requests issued during a wait will be suspended.

 However, counting the oscillation stabilization time of fx can continue even while the CPU is waiting.
- 3. To increase fclk to 10 MHz or higher, set FSEL to "1", then change fclk after two or more clocks have elapsed.
- 4. Confirm that the clock is operating at 10 MHz or less before setting FSEL = 0.
- 5. To shift to STOP mode while V_{DD} ≤ 2.7 V, set FSEL = 0 after setting fcLκ to 10 MHz or less.
- 6. The HALT mode current when operating on the subsystem clock can be reduced by setting RTCLPC to 1. However, the clock cannot be supplied to peripheral functions except the real-time counter in the subsystem clock HALT mode. Set bit 7 (RTCEN) of PER0 to 1 and bits 0 to 6 of PER0 to 0 before setting the subsystem clock HALT mode.
- 7. Once FLPC has been set from 0 to 1, setting it back to 0 from 1 other than by reset is prohibited.
- 8. When setting FSEL to "1", do so while RMC = 00H.
 When setting FLPC to "1", do so while RMC = 5AH.



5.4 System Clock Oscillator

5.4.1 X1 oscillator

The X1 oscillator oscillates with a crystal resonator or ceramic resonator (2 to 20 MHz) connected to the X1 and X2 pins.

An external clock can also be input. In this case, input the clock signal to the EXCLK pin.

To use the X1 oscillator, set bits 7 and 6 (EXCLK, OSCSEL) of the clock operation mode control register (CMC) as follows.

- Crystal or ceramic oscillation: EXCLK, OSCSEL = 0, 1
- External clock input: EXCLK, OSCSEL = 1, 1


When the X1 oscillator is not used, set the input port mode (EXCLK, OSCSEL = 0, 0).

When the pins are not used as input port pins, either, see Table 2-2 to 2-4 Connection of Unused Pins.


Figure 5-10 shows an example of the external circuit of the X1 oscillator.

Figure 5-10. Example of External Circuit of X1 Oscillator

(a) Crystal or ceramic oscillation



(b) External clock



Cautions are listed on the next page.

5.4.2 XT1 oscillator

The XT1 oscillator oscillates with a crystal resonator (standard: 32.768 kHz) connected to the XT1 and XT2 pins.


To use the XT1 oscillator, set bit 4 (OSCSELS) of the clock operation mode control register (CMC) to 1.

When the XT1 oscillator is not used, set the input port mode (OSCSELS = 0).

When the pins are not used as input port pins, either, see Table 2-2 to 2-4 Connection of Unused Pins.

Figure 5-11 shows an example of the external circuit of the XT1 oscillator.

Figure 5-11. Example of External Circuit of XT1 Oscillator (Crystal Oscillation)



Cautions are listed on the next page.

- Caution 1. When using the X1 oscillator and XT1 oscillator, wire as follows in the area enclosed by the broken lines in the Figures 5-10 and 5-11 to avoid an adverse effect from wiring capacitance.
 - Keep the wiring length as short as possible.
 - . Do not cross the wiring with the other signal lines. Do not route the wiring near a signal line through which a high fluctuating current flows.
 - · Always make the ground point of the oscillator capacitor the same potential as Vss. Do not ground the capacitor to a ground pattern through which a high current flows.
 - · Do not fetch signals from the oscillator.

Note that the XT1 oscillator is designed as a low-gain circuit for achieving low-power consumption. Note the following points when designing the XT1 oscillator.


- The pins and circuit board include parasitic capacitance. Therefore, confirm that there are no problems by performing oscillation evaluation on the circuit board to be actually used.
- When low-consumption oscillation or super-low-consumption oscillation is selected, lower power consumption than when selecting normal oscillation can be achieved. However, in this case, the XT1 oscillation margin is reduced, so perform sufficient oscillation evaluation of the resonator to be used for XT1 oscillation before using the resonator.
- Keep the wiring length between the XT1 and XT2 pins and resonator as short as possible and parasitic capacitance and wire resistance as small as possible. This is particularly important when super-low-consumption oscillation (AMPHS1 = 1) is selected.
- Configure the circuit board by using material with little parasitic capacitance and wire resistance.
- Place a ground pattern that has the same potential as Vss (if possible) around the XT1 oscillator.
- Do not cross the signal lines between the XT1 and XT2 pins and the resonator with other signal lines. Do not route the signal lines near a signal line through which a high fluctuating current flows.
- Moisture absorption by the circuit board and condensation on the board in a highly humid environment may cause the impedance between the XT1 and XT2 pins to drop and disable oscillation. When using the circuit board in such an environment, prevent the circuit board from absorbing moisture by taking measures such as coating the circuit board.
- . Coat the surface of the circuit board by using material that does not generate capacitance or leakage between the XT1 and XT2 pins.

Figure 5-12 shows examples of incorrect resonator connection.

Figure 5-12. Examples of Incorrect Resonator Connection (1/2)

(c) Signal lines of X1 and X2 cross

(d) Power supply/GND pattern exists underneath X1 and X2 wiring




Note Do not place a power supply/GND pattern underneath the wiring section (in broken lines above) of the X1 and X2 pins and resonator in the multilayer board and double-sided board.


Do not configure a layout that may cause capacitance elements and affect the oscillation characteristics.

Remark When using the subsystem clock, replace X1 and X2 with XT1 and XT2, respectively. Also, insert resistors in series on the XT2 side.


Figure 5-12. Examples of Incorrect Resonator Connection (2/2)

- (e) Wiring near high alternating current
- (f) Current flowing through ground line of oscillator (potential at points A, B, and C fluctuates)





(g) Signals are fetched



Remark When using the subsystem clock, replace X1 and X2 with XT1 and XT2, respectively. Also, insert resistors in series on the XT2 side.

Caution 2. When X2 and XT1 are wired in parallel, the crosstalk noise of X2 may increase with XT1, resulting in malfunctioning.

5.4.3 Internal high-speed oscillator

The internal high-speed oscillator is incorporated in the 78K0R/Lx3 (1, 8 and 20 MHz (TYP.)). Oscillation can be controlled by bit 0 (HIOSTOP) of the clock operation status control register (CSC) and bit 0 (DSCON) of the 20 MHz internal high-speed oscillation control register (DSCCTL).

Caution To use the 1, 8, or 20 MHz internal high-speed oscillation clock, use the option byte to set the frequency in advance (for details, see CHAPTER 26 OPTION BYTE). Also, the internal high-speed oscillator automatically starts oscillating after reset release. (If 8 MHz or 20 MHz is selected by using the option byte, the microcontroller operates using the 8 MHz internal high-speed oscillator.) To use the 20 MHz internal high-speed oscillator to operate the microcontroller, oscillation is started by setting bit 0 (DSCON) of the DSCCTL register to 1 with $V_{DD} \ge 2.7 \text{ V}$.

5.4.4 Internal low-speed oscillator

The internal low-speed oscillator is incorporated in the 78K0R/Lx3 microcontrollers.

The internal low-speed oscillation clock is used only as the watchdog timer clock. The internal low-speed oscillation clock cannot be used as the CPU clock.

After a reset release, the internal low-speed oscillator automatically starts oscillation, and the watchdog timer is driven (30 kHz (TYP.)) if the watchdog timer operation is enabled by the option byte.

The internal low-speed oscillator continues oscillation except when the watchdog timer stops. When the watchdog timer operates, the internal low-speed oscillation clock does not stop, even in case of a program loop.

5.4.5 Prescaler

The prescaler generates a CPU/peripheral hardware clock by dividing the main system clock and subsystem clock.

5.5 Clock Generator Operation

The clock generator generates the following clocks and controls the operation modes of the CPU, such as standby mode (see **Figure 5-1**).

- Main system clock fmain
 - High-speed system clock fmx
 - X1 clock fx
 - External main system clock fex
 - Internal high-speed oscillation clock fin
 - 1 MHz internal high-speed oscillation clock fін1
 - 8 MHz internal high-speed oscillation clock fінв
 - 20 MHz internal high-speed oscillation clock filt20
- Subsystem clock fsuB
- Subsystem selection clock fsubc
- Internal low-speed oscillation clock fill
- CPU/peripheral hardware clock fclk

The CPU starts operation when the internal high-speed oscillator starts outputting after a reset release in the 78K0R/Lx3 microcontrollers, thus enabling the following.

(1) Enhancement of security function

When the X1 clock is set as the CPU clock by the default setting, the device cannot operate if the X1 clock is damaged or badly connected and therefore does not operate after reset is released. However, the start clock of the CPU is the internal high-speed oscillation clock, so the device can be started by the internal high-speed oscillation clock after a reset release. As a result, reset sources can be detected by software and the minimum amount of safety processing can be done during anomalies to ensure that the system terminates safely.

(2) Improvement of performance

Because the CPU can be started without waiting for the X1 clock oscillation stabilization time, the total performance can be improved.

When the power supply voltage is turned on, the clock generator operation is shown in Figure 5-13 and Figure 5-14.




Figure 5-13. Clock Generator Operation When Power Supply Voltage Is Turned On (When LVI Default Start Function Stopped Is Set (Option Byte: LVIOFF = 1))

- <1> When the power is turned on, an internal reset signal is generated by the power-on-clear (POC) circuit.
- <2> When the power supply voltage exceeds 1.61 V (TYP.), the reset is released and the internal high-speed oscillator automatically starts oscillation.
- <3> The CPU starts operation on the internal high-speed oscillation clock Note 3 after a reset processing such as waiting for the voltage of the power supply or regulator to stabilize has been performed after reset release.
- <4> Set the start of oscillation of the X1 or XT1 clock via software (see (1) in 5.6.1 Example of controlling high-speed system clock and (1) in 5.6.3 Example of controlling subsystem clock).
- <5> When switching the CPU clock to the X1 or XT1 clock, wait for the clock oscillation to stabilize, and then set switching via software (see (3) in 5.6.1 Example of controlling high-speed system clock and (2) in 5.6.3 Example of controlling subsystem clock).

Switch to the 20 MHz internal high-speed oscillation clock by setting the DSCON bit (bit 0 of the 20 MHz internal high-speed oscillation control register (DSCCTL)), waiting for 100 μ s, and then setting the SELDSC bit to 1 by using software Note 4.

(Notes and Cautions are listed on the next page.)

- Notes 1. The internal reset processing time includes the oscillation accuracy stabilization time of the internal highspeed oscillation clock.
 - 2. When releasing a reset, confirm the oscillation stabilization time for the X1 clock using the oscillation stabilization time counter status register (OSTC).
 - 3. The microcontroller operates on the 8 MHz internal high-speed oscillation clock if 8 MHz or 20 MHz is selected for the internal high-speed oscillator by using the option byte or on the 1 MHz internal high-speed oscillation clock if 1 MHz is selected.
 - 4. If the internal high-speed oscillator is set to 1 MHz by using the option byte, the 20 MHz internal high-speed oscillation clock cannot be used.
- Cautions 1. If the voltage rises with a slope of less than 0.5 V/ms (MIN.) from power application until the voltage reaches 1.8 V, input a low level to the RESET pin from power application until the voltage reaches 1.8 V, or set the LVI default start function stopped by using the option byte (LVIOFF = 0) (see Figure 5-14). By doing so, the CPU operates with the same timing as <2> and thereafter in Figure 5-13 after reset release by the RESET pin.
 - 2. It is not necessary to wait for the oscillation stabilization time when an external clock input from the EXCLK pin is used.




Figure 5-14. Clock Generator Operation When Power Supply Voltage Is Turned On (When LVI Default Start Function Enabled Is Set (Option Byte: LVIOFF = 0))

- <1> When the power is turned on, an internal reset signal is generated by the low-voltage detector (LVI) circuit.
- <2> When the power supply voltage exceeds 2.07 V (TYP.), the reset is released and the internal high-speed oscillator Note 3 automatically starts oscillation.
- <3> After the reset is released and reset processing is performed, the CPU starts operation on the internal high-speed oscillation clock Note 3.
- <4> Set the start of oscillation of the X1 or XT1 clock via software (see (1) in 5.6.1 Example of controlling high-speed system clock and (1) in 5.6.3 Example of controlling subsystem clock).
 Switch to oscillation using the 20 MHz internal high-speed oscillation clock after setting the DSCON bit to 1 by using software.
- <5> When switching the CPU clock to the X1 or XT1 clock, wait for the clock oscillation to stabilize, and then set switching via software (see (3) in 5.6.1 Example of controlling high-speed system clock and (2) in 5.6.3 Example of controlling subsystem clock).

Switch to the 20 MHz internal high-speed oscillation clock after confirming that the power supply voltage is at least 2.7 V, setting the DSCON bit (bit 0 of the 20 MHz internal high-speed oscillation control register (DSCCTL)), waiting for 100 μ s, and then setting the SELDSC bit to 1 by using software Note 4.

(Notes and Cautions are listed on the next page.)

- **Notes 1.** The internal reset processing time includes the oscillation accuracy stabilization time of the internal high-speed oscillation clock.
 - 2. When releasing a reset, confirm the oscillation stabilization time for the X1 clock using the oscillation stabilization time counter status register (OSTC).
 - 3. The microcontroller operates on the 8 MHz internal high-speed oscillation clock if 8 MHz or 20 MHz is selected for the internal high-speed oscillator by using the option byte or on the 1 MHz internal high-speed oscillation clock if 1 MHz is selected.
 - **4.** If the internal high-speed oscillator is set to 1 MHz by using the option byte, the 20 MHz internal high-speed oscillation clock cannot be used.
- Cautions 1. A voltage stabilization time (about 2.12 to 5.84 ms) is required after the supply voltage reaches 1.61 V (TYP.). If the time for the supply voltage to rise from 1.61 V (TYP.) to 2.07 V (TYP.) is shorter than the voltage stabilization time, reset processing is entered after the voltage stabilization time elapses.
 - 2. It is not necessary to wait for the oscillation stabilization time when an external clock input from the EXCLK pin is used.

5.6 Controlling Clock

5.6.1 Example of controlling high-speed system clock

The following two types of high-speed system clocks are available.

• X1 clock: Crystal/ceramic resonator is connected to the X1 and X2 pins.

• External main system clock: External clock is input to the EXCLK pin.

When the high-speed system clock is not used, the X1/P121 and X2/EXCLK/P122 pins can be used as input port pins.

Caution The X1/P121 and X2/EXCLK/P122 pins are in the input port mode after a reset release.

The following describes examples of setting procedures for the following cases.

- (1) When oscillating X1 clock
- (2) When using external main system clock
- (3) When using high-speed system clock as CPU/peripheral hardware clock
- (4) When stopping high-speed system clock

(1) Example of setting procedure when oscillating the X1 clock

- <1> Setting P121/X1 and P122/X2/EXCLK pins and setting oscillation frequency (CMC register)
 - 2 MHz \leq fx \leq 10 MHz

	EXCLK	OSCSEL	0	OSCSELS	0	AMPHS1	AMPHS0	AMPH
ſ	0	1	0	0/1	0	0/1	0/1	0

• 10 MHz < fx \le 20 MHz

EXCLK	OSCSEL	0	OSCSELS	0	AMPHS1	AMPHS0	AMPH
0	1	0	0/1	0	0/1	0/1	1

Remarks 1. fx: X1 clock oscillation frequency

manipulation instruction.

- 2. For setting of the P123/XT1 and P124/XT2 pins, see 5.6.3 Example of controlling subsystem clock.
- <2> Controlling oscillation of X1 clock (CSC register)
 If MSTOP is cleared to 0, the X1 oscillator starts oscillating.
- <3> Waiting for the stabilization of the oscillation of X1 clock Check the OSTC register and wait for the necessary time. During the wait time, other software processing can be executed with the internal high-speed oscillation clock.
- Cautions 1. The CMC register can be written only once after reset release, by an 8-bit memory

Therefore, it is necessary to also set the value of the OSCSELS bit at the same time. For OSCSELS bit, see 5.6.3 Example of controlling subsystem clock.

2. Set the X1 clock after the supply voltage has reached the operable voltage of the clock to be used (see CHAPTER 31 ELECTRICAL SPECIFICATIONS).

(2) Example of setting procedure when using the external main system clock

<1> Setting P121/X1 and P122/X2/EXCLK pins (CMC register)

EXCLK	OSCSEL	0	OSCSELS	0	AMPHS1	AMPHS0	AMPH
1	1	0	0/1	0	0/1	0/1	0/1

Remark For setting of the P123/XT1 and P124/XT2 pins, see 5.6.3 (1) Example of setting procedure when oscillating the subsystem clock.

<2> Controlling external main system clock input (CSC register) When MSTOP is cleared to 0, the input of the external main system clock is enabled.

Cautions 1. The CMC register can be written only once after reset release, by an 8-bit memory manipulation instruction.

Therefore, it is necessary to also set the value of the OSCSELS bits at the same time. For OSCSELS bits, see 5.6.3 Example of controlling subsystem clock.

Set the external main system clock after the supply voltage has reached the operable voltage of the clock to be used (see CHAPTER 31 ELECTRICAL SPECIFICATIONS).

(3) Example of setting procedure when using high-speed system clock as CPU/peripheral hardware clock

<1> Setting high-speed system clock oscillation Note

(See 5.6.1 (1) Example of setting procedure when oscillating the X1 clock and (2) Example of setting procedure when using the external main system clock.)

Note The setting of <1> is not necessary when high-speed system clock is already operating.

<2> Setting the high-speed system clock as the source clock of the CPU/peripheral hardware clock and setting the division ratio of the set clock (CKC register)

MCM0	MDIV2	MDIV1	MDIV0	Selection of CPU/Peripheral Hardware Clock (fclk)
1	0	0	0	fmx
	0	0	1	f _{MX} /2
	0	1	0	f _{MX} /2 ²
	0	1	1	f _{MX} /2 ³
	1	0	0	f _{MX} /2 ⁴
	1	0	1	f _{MX} /2 ^{5 Note}

Note Setting is prohibited when f_{MX} < 4 MHz.

<3> If some peripheral hardware macros are not used, supply of the input clock to each hardware macro can be stopped.

(PER0 register)

RTCEN	DACEN	ADCEN	IICAEN	SAU1EN	SAU0EN	TAU1EN	TAU0EN
-------	-------	-------	--------	--------	--------	--------	--------

xxxEN	Input clock control			
0	Stops input clock supply.			
1	Supplies input clock.			

Remark RTCEN: Control of the real-time counter input clock

DACEN: Control of the D/A converter input clock

ADCEN: Control of the A/D converter and operational amplifier input clock

IICAEN: Control of the serial interface IICA input clock
SAU1EN: Control of the serial array unit 1 unit input clock
SAU0EN: Control of the serial array unit 0 unit input clock
TAU1EN: Control of the timer array unit 1 input clock
TAU0EN: Control of the timer array unit 0 input clock

(4) Example of setting procedure when stopping the high-speed system clock

The high-speed system clock can be stopped (disabling clock input if the external clock is used) in the following two ways.

- · Executing the STOP instruction
- Setting MSTOP to 1

(a) To execute a STOP instruction

<1> Setting to stop peripheral hardware

Stop peripheral hardware that cannot be used in the STOP mode (for peripheral hardware that cannot be used in STOP mode, see **CHAPTER 21 STANDBY FUNCTION**).

- <2> Setting the X1 clock oscillation stabilization time after STOP mode is released
 If the X1 clock oscillates before the STOP mode is entered, set the value of the OSTS register before executing the STOP instruction.
- <3> Executing the STOP instruction

When the STOP instruction is executed, the system is placed in the STOP mode and X1 oscillation is stopped (the input of the external clock is disabled).

(b) To stop X1 oscillation (disabling external clock input) by setting MSTOP to 1

<1> Confirming the CPU clock status (CKC register)

Confirm with CLS and MCS that the CPU is operating on a clock other than the high-speed system clock. When CLS = 0 and MCS = 1, the high-speed system clock is supplied to the CPU, so change the CPU clock to the subsystem clock or internal high-speed oscillation clock.

CLS	MCS	CPU Clock Status			
0	0	Internal high-speed oscillation clock or 20 MHz internal high-speed oscillation clock			
0	1	High-speed system clock			
1	×	Subsystem clock			

<2> Setting of X1 clock oscillation stabilization time after restart of X1 clock oscillation Note Prior to setting "1" to MSTOP, set the OSTS register to a value greater than the count value to be confirmed with the OSTS register after X1 clock oscillation is restarted.

<3> Stopping the high-speed system clock (CSC register) When MSTOP is set to 1, X1 oscillation is stopped (the input of the external clock is disabled).

Note This setting is required to resume the X1 clock oscillation when the high-speed system clock is in the X1 oscillation mode.

This setting is not required in the external clock input mode.

Caution Be sure to confirm that MCS = 0 or CLS = 1 when setting MSTOP to 1. In addition, stop peripheral hardware that is operating on the high-speed system clock.

5.6.2 Example of controlling internal high-speed oscillation clock

The following describes examples of clock setting procedures for the following cases.

- (1) When restarting oscillation of the internal high-speed oscillation clock
- (2) When using internal high-speed oscillation clock as CPU/peripheral hardware clock
- (3) When stopping the internal high-speed oscillation clock

Example of setting procedure when restarting oscillation of the internal high-speed oscillation clock^{Note}

<1> Setting restart of oscillation of the internal high-speed oscillation clock (CSC register) When HIOSTOP is cleared to 0, the internal high-speed oscillation clock restarts oscillation.

Note After a reset release, the internal high-speed oscillator automatically starts oscillating and the internal highspeed oscillation clock is selected as the CPU/peripheral hardware clock.

(2) Example of setting procedure when using internal high-speed oscillation clock as CPU/peripheral hardware clock

<1> Restarting oscillation of the internal high-speed oscillation clock^{Note} (See 5.6.2 (1) Example of setting procedure when restarting internal high-speed oscillation clock).

Note The setting of <1> is not necessary when the internal high-speed oscillation clock is operating.

<2> Setting the internal high-speed oscillation clock as the source clock of the CPU/peripheral hardware clock and setting the division ratio of the set clock (CKC register)

MCM0	MDIV2	MDIV1	MDIV0	Selection of CPU/Peripheral Hardware Clock (fclk)
0	0	0	0	fін
	0	0	1	f _{IH} /2
	0	1	0	f _{IH} /2 ²
	0	1	1	f _{IH} /2 ³
	1	0	0	fıн∕2⁴ Note
	1	0	1	f _{IH} /2 ⁵ Note

Note Setting is prohibited when $f_{IH} = 1$ MHz.

Caution If switching the CPU/peripheral hardware clock from the high-speed system clock to the internal high-speed oscillation clock after restarting the internal high-speed oscillation clock, do so after 10 µs or more have elapsed.

If the switching is made immediately after the internal high-speed oscillation clock is restarted, the accuracy of the internal high-speed oscillation cannot be guaranteed for 10 μ s.

(3) Example of setting procedure when stopping the internal high-speed oscillation clock

The internal high-speed oscillation clock can be stopped in the following two ways.

- Executing the STOP instruction
- Setting HIOSTOP to 1

(a) To execute a STOP instruction

- <1> Setting of peripheral hardware
 - Stop peripheral hardware that cannot be used in the STOP mode (for peripheral hardware that cannot be used in STOP mode, see **CHAPTER 21 STANDBY FUNCTION**).
- <2> Setting the X1 clock oscillation stabilization time after STOP mode is released
 If the X1 clock oscillates before the STOP mode is entered, set the value of the OSTS register before executing the STOP instruction.
- <3> Executing the STOP instruction

When the STOP instruction is executed, the system is placed in the STOP mode and internal high-speed oscillation clock is stopped.

(b) To stop internal high-speed oscillation clock by setting HIOSTOP to 1

<1> Confirming the CPU clock status (CKC register)

Confirm with CLS and MCS that the CPU is operating on a clock other than the internal high-speed oscillation clock.

When CLS = 0 and MCS = 0, the internal high-speed oscillation clock is supplied to the CPU, so change the CPU clock to the high-speed system clock or subsystem clock.

CLS	MCS	CPU Clock Status
0	0	Internal high-speed oscillation clock or 20 MHz internal high-speed oscillation clock
0	1	High-speed system clock
1	×	Subsystem clock

<2> Stopping the internal high-speed oscillation clock (CSC register) When HIOSTOP is set to 1, internal high-speed oscillation clock is stopped.

Caution Be sure to confirm that MCS = 1 or CLS = 1 when setting HIOSTOP to 1. In addition, stop peripheral hardware that is operating on the internal high-speed oscillation clock.

5.6.3 Example of controlling subsystem clock

The subsystem clock can be oscillated by connecting a crystal resonator to the XT1 and XT2 pins. When the subsystem clock is not used, the XT1/P123 and XT2/P124 pins can be used as input port pins.

Caution The XT1/P123 and XT2/P124 pins are in the input port mode after a reset release.

The following describes examples of setting procedures for the following cases.

- (1) When oscillating subsystem clock
- (2) When using subsystem clock as CPU clock
- (3) When stopping subsystem clock

Caution When the subsystem clock is used as the CPU clock, the subsystem clock is also supplied to the peripheral hardware (except the real-time counter, timer array unit (when fsub/2, fsub/4, the valid edge of Tl0mn input, or the valid edge of INTRTCI is selected as the count clock), clock output/buzzer output, and watchdog timer). At this time, the operations of the A/D converter and IICA are not guaranteed. For the operating characteristics of the peripheral hardware, refer to the chapters describing the various peripheral hardware as well as CHAPTER 31 ELECTRICAL SPECIFICATIONS.

(1) Example of setting procedure when oscillating the subsystem clock

<1> Setting P123/XT1 and P124/XT2 pins (CMC register)

I	EXCLK	OSCSEL	0	OSCSELS	0	AMPHS1	AMPHS0	AMPH
	0/1	0/1	0	1	0	0/1	0/1	0/1

Remark For setting of the P121/X1 and P122/X2 pins, see 5.6.1 Example of controlling high-speed system clock.

<2> Controlling oscillation of subsystem clock (CSC register) If XTSTOP is cleared to 0, the XT1 oscillator starts oscillating.



<3> Waiting for the stabilization of the subsystem clock oscillation
Wait for the oscillation stabilization time of the subsystem clock by software, using a timer function.

Caution The CMC register can be written only once after reset release, by an 8-bit memory manipulation instruction.

Therefore, it is necessary to also set the value of the EXCLK and OSCSEL bits at the same time. For EXCLK and OSCSEL bits, see 5.6.1 (1) Example of setting procedure when oscillating the X1 clock or 5.6.1 (2) Example of setting procedure when using the external main system clock.

- (2) Example of setting procedure when using the subsystem clock as the CPU clock
 - <1> Setting subsystem clock oscillation Note

(See 5.6.3 (1) Example of setting procedure when oscillating the subsystem clock.)

Note The setting of <1> is not necessary when while the subsystem clock is operating.

<2> Setting the subsystem clock as the source clock of the CPU/peripheral hardware clock and setting the division ratio of the set clock (CKC register)

CSS	SDIV	Selection of CPU/Peripheral Hardware Clock (fclk)
1	0	fsuв
	1	fsua/2

Caution When the subsystem clock is used as the CPU clock, the subsystem clock is also supplied to the peripheral hardware (except the real-time counter, timer array unit (when fsub/2, fsub/4, the valid edge of Tl0mn input, or the valid edge of INTRTCI is selected as the count clock), clock output/buzzer output, and watchdog timer). At this time, the operations of the A/D converter and IICA are not guaranteed. For the operating characteristics of the peripheral hardware, refer to the chapters describing the various peripheral hardware as well as CHAPTER 31 ELECTRICAL SPECIFICATIONS.

(3) Example of setting procedure when stopping the subsystem clock

<1> Confirming the CPU clock status (CKC register)

Confirm with CLS and MCS that the CPU is operating on a clock other than the subsystem clock.

When CLS = 1, the subsystem clock is supplied to the CPU, so change the CPU clock to the internal high-speed oscillation clock or high-speed system clock.

CLS	MCS	CPU Clock Status
0	0	Internal high-speed oscillation clock or 20 MHz internal high-speed oscillation clock
0	1	High-speed system clock
1	×	Subsystem clock

<2> Stopping the subsystem clock (CSC register)

When XTSTOP is set to 1, subsystem clock is stopped.

- Cautions 1. Be sure to confirm that CLS = 0 when setting XTSTOP to 1. In addition, stop the peripheral hardware if it is operating on the subsystem clock.
 - 2. The subsystem clock oscillation cannot be stopped using the STOP instruction.



5.6.4 Example of controlling internal low-speed oscillation clock

The internal low-speed oscillation clock cannot be used as the CPU clock. Used only as the watchdog timer clock.

The internal low-speed oscillator automatically starts oscillation after a reset release, and the watchdog timer is driven (30 kHz (TYP.)) if the watchdog timer operation is enabled by the option byte.

The internal low-speed oscillator continues oscillation except when the watchdog timer stops. When the watchdog timer operates, the internal low-speed oscillation clock does not stop even in case of a program loop.

(1) Example of setting procedure when stopping the internal low-speed oscillation clock

The internal low-speed oscillation clock can be stopped in the following two ways.

- Stop the watchdog timer in the HALT/STOP mode by the option byte (bit 0 (WDSTBYON) of 000C0H = 0), and execute the HALT or STOP instruction.
- Stop the watchdog timer by the option byte (bit 4 (WDTON) of 000C0H = 0).

(2) Example of setting procedure when restarting oscillation of the internal low-speed oscillation clock

The internal low-speed oscillation clock can be restarted as follows.

Release the HALT or STOP mode
 (only when the watchdog timer is stopped in the HALT/STOP mode by the option byte (bit 0 (WDSTBYON) of 000C0H) = 0) and when the watchdog timer is stopped as a result of execution of the HALT or STOP instruction).

X1 oscillation/EXCLK input:

XT1 oscillation: Oscillatable

DSC oscillation: Stops

Stops

Oscillatable

Oscillatable

5.6.5 CPU clock status transition diagram

Figure 5-15 shows the CPU clock status transition diagram of this product.

Internal high-speed oscillation: Woken up Power ON X1 oscillation/EXCLK input: Stops (input port mode) XT1 oscillation: Stops (input port mode) DSC oscillation: Stops V_{DD} < 1.61 V±0.09 (A) Reset release V_{DD} ≥ 1.61 V±0.09 Internal high-speed oscillation: Operating X1 oscillation/EXCLK input: Stops (input port mode XT1 oscillation: Stops (input port mode) DSC oscillation: Stops V_{DD} ≥ 1.8 V Internal high-speed oscillation: Operating (B) Note 1 Internal high-speed oscillation: X1 oscillation/EXCLK input: Selectable by CPU CPU: Operating Selectable by CPU (H) X1 oscillation/FXCLK input with internal high-XT1 oscillation: Selectable by CPU Cannot be selected by CPU CPU: Internal high Internal high-speed DSC oscillation: Selectable by CPU XT1 oscillation: speed oscillation

→ STOP oscillation: Stops Notes 2, 3 Cannot be selected by CPU (J)X1 oscillation/EXCLK DSC oscillation: Operating CPU input: Stops Operating with XT1 oscillation: Oscillatable (E) Internal high-speed oscillation DSC oscillation DSC oscillation: Stops CPU: Internal high X1 oscillation/EXCLK input speed oscillation Internal high-speed oscillation (D CPU: \rightarrow HALT Operating XT1 oscillation: Oscillatable Operating with XT1 oscillation CPU: Operating with X1 oscillation o X1 oscillation/EXCLK input: DSC oscillation: Operating (K) Oscillatable XT1 oscillation: Oscillatable CPU: **EXCLK** input DSC oscillation DSC oscillation: Stops \rightarrow HALT Internal high-speed oscillation CPU: X1 oscillation/EXCLK Selectable by CPU X1 oscillation/EXCLK input: Selectable by CPU input \rightarrow STOF (G) CPU: XT1 oscillation: Operating CPU: X1 oscillation/EXCLK Internal high-speed oscillation XT1 oscillation DSC oscillation: Stops

input \rightarrow HALT

Internal high-speed

Operating

oscillation: Oscillatabl

DSC oscillation: Stops

X1 oscillation/EXCLK input:

XT1 oscillation: Oscillatable

Figure 5-15. CPU Clock Status Transition Diagram

- Notes 1. After reset release, an operation at one of the following operating frequencies is started, because fclk = fill/2 has been selected by setting the system clock control register (CKC) to 09H.
 - When 1 MHz has been selected by using the option byte: 500 kHz (1 MHz/2)

Internal high-speed

Selectable by CPU

DSC oscillation: Stops

Operating

XT1 oscillation:

oscillation: Selectable by CPU

X1 oscillation/EXCLK input:

- When 8 MHz or 20 MHz has been selected by using the option byte: 4 MHz (8 MHz/2)
- 2. Specify 20 MHz internal oscillation after checking that VDD is at least 2.7 V.
- 20 MHz internal oscillation cannot be used if 1 MHz internal oscillation is selected by using the option byte.
- Remarks 1. If the low-power-supply detector (LVI) is set to ON by default by the option bytes, the reset will not be released until the power supply voltage (VDD) exceeds 2.07 V±0.2 V. After the reset operation, the status will shift to (B) in the above figure.
 - 2. DSC: 20 MHz internal high-speed oscillation clock

 \rightarrow HALT

Internal high-speed oscillation:

X1 oscillation/EXCLK input:

XT1 oscillation: Operating DSC oscillation: Stops

Oscillatable

Oscillatable

Table 5-4 shows transition of the CPU clock and examples of setting the SFR registers.

Table 5-4. CPU Clock Transition and SFR Register Setting Examples (1/6)

(1) CPU operating with internal high-speed oscillation clock (B) after reset release (A)

Status Transition	SFR Register Setting
$(A) \rightarrow (B)$	SFR registers do not have to be set (default status after reset release).

(2) CPU operating with high-speed system clock (C) after reset release (A)

(The CPU operates with the internal high-speed oscillation clock immediately after a reset release (B).)

(Setting sequence of SFR registers) -

Setting Flag of SFR Register	CM	C Register	Note 1	CSC Register	OSMC Register	OSTC Register	CKC Register
Status Transition	EXCLK	OSCSEL	AMPH	MSTOP	FSEL		МСМ0
$(A) \rightarrow (B) \rightarrow (C)$ (X1 clock: 2 MHz \leq fx \leq 10 MHz)	0	1	0	0	0	Must be checked	1
$(A) \rightarrow (B) \rightarrow (C)$ (X1 clock: 10 MHz < fx \le 20 MHz)	0	1	1	0	1 Note 2	Must be checked	1
$(A) \rightarrow (B) \rightarrow (C)$ (external main clock)	1	1	×	0	0/1 Note 2	Must not be checked	1

- **Notes 1.** The clock operation mode control register (CMC) can be written only once by an 8-bit memory manipulation instruction after reset release.
 - 2. FSEL = 1 when fcLK > 10 MHz If a divided clock is selected and fcLK \leq 10 MHz, use with FSEL = 0 is possible even if fx > 10 MHz.

Caution Set the clock after the supply voltage has reached the operable voltage of the clock to be set (see CHAPTER 31 ELECTRICAL SPECIFICATIONS).

(3) CPU operating with subsystem clock (D) after reset release (A)

(Setting sequence of SFR registers) -

(The CPU operates with the internal high-speed oscillation clock immediately after a reset release (B).)

(00	g coqueco o. ceg.o.c.c.						-
	Setting Flag of SFR Register	CMC Register ^{Note}			CSC	Waiting for	CKC
					Register	Oscillation	Register
Status Transition		OSCSELS	AMPHS1	AMPHS0	XTSTOP	Stabilization	CSS

Note The CMC register can be written only once by an 8-bit memory manipulation instruction after reset release.

Remark (A) to (K) in Table 5-4 correspond to (A) to (K) in Figure 5-15.

 $(A) \rightarrow (B) \rightarrow (D)$

Necessary

Table 5-4. CPU Clock Transition and SFR Register Setting Examples (2/6)

(4) CPU operating with 20 MHz internal high-speed oscillation clock (J) after reset release (A)

(The CPU operates with the internal high-speed oscillation clock immediately after a reset release (B).)

(Setting sequence of SFR registers)

Setting Flag of SFR Register	DSCCTL Register Note	Waiting for Oscillation	DSCCTL Register
Status Transition	DSCON	Stabilization	SELDSC
$(A) \rightarrow (B) \rightarrow (J)$	1	Necessary	1
		(100 <i>μ</i> s)	

Note Check that $V_{DD} \ge 2.7 \text{ V}$ and set DSCON = 1.

(5) CPU clock changing from internal high-speed oscillation clock (B) to high-speed system clock (C)

(Setting sequence of SFR registers) CSC OSMC OSTC Setting Flag of SFR Register CMC Register^{Note 1} OSTS CKC Register Register Regi Register Register Status Transition ster **EXCLK** OSCSEL **AMPH MSTOP FSEL** MCM₀ 0 Must be $(B) \rightarrow (C)$ O Note 2 n 0 1 1 checked (X1 clock: 2 MHz \leq fX \leq 10 MHz) 0 Note 2 0 1 Must be 1 $(B) \rightarrow (C)$ checked (X1 clock: 10 MHz < fX \le 20 MHz) $(B) \rightarrow (C)$ 1 Note 2 0 0/1 Must 1 not be (external main clock) checked

Unnecessary if these registers are already set

Unnecessary if the CPU is operating with the high-speed system clock

- **Notes 1.** The CMC register can be changed only once after reset release. This setting is not necessary if it has already been set.
 - 2. Set the oscillation stabilization time as follows.
 - Desired OSTC oscillation stabilization time ≤ Oscillation stabilization time set by OSTS
 - 3. FSEL = 1 when fclk > 10 MHz

If a divided clock is selected and fcLK \leq 10 MHz, use with FSEL = 0 is possible even if fx > 10 MHz.

Caution Set the clock after the supply voltage has reached the operable voltage of the clock to be set (see CHAPTER 31 ELECTRICAL SPECIFICATIONS).

Remarks 1. x: don't care

Table 5-4. CPU Clock Transition and SFR Register Setting Examples (3/6)

(6) CPU clock changing from internal high-speed oscillation clock (B) to subsystem clock (D)

(Setting sequence of SFR registers) Setting Flag of SFR Register CMC Register^{Note} **CSC** Register Waiting for **CKC** Register Oscillation **OSCSELS XTSTOP** CSS Status Transition Stabilization 0 Necessary $(B) \rightarrow (D)$ 1 1

Unnecessary if the CPU is operating with the subsystem clock

Note The CMC register can be written only once by an 8-bit memory manipulation instruction after reset release.

(7) CPU clock changing from internal high-speed oscillation clock (B) to 20 MHz internal high-speed oscillation clock (J)

(Setting sequence of SFR registers)

Setting Flag of SFR Register DSCCTL Register Note Status Transition

DSCON Stabilization SELDSC

(B) \rightarrow (J)

Necessary (100 μ s)

1

Unnecessary if the CPU is operating with the 20 MHz internal high-speed oscillation clock

Note Check that $V_{DD} \ge 2.7 \text{ V}$ and set DSCON = 1.

(8) CPU clock changing from high-speed system clock (C) to internal high-speed oscillation clock (B)

> Unnecessary if the CPU is operating with the internal highspeed oscillation clock

Table 5-4. CPU Clock Transition and SFR Register Setting Examples (4/6)

(9) CPU clock changing from high-speed system clock (C) to subsystem clock (D)

(Setting sequence of SFR registers)

Setting Flag of SFR Register	CSC Register	Waiting for Oscillation	CKC Register
Status Transition	XTSTOP	Stabilization	CSS
$(C) \to (D)$	0	Necessary	1

Unnecessary if the CPU is operating with the subsystem clock

(10) CPU clock changing from subsystem clock (D) to internal high-speed oscillation clock (B)

(Setting sequence of SFR registers)

(00)	ang coquence of or triegleters,			<u> </u>
	Setting Flag of SFR Register	CSC Register	CKC P	Register
Status Transition		HIOSTOP	MCM0	CSS
$(D) \rightarrow (B)$		0	0	0
		Unnecessary if the CPU	Unnecessary if this	

Unnecessary if the CPU
is operating with the
internal high-speed
oscillation clock

Unnecessary if this register is already set

Table 5-4. CPU Clock Transition and SFR Register Setting Examples (5/6)

(11) CPU clock changing from subsystem clock (D) to high-speed system clock (C)

(Setting sequence of SFR registers) -

Setting Flag of SFR Register	OSTS Register	CSC Register	OSMC Register	OSTC Register	CKC F	legister
Status Transition		MSTOP	FSEL		мсм0	CSS
(D) \rightarrow (C) (X1 clock: 2 MHz \leq fx \leq 10 MHz)	Note 1	0	0	Must be checked	1	0
(D) \rightarrow (C) (X1 clock: 10 MHz $<$ fx \le 20 MHz)	Note 1	0	1 Note 2	Must be checked	1	0
$(D) \rightarrow (C)$ (external main clock)	Note 1	0	0/1	Must not be checked	1	0

Unnecessary if the CPU is operating with the high-speed system clock

Unnecessary if these registers are

already set

Notes 1. Set the oscillation stabilization time as follows.

- $\bullet \ \ \text{Desired OSTC oscillation stabilization time} \leq \text{Oscillation stabilization time set by OSTS} \\$
- 2. FSEL = 1 when fclk > 10 MHz

If a divided clock is selected and fcLκ ≤ 10 MHz, use with FSEL = 0 is possible even if fx > 10 MHz.

Caution Set the clock after the supply voltage has reached the operable voltage of the clock to be set (see CHAPTER 31 ELECTRICAL SPECIFICATIONS).

(12) CPU clock changing from 20 MHz internal high-speed oscillation clock (J) to internal high-speed oscillation clock (B)

(Setting sequence of SFR registers)

Setting Flag of SFR Register	DSCCTL	Register
Status Transition	SELDSC	DSCON
$(J) \rightarrow (B)$	0	0

Table 5-4. CPU Clock Transition and SFR Register Setting Examples (6/6)

(13) • HALT mode (E) set while CPU is operating with internal high-speed oscillation clock (B)

- HALT mode (F) set while CPU is operating with high-speed system clock (C)
- HALT mode (G) set while CPU is operating with subsystem clock (D)
- HALT mode (K) set while CPU is operating with 20 MHz internal high-speed oscillation clock (J)

Status Transition	Setting
$(B) \rightarrow (E)$	Executing HALT instruction
$ \begin{array}{l} (B) \rightarrow (E) \\ (C) \rightarrow (F) \\ (D) \rightarrow (G) \end{array} $	
$(D) \rightarrow (G)$	
$(J) \rightarrow (K)$	

- (14) STOP mode (H) set while CPU is operating with internal high-speed oscillation clock (B)
 - STOP mode (I) set while CPU is operating with high-speed system clock (C)

	(Setting sequence)			>
Status T	ransition		Setting	
$ \begin{array}{c} (B) \to (H) \\ \\ (C) \to (I) \end{array} \qquad \qquad \text{In X1 oscillation} $		Stopping peripheral functions that cannot operate in STOP	functions that cannot Sets the OSTS	Executing STOP instruction
	External main system clock	mode	register –	

5.6.6 Condition before changing CPU clock and processing after changing CPU clock

Condition before changing the CPU clock and processing after changing the CPU clock are shown below.

Table 5-5. Changing CPU Clock (1/2)

CPU	Clock	Condition Before Change	Processing After Change	
Before Change	After Change			
Internal high- speed oscillation clock	X1 clock	Stabilization of X1 oscillation OSCSEL = 1, EXCLK = 0, MSTOP = 0 After elapse of oscillation stabilization time	Operating current can be reduced by stopping internal high-speed oscillator (HIOSTOP = 1).	
	External main system clock	Enabling input of external clock from EXCLK pin • OSCSEL = 1, EXCLK = 1, MSTOP = 0		
	Subsystem clock	Stabilization of X1 oscillation OSCSELS = 1, XTSTOP = 0 After elapse of oscillation stabilization time	-	
	20 MHz internal high-speed oscillation clock	Stabilization of DSC oscillation with 20 MHz set by using the option byte • V _{DD} ≥ 2.7 V • After elapse of oscillation stabilization time (100 μs) after setting to DSCON = 1 • SELDSC = 1		
X1 clock	Internal high- speed oscillation clock	Oscillation of internal high-speed oscillator • HIOSTOP = 0	X1 oscillation can be stopped (MSTOP = 1).	
	External main system clock	Transition not possible (To change the clock, set it again after executing reset once.)	-	
	Subsystem clock	Stabilization of XT1 oscillation OSCSELS = 1, XTSTOP = 0 After elapse of oscillation stabilization time	X1 oscillation can be stopped (MSTOP = 1).	
	20 MHz internal high-speed oscillation clock	Transition cannot be performed unless the clock is changed to the internal high-speed oscillation clock once.	_	
External main system clock	Internal high- speed oscillation clock	Oscillation of internal high-speed oscillator • HIOSTOP = 0	External main system clock input can be disabled (MSTOP = 1).	
	X1 clock	Transition not possible (To change the clock, set it again after executing reset once.)	-	
	Subsystem clock	Stabilization of XT1 oscillation OSCSELS = 1, XTSTOP = 0 After elapse of oscillation stabilization time	External main system clock input can be disabled (MSTOP = 1).	
	20 MHz internal high-speed oscillation clock	Transition cannot be performed unless the clock is changed to the internal high-speed oscillation clock once.	-	

Table 5-5. Changing CPU Clock (2/2)

CPU	Clock	Condition Before Change	Processing After Change
Before Change	After Change		
Subsystem clock	Internal high- speed oscillation clock	Oscillation of internal high-speed oscillator and selection of internal high-speed oscillation clock as main system clock • HIOSTOP = 0, MCS = 0	XT1 oscillation can be stopped (XTSTOP = 1)
	X1 clock	Stabilization of X1 oscillation and selection of high-speed system clock as main system clock OSCSEL = 1, EXCLK = 0, MSTOP = 0 After elapse of oscillation stabilization time MCS = 1	
	External main system clock	Enabling input of external clock from EXCLK pin and selection of high-speed system clock as main system clock OSCSEL = 1, EXCLK = 1, MSTOP = 0 MCS = 1	
	20 MHz internal high-speed oscillation clock	Transition cannot be performed unless the clock is changed to the internal high-speed oscillation clock once.	-
20 MHz internal high-speed oscillation clock	Internal high- speed oscillation clock	• SELDSC = 0 (Set when changing the clock.)	20 MHz internal high-speed oscillation clock can be stopped (DSCON = 0)
OSCINATION CIOCK	X1 clock	Transition cannot be performed unless the clock is changed to the internal high-speed oscillation clock once.	-
	External main system clock	Transition cannot be performed unless the clock is changed to the internal high-speed oscillation clock once.	-
	Subsystem clock	Transition cannot be performed unless the clock is changed to the internal high-speed oscillation clock once.	-

5.6.7 Time required for switchover of CPU clock and main system clock

By setting bits 0 to 2, 4, and 6 (MDIV0 to MDIV2, SDIV, MCM0, CSS) of the system clock control register (CKC), the CPU clock can be switched (between the main system clock and the subsystem clock), main system clock can be switched (between the internal high-speed oscillation clock and the high-speed system clock), and the division ratio of the main system clock can be changed.

The actual switchover operation is not performed immediately after rewriting to CKC; operation continues on the preswitchover clock for several clocks (see Table 5-6 to Table 5-9).

Whether the CPU is operating on the main system clock or the subsystem clock can be ascertained using bit 7 (CLS) of CKC. Whether the main system clock is operating on the high-speed system clock or internal high-speed oscillation clock can be ascertained using bit 5 (MCS) of CKC.

When the CPU clock is switched, the peripheral hardware clock is also switched.

Internal high-speed oscillation clock

Table 5-6. Maximum Time Required for Main System Clock Switchover

Clock A	Switching directions	Clock B	Remark
fmainc	←→	fmainc	see Table 5-7
fsuвс	(changing the division ratio)	fsuвс	
fін	←→	fмх	see Table 5-8
fmainc	←→	fsusc	see Table 5-9

Table 5-7. Maximum Number of Clocks Required in fmainc ↔fmainc (changing the division ratio),

fsusc ↔fsusc (changing the division ratio)

Set Value Before Switchover	Set Value After Switchover		
	Clock A	Clock B	
Clock A		1 + fa/fB clock	
Clock B	1 + f _B /f _A clock		

Table 5-8. Maximum Number of Clocks Required in fin ↔fmx

Set Value Before Switchover		Set Value After Switchover	
MCM0		мсмо мсмо	
		0 1	
		(fmain = fih) (fmain = fmx)	
0	fмх≥fін		1 + fih/fmx clock
(fmain = fih)	fmx <fih< td=""><td></td><td>2fін/fмx clock</td></fih<>		2fін/fмx clock
1	fмх≥fін	2fмx/fін clock	
(fmain = fmx)	fмx <fін< td=""><td colspan="2">1 + f_{MX}/f_{iH} clock</td></fін<>	1 + f _{MX} /f _{iH} clock	

(Remarks are listed on the next page.)

Set Value Before Switchover		Set Value After Switchover	
CSS		CSS	
		0 1	
		(fclk = fmainc) (fclk = fsubc)	
0	fmainc>fsubc		1 + 2fmainc/fsubc clock
(fclk = fmainc)			
1	fmainc>fsubc	2 + fsubc/fmainc clock	
(fcLK = fsuBc)			

Table 5-9. Maximum Number of Clocks Required in fMAINC ↔fsubc

Remarks 1. The number of clocks listed in Table 5-7 to Table 5-9 is the number of CPU clocks before switchover.

2. Calculate the number of clocks in Table 5-7 to Table 5-9 by removing the decimal portion.

Example When switching the main system clock from the internal high-speed oscillation clock to the high-speed system clock (@ oscillation with $f_{IH} = 8$ MHz, $f_{MX} = 10$ MHz)

$$1 + f_{IH}/f_{MX} = 1 + 8/10 = 1 + 0.8 = 1.8 \rightarrow 2 \text{ clocks}$$

5.6.8 Conditions before clock oscillation is stopped

The following lists the register flag settings for stopping the clock oscillation (disabling external clock input) and conditions before the clock oscillation is stopped.

Table 5-10. Conditions Before the Clock Oscillation Is Stopped and Flag Settings

Clock	Conditions Before Clock Oscillation Is Stopped (External Clock Input Disabled)	Flag Settings of SFR Register
Internal high-speed oscillation clock	MCS = 1 or CLS = 1 (The CPU is operating on a clock other than the internal high-speed oscillation clock)	HIOSTOP = 1
X1 clock External main system clock	MCS = 0 or CLS = 1 (The CPU is operating on a clock other than the high-speed system clock)	MSTOP = 1
Subsystem clock	CLS = 0 (The CPU is operating on a clock other than the subsystem clock)	XTSTOP = 1
20 MHz internal high-speed oscillation clock	SELDSC = 0 (The main system clock is operating on a clock other than the 20 MHz internal high-speed oscillation clock.)	DSCON = 0

CHAPTER 6 TIMER ARRAY UNIT

Item		78K0R/LF3	78K0R/LG3	78K0R/LH3
		80 pins	80 pins 100 pins	
Timer array	0	8 ch (PWM output: 5)	8 ch (PWM output: 7)	8 ch (PWM output: 7)
unit	1	4 ch (PWM output: 0)	4 ch (PWM output: 0)	4 ch (PWM output: 3)

The 78K0R/Lx3 is provided with two timer array units. Time array unit 0 is provided with eight 16-bit timers and timer array unit 1 is provided with four 16-bit timers. Each 16-bit timer is called a channel and can be used as an independent timer. In addition, two or more "channels" can be used to create a high-accuracy timer.

Independent Operation Function	Combination Operation Function
Interval timer	PWM output
Square wave output	One-shot pulse output
External event counter	Multiple PWM output
Divider function	
Input pulse interval measurement	
Measurement of high-/low-level width of input signal	

Channel 7 of timer array unit 0 can be used to realize LIN-bus reception processing in combination with UART3 of serial array unit 1.

Cautions 1. Channel 5 of timer array unit 0 of the 78K0R/LF3 can be used only as an interval timer.

- 2. Channel 6 of timer array unit 0 of the 78K0R/LF3 can be used only as an interval timer, for PWM output (master channel), and for one-shot pulse output (master channel when software trigger start is selected).
- 3. Channels 0 to 3 of timer array unit 1 of the 78K0R/LF3 and 78K0R/LG3 can be used only as interval timers.
- 4. Channels 1, 5 to 7 of timer array unit 0 and channels 0 to 3 of timer array unit 1 cannot be used as frequency dividers.

Whether each channel of the timer array unit is provided with timer I/O pins differs depending on the product.

Timer array unit n	Channel m	Input (Tlpq) /	Tin	Timer I/O Pins of Each Product		
		output (TOpq)	78K0R/LF3	78K0R/LG3	78K0R/LH3	
			(80 pins)	(100 pins)	(128 pins)	
0	0	Input	TI00/TO03/P31/RTCD)IV/RTCCL/PCLBUZ1/IN	NTP2	
		Output	TO00/TI03/P30RTC1F	HZ/INTP1		
	1	I/O	TI01/TO01/P32/PCLB	UZ0/INTP5		
	2	Input	TI02/P52/SEGxx			
			(78K0R/LF3: xx = 28,	(78K0R/LF3: xx = 28, 78K0R/LG3: xx = 37, 78K0R/LH3: xx = 51)		
		Output	TO02/P12/SO02/TxD2			
	3	Input	TI03/TO00/P30RTC1HZ/INTP1			
	Output		TO03/TI00/P31/RTCDIV/RTCCL/PCLBUZ1/INTP2			
	4	Input	TI04/P53/SEGxx			
			(78K0R/LF3: xx = 27, 78K0R/LG3: xx = 36, 78K0R/LH3: xx =			
		Output	TO04/P13/SO10/TxD	1		
	5	I/O	-	TI05/TO05/P16/INTP	10	
	6	I/O		TI06/TO06/P34/INTP	8	
	7	I/O	TI07/TO07/P33/INTP3	3		
1	0	I/O			TI10/TO10/P84	
	1	I/O			TI11/TO11/P85	
	2	I/O			TI12/TO12/P86	
	3	I/O			TI13/TO13/P87	

6.1 Functions of Timer Array Unit

The timer array unit has the following functions.

6.1.1 Functions of each channel when it operates independently

Independent operation functions are those functions that can be used for any channel regardless of the operation mode of the other channel (for details, refer to **6.6.1 Overview of single-operation function and combination operation function**).

(1) Interval timer

Each timer of a unit can be used as a reference timer that generates an interrupt (INTTMmn) at fixed intervals.

(2) Square wave output

A toggle operation is performed each time INTTMpq is generated and a square wave with a duty factor of 50% is output from a timer output pin (TOpq).

(3) External event counter

Each timer of a unit can be used as an event counter that generates an interrupt when the number of the valid edges of a signal input to the timer input pin (Tlpq) has reached a specific value.

(4) Divider function

A clock input from a timer input pin (Tlpq) is divided and output from an output pin (TOpq).

(5) Input pulse interval measurement

Counting is started by the valid edge of a pulse signal input to a timer input pin (Tlpq). The count value of the timer is captured at the valid edge of the next pulse. In this way, the interval of the input pulse can be measured.

(6) Measurement of high-/low-level width of input signal

Counting is started by a single edge of the signal input to the timer input pin (Tlpq), and the count value is captured at the other edge. In this way, the high-level or low-level width of the input signal can be measured.

Remark mn: Unit number + Channel number, pq: Unit number + Channel number (only for channels provided with timer I/O pins)

78K0R/LF3: mn = 00 to 07, 10 to 13, pq = 00 to 04, 0778K0R/LG3: mn = 00 to 07, 10 to 13, pq = 00 to 07

78K0R/LH3: mn = 00 to 07, 10 to 13, pq = 00 to 07, 10 to 13

6.1.2 Functions of each channel when it operates with another channel

Combination operation functions are those functions that are attained by using the master channel (mostly the reference timer that controls cycles) and the slave channels (timers that operate following the master channel) in combination (for details, refer to 6.6.1 Overview of single-operation function and combination operation function).

(1) PWM (Pulse Width Modulator) output

Two channels are used as a set to generate a pulse with a specified period and a specified duty factor.

(2) One-shot pulse output

Two channels are used as a set to generate a one-shot pulse with a specified delay time and a specified pulse width.

(3) Multiple PWM (Pulse Width Modulator) output

By extending the PWM function and using one master channel and two or more slave channels, up to seven types of PWM signals that have a specific period and a specified duty factor can be generated.

6.1.3 LIN-bus supporting function (channel 7 of timer array unit 0 only)

(1) Detection of wakeup signal

The timer starts counting at the falling edge of a signal input to the serial data input pin (RxD3) of UART3 and the count value of the timer is captured at the rising edge. In this way, a low-level width can be measured. If the low-level width is greater than a specific value, it is recognized as a wakeup signal.

(2) Detection of sync break field

The timer starts counting at the falling edge of a signal input to the serial data input pin (RxD3) of UART3 after a wakeup signal is detected, and the count value of the timer is captured at the rising edge. In this way, a low-level width is measured. If the low-level width is greater than a specific value, it is recognized as a sync break field.

(3) Measurement of pulse width of sync field

After a sync break field is detected, the low-level width and high-level width of the signal input to the serial data input pin (RxD3) of UART3 are measured. From the bit interval of the sync field measured in this way, a baud rate is calculated.



6.2 Configuration of Timer Array Unit

The timer array unit includes the following hardware.

Table 6-1. Configuration of Timer Array Unit

Item	Configuration					
Timer/counter	Timer counter register mn (TCRmn)					
Register	Timer data register mn (TDRmn)					
Timer input	Tlpq pin, RxD3 pin (for LIN-bus)					
Timer output TOpq pins, output controller						
Control registers	<registers block="" of="" setting="" unit=""> Peripheral enable register 0 (PER0) Timer clock select register m (TPSm) Timer channel enable status register m (TEm) Timer channel start register m (TSm) Timer channel stop register m (TTm) Timer input select registers 0, 1 (TIS0, TIS1) Timer output enable register p (TOEp) Timer output register p (TODp) Timer output level register p (TOLp) Timer output mode register p (TOMp) </registers>					
	<registers channel="" each="" of=""> Timer mode register mn (TMRmn) Timer status register pq (TSRpq) Input switch control register (ISC) (channel 7 of timer array unit 0 only) Noise filter enable registers 1, 2 (NFEN1, NFEN2) Port mode registers 1, 3, 5, 8 (PM1, PM3, PM5, PM8) Port registers 1, 3, 5, 8 (P1, P3, P5, P8) </registers>					

Remark mn: Unit number + Channel number, pq: Unit number + Channel number (only for channels provided with timer I/O pins)

 $78K0R/LF3: \quad m=0,\,1,\,mn=00\,\,to\,\,07,\,10\,\,to\,\,13,\,pq=0,\,pq=00\,\,to\,\,04,\,07\\ 78K0R/LG3: \quad m=0,\,1,\,mn=00\,\,to\,\,07,\,10\,\,to\,\,13,\,pq=0,\,pq=00\,\,to\,\,07$

78K0R/LH3: m = 0, 1, mn = 00 to 07, 10 to 13, pq = 0, 1, pq = 00 to 07, 10 to 13

Figures 6-1 and 6-2 show block diagrams.




Figure 6-1. Block Diagram of Timer Array Unit 0

Remark Channels 5 and 6 of the 78K0R/LF3 are not provided with timer I/O pins (TI05/TO05, TI06/TO06).




Figure 6-2. Block Diagram of Timer Array Unit 1

Remark For the channels 0 to 3 of 78K0R/LF3 and 78K0R/LG3, the timer I/O pins (TI10/TO10 to TI13/TO13) are not mounted.


(1) Timer/counter register mn (TCRmn)

TCRmn is a 16-bit read-only register and is used to count clocks.

The value of this counter is incremented or decremented in synchronization with the rising edge of a count clock. Whether the counter is incremented or decremented depends on the operation mode that is selected by the MDmn3 to MDmn0 bits of TMRmn.

Figure 6-3. Format of Timer/Counter Register mn (TCRmn)

Address: F0180H, F0181H (TCR00) to F018EH, F018FH (TCR07) After reset: FFFFH R F01C0H, F01C1H (TCR10) to F01C6H, F01C7H (TCR13)



The count value can be read by reading TCRmn.

The count value is set to FFFFH in the following cases.

- · When the reset signal is generated
- When the TAU0EN bit (TAU0) and TAU1EN bit (TAU1) of peripheral enable register 0 (PER0) is cleared The count value is cleared to 0000H in the following cases.

• When the start trigger is input in the capture mode

- · When capturing has been completed in the capture mode
- When counting of the slave channel has been completed in the PWM output mode
- · When counting of the master/slave channel has been completed in the one-shot pulse output mode
- · When counting of the slave channel has been completed in the multiple PWM output mode

Caution The count value is not captured to TDRmn even when TCRmn is read.

Remark mn: Unit number + Channel number mn = 00 to 07, 10 to 13

The TCRmn register read value differs as follows according to operation mode changes and the operating status.

Table 6-2. TCRmn Register Read Value in Various Operation Modes

Operation Mode	Count Mode		TCRmn Registe	er Read Value ^{Note}	
		Operation mode change after reset	Operation mode change after count operation paused (TTmn = 1)	Operation restart after count operation paused (TTmn = 1)	During start trigger wait status after one count
Interval timer mode	Count down	FFFFH	Undefined	Stop value	-
Capture mode	Count up	0000H	Undefined	Stop value	=
Event counter mode	Count down	FFFFH	Undefined	Stop value	-
One-count mode	Count down	FFFFH	Undefined	Stop value	FFFFH
Capture & one- count mode	Count up	0000H	Undefined	Stop value	Capture value of TDRmn register + 1

Note The read values of the TCRmn register when TSmn has been set to "1" while TEmn = 0 are shown. The read value is held in the TCRmn register until the count operation starts.

Remark mn: Unit number + Channel number

mn = 00 to 07, 10 to 13

(2) Timer data register mn (TDRmn)

This is a 16-bit register from which a capture function and a compare function can be selected.

The capture or compare function can be switched by selecting an operation mode by using the MDmn3 to MDmn0 bits of TMRmn.


The value of TDRmn can be changed at any time.

This register can be read or written in 16-bit units.

Reset signal generation clears this register to 0000H.

Figure 6-4. Format of Timer Data Register mn (TDRmn)

Address: FFF18H, FFF19H (TDR00), FFF1AH, FFF1BH (TDR01), After reset: 0000H R/W FFF64H, FFF65H (TDR02) to FFF6EH, FFF6FH (TDR07) FFF70H, FFF71H (TDR10) to FFF76H, FFF77H (TDR13)



(i) When TDRmn is used as compare register

Counting down is started from the value set to TDRmn. When the count value reaches 0000H, an interrupt signal (INTTMmn) is generated. TDRmn holds its value until it is rewritten.

Caution TDRmn does not perform a capture operation even if a capture trigger is input, when it is set to the compare function.

(ii) When TDRpq is used as capture register

The count value of TCRpq is captured to TDRpq when the capture trigger is input.

A valid edge of the Tlpq pin can be selected as the capture trigger. This selection is made by TMRpq.

Remark mn: Unit number + Channel number, pq: Unit number + Channel number (only for channels provided with timer I/O pins)

78K0R/LF3: mn = 00 to 07, 10 to 13, pq = 00 to 04, 07 78K0R/LG3: mn = 00 to 07, 10 to 13, pq = 00 to 07

78K0R/LH3: mn = 00 to 07, 10 to 13, pq = 00 to 07, 10 to 13

6.3 Registers Controlling Timer Array Unit

Timer array unit is controlled by the following registers.

- Peripheral enable register 0 (PER0)
- Timer clock select register m (TPSm)
- Timer mode register mn (TMRmn)
- Timer status register pq (TSRpq)
- Timer channel enable status register m (TEm)
- Timer channel start register m (TSm)
- Timer channel stop register m (TTm)
- Timer input select registers 0, 1 (TIS0, TIS1)
- Timer output enable register p (TOEp)
- Timer output register p (TOp)
- Timer output level register p (TOLp)
- Timer output mode register p (TOMp)
- Input switch control register (ISC)
- Noise filter enable registers 1, 2 (NFEN1, NFEN2)
- Port mode registers 1, 3, 5, 8 (PM1, PM3, PM5, PM8)
- Port registers1, 3, 5, 8 (P1, P3, P5, P8)

Remark mn: Unit number + Channel number, pq: Unit number + Channel number (only for channels provided with timer I/O pins)

78K0R/LF3: m = 0, 1, mn = 00 to 07, 10 to 13, p = 0, pq = 00 to 04, 07 78K0R/LG3: m = 0, 1, mn = 00 to 07, 10 to 13, p = 0, pq = 00 to 07

78K0R/LH3: m = 0, 1, mn = 00 to 07, 10 to 13, p = 0, 1, pq = 00 to 07, 10 to 13

(1) Peripheral enable register 0 (PER0)

PER0 is used to enable or disable use of each peripheral hardware macro. Clock supply to a hardware macro that is not used is stopped in order to reduce the power consumption and noise.

When the timer array unit 0 is used, be sure to set bit 0 (TAU0EN) of this register to 1.

When the timer array unit 1 is used, be sure to set bit 1 (TAU1EN) of this register to 1.

PER0 can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation clears this register to 00H.

Caution When setting the timer array unit, be sure to set TAUmEN to 1 first. If TAUmEN = 0, writing to a control register of the timer array unit is ignored, and all read values are default values.

Figure 6-5. Format of Peripheral Enable Register 0 (PER0)

Address: F00F0H After reset: 00H R/W Symbol <7> <5> <2> <0> <1> PFR0 RTCEN DACEN ADCEN IICAEN^{Note} TAU0EN SAU1EN SAU0EN TAU1EN

TAUmEN	Control of timer array unit m input clock
0	Stops supply of input clock. SFR used by the timer array unit m cannot be written. The timer array unit m is in the reset status.
1	Supplies input clock. • SFR used by the timer array unit m can be read/written.

Note 78K0R/LG3, 78K0R/LH3 only

(2) Timer clock select register m (TPSm)

TPSm is a 16-bit register that is used to select two types of operation clocks (CKm0, CKm1) that are commonly supplied to each channel. CKm1 is selected by bits 7 to 4 of TPSm, and CKm0 is selected by bits 3 to 0. Rewriting of TPSm during timer operation is possible only in the following cases.

Rewriting of PRSm00 to PRSm03 bits: Possible only when all the channels set to CKSmn = 0 are in the operation stopped state (TEmn = 0)

Rewriting of PRSm10 to PRSm13 bits: Possible only when all the channels set to CKSmn = 1 are in the operation stopped state (TEmn = 0)

TPSm can be set by a 16-bit memory manipulation instruction.

The lower 8 bits of TPSm can be set with an 8-bit memory manipulation instruction with TPSmL.

Reset signal generation clears this register to 0000H.

Remark mn: Unit number + Channel number m = 0, 1, mn = 00 to 07, 10 to 13

Figure 6-6. Format of Timer Clock Select Register m (TPSm)

Address: F01B6H, F01B7H (TPS0) After reset: 0000H R/W F01DEH, F01DFH (TPS1)

Symbol TPSm

_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	0	0	0	0	0	0	0	0	PRS	PRS	PRS	PRS	PRS	PRS	PRS	PRS
									m13	m12	m11	m10	m03	m02	m01	m00

PRS	PRS	PRS	PRS	Selection of operation clock (CKmk) Notes 1,2								
mk3	mk2	mk1	mk0	mk0				fclk = 20 MHz				
0	0	0	0	fclk	2 MHz	5 MHz	10 MHz	20 MHz				
0	0	0	1	fclk/2	1 MHz	2.5 MHz	5 MHz	10 MHz				
0	0	1	0	fclk/2 ²	500 kHz	1.25 MHz	2.5 MHz	5 MHz				
0	0	1	1	fclk/2 ³	250 kHz	625 kHz	1.25 MHz	2.5 MHz				
0	1	0	0	fclk/2 ⁴	125 kHz	312.5 kHz	625 kHz	1.25 MHz				
0	1	0	1	fc∟k/2⁵	62.5 kHz	156.2 kHz	312.5 kHz	625 kHz				
0	1	1	0	fclk/2 ⁶	31.25 kHz	78.1 kHz	156.2 kHz	312.5 kHz				
0	1	1	1	fclk/2 ⁷	15.62 kHz	39.1 kHz	78.1 kHz	156.2 kHz				
1	0	0	0	fclk/2 ⁸	7.81 kHz	19.5 kHz	39.1 kHz	78.1 kHz				
1	0	0	1	fclk/29	3.91 kHz	9.76 kHz	19.5 kHz	39.1 kHz				
1	0	1	0	fcLK/2 ¹⁰	1.95 kHz	4.88 kHz	9.76 kHz	19.5 kHz				
1	0	1	1	fcLK/2 ¹¹	976 Hz	2.44 kHz	4.88 kHz	9.76 kHz				
1	1	0	0	fclk/2 ¹²	488 Hz	1.22 kHz	2.44 kHz	4.88 kHz				
1	1	0	1	fclk/2 ¹³	244 Hz	610 Hz	1.22 kHz	2.44 kHz				
1	1	1	0	fclk/2 ¹⁴	122 Hz	305 Hz	610 Hz	1.22 kHz				
1	1	1	1	fclk/2 ¹⁵	61 Hz	153 Hz	305 Hz	610 Hz				

- **Notes 1.** When changing the clock selected for fclk (by changing the system clock control register (CKC) value), stop the timer array unit (TT0 = 00FFH, TT1 = 000FH).
 - 2. Only in the case of SDIV=0, CCSmn=1 and TISmn=1, continuously use of TAUm is allowed, even when changing CPU clock. However, the following limitation is existing.
 - When changing CPU clock, source clock decrease/increase occurs as follows.

Main clock \rightarrow Subsystem clock (CSS = 0 \rightarrow 1): -1 clock Subsystem clock \rightarrow Main clock (CSS = 1 \rightarrow 0): +1 clock

Caution Be sure to clear bits 15 to 8 to "0".

Remarks 1. fclk: CPU/peripheral hardware clock frequency

- **2.** k = 0, 1
- 3. mn: Unit number + Channel number m = 0, 1, mn = 00 to 07, 10 to 13

(3) Timer mode register mn (TMRmn)

TMRmn sets an operation mode of channel n of timer array unit m. It is used to select an operation clock (MCK), a count clock, whether the timer operates as the master or a slave, a start trigger and a capture trigger, the valid edge of the timer input, and an operation mode (interval, capture, event counter, one-count, or capture & onecount).

Rewriting TMRmn is prohibited when the register is in operation (when TEm = 1). However, bits 7 and 6 (CISmn1, CISmn0) can be rewritten even while the register is operating with some functions (when TEm = 1) (for details, see 6.7 Operation of Timer Array Unit as Independent Channel and 6.8 Operation of Plural Channels of Timer Array Unit).

TMRmn can be set by a 16-bit memory manipulation instruction.

Reset signal generation clears this register to 0000H.

Figure 6-7. Format of Timer Mode Register mn (TMRmn) (1/4)

Address: F0190H, F0191H (TMR00) to F019EH, F019FH (TMR07) After reset: 0000H R/W F01C8H, F01C9H (TMR10) to F01CEH, F01CFH (TMR13)

Symbol **TMRmn**

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
CKS	0	0	ccs	MAST	STS	STS	STS	CIS	CIS	0	0	MD	MD	MD	MD
mn			mn	ERmn	mn2	mn1	mn0	mn1	mn0			mn3	mn2	mn1	mn0

CKS mn	Selection of operation clock (MCK) of channel n						
0	Operation clock CKm0 set by TPSm register						
1	Operation clock CKm1 set by TPSm register						
Opera	Operation clock MCK is used by the edge detector. A count clock (TCLK) and a sampling clock are generated						

depending on the setting of the CCSmn bit.

ccs	Selection of count clock (TCLK) of channel n									
mn										
0	Operation clock MCK specified by CKSmn bit									
1	Valid edge of input signal input from Tlpq pin, fsub/2, fsub/4, or INTRTC1 (the timer input used with channel x									
	is selected by using TISm register).									

Count clock TCLK is used for the timer/counter, output controller, and interrupt controller.

If CCSmn = 1, use the count clock under the following condition.

• The frequency of the operating clock selected by using CKSmn ≥ The frequency of the clock selected by using $\text{TISmn} \times 2$

Caution Be sure to clear bits 14, 13, 5, and 4 to "0".

Remark mn: Unit number + Channel number, pq: Unit number + Channel number (only for channels provided with

78K0R/LF3: m = 0, 1, mn = 00 to 07, 10 to 13, pq = 00 to 04, 07

78K0R/LG3: m = 0, 1, mn = 00 to 07, 10 to 13, pq = 00 to 07

78K0R/LH3: m = 0, 1, mn = 00 to 07, 10 to 13, pq = 00 to 07, 10 to 13

Figure 6-7. Format of Timer Mode Register mn (TMRmn) (2/4)

Address: F0190H, F0191H (TMR00) to F019EH, F019FH (TMR07) After reset: 0000H R/W F01C8H, F01C9H (TMR10) to F01CEH, F01CFH (TMR13)

Symbol TMRmn

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
CKS	0	0	ccs	MAST	STS	STS	STS	CIS	CIS	0	0	MD	MD	MD	MD
mn			mn	ERmn	mn2	mn1	mn0	mn1	mn0			mn3	mn2	mn1	mn0

MAS TER	Selection of slave/master of channel n							
mn								
0	Operates as slave channel with combination operation function.							
1	Operates as master channel with combination operation function.							
Be sui	Only the even channel can be set as a master channel (MASTERmn = 1). Be sure to use the odd channel as a slave channel (MASTERmn = 0). Clear MASTERmn to 0 for a channel that is used with the independent operation function.							

STS mn2	STS mn1	STS mn0	Setting of start trigger or capture trigger of channel n
0	0	0	Only software trigger start is valid (other trigger sources are unselected).
0	0	1	Valid edge of Tlpq pin input signal, fsub/2, fsub/4, or INTRTC1 is used as both the start trigger and capture trigger.
0	1	0	Both the edges of Tlpq pin input signal, fsub/2, fsub/4, or INTRTC1 are used as a start trigger and a capture trigger.
1	0	0	Interrupt signal of the master channel is used (when the channel is used as a slave channel with the combination operation function).
Othe	r than a	bove	Setting prohibited

CIS mn1	CIS mn0	Selection of valid edge of Tlpq pin input signal, fsub/2, fsub/4, or INTRTC1 (the timer input used with channel x is selected by using TISm register).
0	0	Falling edge
0	1	Rising edge
1	0	Both edges (when low-level width is measured) Start trigger: Falling edge, Capture trigger: Rising edge
1	1	Both edges (when high-level width is measured) Start trigger: Rising edge, Capture trigger: Falling edge

If both the edges are specified when the value of the STSmn2 to STSmn0 bits is other than 010B, set the CISmn1 to CISmn0 bits to 10B.

Caution Be sure to clear bits 14, 13, 5, and 4 to "0".

Remark mn: Unit number + Channel number, pq: Unit number + Channel number (only for channels provided with timer I/O pins)

78K0R/LF3: mn = 00 to 07, 10 to 13, pq = 00 to 04, 07 78K0R/LG3: mn = 00 to 07, 10 to 13, pq = 00 to 07

78K0R/LH3: mn = 00 to 07, 10 to 13, pq = 00 to 07, 10 to 13

Figure 6-7. Format of Timer Mode Register mn (TMRmn) (3/4)

Address: F0190H, F0191H (TMR00) to F019EH, F019FH (TMR07) After reset: 0000H R/W F01C8H, F01C9H (TMR10) to F01CEH, F01CFH (TMR13)

Symbol TMRmn

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
CKS	0	0	ccs	MAST	STS	STS	STS	CIS	CIS	0	0	MD	MD	MD	MD
mn			mn	ERmn	mn2	mn1	mn0	mn1	mn0			mn3	mn2	mn1	mn0

MD mn3	MD mn2	MD mn1	MD mn0	Operation mode of channel n	Count operation of TCR	Independent operation					
0	0	0	1/0	Interval timer mode	Counting down	Possible					
0	1	0	1/0	Capture mode	Counting up	Possible					
0	1	1	0	Event counter mode	Counting down	Possible					
1	0	0	1/0	One-count mode	Counting down	Impossible					
1	1	0	0	Capture & one-count mode	Possible						
C	Other tha	an abov	e	Setting prohibited							
The o	The operation of MDmn0 bits varies depending on each operation mode (see following table).										

Cautions 1. Be sure to clear bits 14, 13, 5, and 4 to "0".

- 2. Channel 5 of timer array unit 0 and channels 0 to 3 of timer array unit 1 of the 78K0R/LF3 can be set only to the interval mode.
- 3. Channel 6 of timer array unit 0 of the 78K0R/LF3 can be set only to the interval mode and one-count mode (when using as master).
- 4. Channels 0 to 3 of timer array unit 1 of the 78K0R/LG3 can be set only to the interval mode.

Remark mn: Unit number + Channel number

mn = 00 to 07, 10 to 13

Figure 6-7. Format of Timer Mode Register mn (TMRmn) (4/4)

Operation mode (Value set by the MDmn3 to MDmn1 bits (see table above))	MD mn0	Setting of starting counting and interrupt
• Interval timer mode (0, 0, 0)	0	Timer interrupt is not generated when counting is started (timer output does not change, either).
• Capture mode (0, 1, 0)	1	Timer interrupt is generated when counting is started (timer output also changes).
• Event counter mode (0, 1, 1)	0	Timer interrupt is not generated when counting is started (timer output does not change, either).
• One-count mode (1, 0, 0)	0	Start trigger is invalid during counting operation. At that time, interrupt is not generated, either.
	1	Start trigger is valid during counting operation ^{Note} . At that time, interrupt is also generated.
Capture & one-count mode (1, 1, 0)	0	Timer interrupt is not generated when counting is started (timer output does not change, either). Start trigger is invalid during counting operation. At that time interrupt is not generated, either.
Other than above		Setting prohibited

Note If the start trigger (TSmn = 1) is issued during operation, the counter is cleared, an interrupt is generated, and recounting is started.

Remark mn: Unit number + Channel number mn = 00 to 07, 10 to 13

(4) Timer status register pq (TSRpq)

TSRpq indicates the overflow status of the counter of channel n.

TSRpq is valid only in the capture mode (MDpq3 to MDpq1 = 010B) and capture & one-count mode (MDpq3 to MDpq1 = 110B). It will not be set in any other mode. See Table 6-3 for the operation of the OVFpq bit in each operation mode and set/clear conditions.

TSRpq can be read by a 16-bit memory manipulation instruction.

The lower 8 bits of TSRpq can be set with an 8-bit memory manipulation instruction with TSRpqL.

Reset signal generation clears this register to 0000H.

Figure 6-8. Format of Timer Status Register pq (TSRpq)

Address: F01A0H, F01A1H (TSR00) to F01AEH, F01AFH (TSR07) After reset: 0000H R F01D0H, F01D1H (TSR10) to F01D6H, F01D7H (TSR13)

Symbol TSRpq

15	14	13	12	11	10	9	8	7	ь	5	4	3	2	ı	0
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	OVF
															pq

OVF	Counter overflow status of channel q									
pq	O Overflow does not occur. Overflow occurs.									
0										
1										
When	When OVFpq = 1, this flag is cleared (OVFpq = 0) when the next value is captured without overflow.									

Remark pq: Unit number + Channel number (only for channels provided with timer I/O pins)

78K0R/LF3: pq = 00 to 04, 07 78K0R/LG3: pq = 00 to 07

78K0R/LH3: pq = 00 to 07, 10 to 13

Table 6-3. OVFpq Bit Operation and Set/Clear Conditions in Each Operation Mode

Timer operation mode	OVFpq	Set/clear conditions						
Capture mode	clear	When no overflow has occurred upon capturing						
Capture & one-count mode	set	When an overflow has occurred upon capturing						
Interval timer mode	clear	_						
Event counter mode	_	(Use prohibited, not set/cleared)						
One-count mode	set							

Remark The OVFpq bit does not change immediately after the counter has overflowed, but changes upon the subsequent capture.

(5) Timer channel enable status register m (TEm)

TEm is used to enable or stop the timer operation of each channel.

When a bit of timer channel start register m (TSm) is set to 1, the corresponding bit of this register is set to 1. When a bit of timer channel stop register m (TTm) is set to 1, the corresponding bit of this register is cleared to 0.

TEm can be read by a 16-bit memory manipulation instruction.

The lower 8 bits of TEm can be set with a 1-bit or 8-bit memory manipulation instruction with TEmL.

Reset signal generation clears this register to 0000H.

Figure 6-9. Format of Timer Channel Enable Status Register m (TEm)

Address: F01B0H, F01B1H			After reset: 0000H			R										
Symbol	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
TE0	0	0	0	0	0	0	0	0	TE07	TE06	TE05	TE04	TE03	TE02	TE01	TE00
Address: F01D8H, F01D9H After reset: 0000H R																
Symbol	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
TE1	0	0	0	0	0	0	0	0	0	0	0	0	TE13	TE12	TE11	TE10
	TE				Ir	ndicatio	n of ope	eration	enable/s	stop sta	tus of c	hannel	n			
	mn	nn														
	0	0 Operation is stopped.														
	1	1 Operation is enabled.														

Remark mn: Unit number + Channel number m = 0, 1, mn = 00 to 07, 10 to 13

(6) Timer channel start register m (TSm)

TSm is a trigger register that is used to clear a timer counter (TCRmn) and start the counting operation of each channel.

When a bit (TSmn) of this register is set to 1, the corresponding bit (TEmn) of timer channel enable status register m (TEm) is set to 1. TSmn is a trigger bit and cleared immediately when TEmn = 1.

TSm can be set by a 16-bit memory manipulation instruction.

The lower 8 bits of TSm can be set with a 1-bit or 8-bit memory manipulation instruction with TSmL.

Reset signal generation clears this register to 0000H.

Figure 6-10. Format of Timer Channel Start Register m (TSm)

Address: F01B2H, F01B3H		After reset: 0000H			R/W											
Symbol	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
TS0	0	0	0	0	0	0	0	0	TS07	TS06	TS05	TS04	TS03	TS02	TS01	TS00
Address F04	Address: F01DAH, F01DBH After reset: 0000H R/W															
Address: FU1	DAH, F	JIDBH	Atter	reset:	HOOOO	R/W										
Symbol	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
TS1	0	0	0	0	0	0	0	0	0	0	0	0	TS13	TS12	TS11	TS10

TSmn	Operation enable (start) trigger of channel n									
0	No trigger operation									
1	TEmn is set to 1 and the count operation becomes enabled.									
	The TCRmn count operation start in the count operation enabled state varies depending on each operation									
	mode (see Table 6-4).									

Caution Be sure to clear bits 15 to 8 of TS0 and bits 15 to 4 of TS1 to "0".

Remarks 1. When the TSm register is read, 0 is always read.

2. mn: Unit number + Channel number m = 0, 1, mn = 00 to 07, 10 to 13

Table 6-4. Operations from Count Operation Enabled State to TCRmn Count Start

Timer operation mode	Operation when TSmn = 1 is set
Interval timer mode	No operation is carried out from start trigger detection (TSmn=1) until count clock generation.
	The first count clock loads the value of TDRmn to TCRmn and the subsequent count clock performs count down operation (see 6.3 (6) (a) Start timing in interval timer mode).
Event counter mode	Writing 1 to TSmn bit loads the value of TDRmn to TCRmn. The subsequent count clock performs count down operation. The external trigger detection selected by STSmn2 to STSmn0 bits in the TMRmn register does not start count operation (see 6.3 (6) (b) Start timing in event counter mode).
Capture mode	No operation is carried out from start trigger detection until count clock generation.
	The first count clock loads 0000H to TCRmn and the subsequent count clock performs count up operation (see 6.3 (6) (c) Start timing in capture mode).
One-count mode	When TEmn = 0, writing 1 to TSmn bit sets the start trigger wait state. No operation is carried out from start trigger detection until count clock generation. The first count clock loads the value of TDRmn to TCRmn and the subsequent count clock performs count down operation (see 6.3 (6) (d) Start timing in one-count mode).
Capture & one-count mode	When TEmn = 0, writing 1 to TSmn bit sets the start trigger wait state. No operation is carried out from start trigger detection until count clock generation. The first count clock loads 0000H to TCRmn and the subsequent count clock performs count up operation (see 6.3 (6) (e) Start timing in capture & one-count mode).

- Cautions 1. Channel 5 of timer array unit 0 and channels 0 to 3 of timer array unit 1 of the 78K0R/LF3 can be set only to the interval mode.
 - 2. Channel 6 of timer array unit 0 of the 78K0R/LF3 can be set only to the interval mode and one-count mode (when using as master).
 - 3. Channels 0 to 3 of timer array unit 1 of the 78K0R/LG3 can be set only to the interval mode.

(a) Start timing in interval timer mode

- <1> Writing 1 to TSmn sets TEmn = 1
- <2> The write data to TSmn is held until count clock generation.
- <3> TCRmn holds the initial value until count clock generation.
- <4> On generation of count clock, the "TDRmn value" is loaded to TCRmn and count starts.

Remark mn: Unit number + Channel number mn = 00 to 07, 10 to 13




Figure 6-11. Start Timing (In Interval Timer Mode)

Caution In the first cycle operation of count clock after writing TSmn, an error at a maximum of one clock is generated since count start delays until count clock has been generated. When the information on count start timing is necessary, an interrupt can be generated at count start by setting MDmn0 = 1

Remark mn: Unit number + Channel number mn = 00 to 07, 10 to 13

(b) Start timing in event counter mode

- <1> While TEpq is set to 0, TCRpq holds the initial value.
- <2> Writing 1 to TSpq sets 1 to TEpq.
- <3> As soon as 1 has been written to TSpq and 1 has been set to TEpq, the "TDRpq value" is loaded to TCRpq to start counting.
- <4> After that, the TCRpq value is counted down according to the count clock.




Figure 6-12. Start Timing (In Event Counter Mode)

Remark pq: Unit number + Channel number (only for channels provided with timer I/O pins)


78K0R/LF3: pq = 00 to 04, 07 78K0R/LG3: pq = 00 to 07

78K0R/LH3: pq = 00 to 07, 10 to 13

(c) Start timing in capture mode

- <1> Writing 1 to TSpq sets TEpq = 1
- <2> The write data to TSpq is held until count clock generation.
- <3> TCRpq holds the initial value until count clock generation.
- <4> On generation of count clock, 0000H is loaded to TCRpq and count starts.

Figure 6-13. Start Timing (In Capture Mode)



Caution In the first cycle operation of count clock after writing TSpq, an error at a maximum of one clock is generated since count start delays until count clock has been generated. When the information on count start timing is necessary, an interrupt can be generated at count start by setting MDpq0 = 1.

Remark pq: Unit number + Channel number (only for channels provided with timer I/O pins)

78K0R/LF3: pq = 00 to 04, 07 78K0R/LG3: pq = 00 to 07

78K0R/LH3: pq = 00 to 07, 10 to 13

(d) Start timing in one-count mode

- <1> Writing 1 to TSpq sets TEpq = 1
- <2> Enters the start trigger input wait status, and TCRpq holds the initial value.
- <3> On start trigger detection, the "TDRpq value" is loaded to TCRpq and count starts.

TSpq (write)

TEpq

TIN edge detection signal

Count clock Note

TSpq (write) hold signal

Start trigger detection signal

TCRpq

TCRpq

TDRpq value

Start trigger input wait status

Figure 6-14. Start Timing (In One-count Mode)

Note When the one-count mode is set, the operation clock (MCK) is selected as count clock (CCSpq = 0).

Caution An input signal sampling error is generated since operation starts upon start trigger detection (The error is one count clock when Tlpq is used).

Remark pq: Unit number + Channel number (only for channels provided with timer I/O pins)

78K0R/LF3: pq = 00 to 04, 07, 06 (only when used as the master)

78K0R/LG3: pq = 00 to 07

78K0R/LH3: pq = 00 to 07, 10 to 13

(e) Start timing in capture & one-count mode

- <1> Writing 1 to TSpq sets TEpq = 1
- <2> Enters the start trigger input wait status, and TCRpq holds the initial value.
- <3> On start trigger detection, 0000H is loaded to TCRpq and count starts.

TSpq (write)

TEpq

TIN edge detection signal

Count clock Note

TSpq (write) hold signal

Start trigger detection signal

TCRpq

Initial value

O000H

Figure 6-15. Start Timing (In Capture & One-count Mode)

Note When the capture & one-count mode is set, the operation clock (MCK) is selected as count clock (CCSpq = 0).

Caution An input signal sampling error is generated since operation starts upon start trigger detection (The error is one count clock when Tlpq is used).

(7) Timer channel stop register m (TTm)

TTm is a trigger register that is used to clear a timer counter (TCRmn) and start the counting operation of each channel

When a bit (TTmn) of this register is set to 1, the corresponding bit (TEmn) of timer channel enable status register 0 (TEm) is cleared to 0. TTmn is a trigger bit and cleared to 0 immediately when TEmn = 0.

TTm can be set by a 16-bit memory manipulation instruction.

The lower 8 bits of TTm can be set with a 1-bit or 8-bit memory manipulation instruction with TTmL.

Reset signal generation clears this register to 0000H.

Remark mn: Unit number + Channel number, pq: Unit number + Channel number (only for channels provided with timer I/O pins)

78K0R/LF3: m = 0, 1, mn = 00 to 07, 10 to 13, pq = 00 to 04, 07

78K0R/LG3: m = 0, 1, mn = 00 to 07, 10 to 13, pq = 00 to 07

78K0R/LH3: m = 0, 1, mn = 00 to 07, 10 to 13, pq = 00 to 07, 10 to 13

Figure 6-16. Format of Timer Channel Stop Register m (TTm)

Address: F01	B4H, F(01B5H	After	reset: 0	000H	R/W										
Symbol	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
TT0	0	0	0	0	0	0	0	0	TT07	TT06	TT05	TT04	TT03	TT02	TT01	TT00
Address: F01DCH, F01DDH After reset: 0000H R/W																
Symbol	15	14														
TT1	0	0														
	TTmn						Opera	tion sto	p trigge	r of cha	nnel n					
	0	No trig	No trigger operation													
	1	Operat	Operation is stopped (stop trigger is generated).													

Caution Be sure to clear bits 15 to 8 of TT0 and bits 15 to 4 of TT1 to "0".

Remarks 1. When the TTm register is read, 0 is always read.

2. mn: Unit number + Channel number m = 0, 1, mn = 00 to 07, 10 to 13

(8) Timer input select registers 0, 1 (TIS0, TIS1)

TISO and TIS1 use can be set to the input signal of a timer input pin (Tlpq), half the frequency of the subsystem clock (fsuB/2), one fourth the frequency of the subsystem clock (fsuB/4), or an RTC interval interrupt (INTRTCI) as the timer input. The timer input can be selected for each channel.

TISO and TIS1 can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation clears these registers to 00H.

Remark pq: Unit number + Channel number (only for channels provided with timer I/O pins)

78K0R/LF3: pq = 00 to 04, 0778K0R/LG3: pq = 00 to 07

78K0R/LH3: pq = 00 to 07, 10 to 13

Figure 6-17. Format of Timer Input Select Registers 0, 1 (TIS0, TIS1) (1/2)

• 78K0R/LF3

Address: FFF	3EH After re	set: 00H R/	W					
Symbol	7	6	5	4	3	2	1	0
TIS0	TIS07	0	0	TIS04	TIS03	TIS02	TIS01	TIS00
Address: FFF	4EH After re	eset: 00H R/	N					
Symbol	7	6	5	4	3	2	1	0
TIS1	0	0	RTCIS04	RTCIS00	0	0	0	0

TIS11

TIS10

TIS12

Figure 6-17. Format of Timer Input Select Registers 0, 1 (TIS0, TIS1) (2/2)

• 78K0B/LG3

TIS1

• /8K0H/LG	3							
Address: FFF	3EH After re	eset: 00H R/\	N					
Symbol	7	6	5	4	3	2	1	0
TIS0	TIS07	TIS06	TIS05	TIS04	TIS03	TIS02	TIS01	TIS00
Address: FFF	F4EH After re	eset: 00H R/\	N					
Symbol	7	6	5	4	3	2	1	0
TIS1	0	0	RTCIS04	RTCIS00	0	0	0	0
• 78K0R/LH3 Address: FFF		eset: 00H R/\	N					
Symbol	7	6	5	4	3	2	1	0
TIS0	TIS07	TIS06	TIS05	TIS04	TIS03	TIS02	TIS01	TIS00
Address: FFF	-4EH After re	eset: 00H R/\	N					
Symbol	7	6	5	4	3	2	1	0

RTCIS00

• Channels 1 to 3 and 5 to 7 of timer array unit 0 and channels 0 to 3 of timer array unit 1

RTCIS04

0

TISpq	SDIV	Selection of Timer input used with channel (pq = 01, 02, 03, 05, 06, 07, 10, 11, 12, 13)
0	×	Input signal of timer input pin (Tlpq)
1	0	fsuB/2
	1	fsus/4

TIS13

• Channels 0 and 4 of timer array unit 0

0

TISpq	RTCISpq	SDIV	Selection of Timer input used with channel (pq = 00, 04)
0	×	×	Input signal of timer input pin (Tlpq)
1	0	0	fsuB/2
		1	fsuB/4
	1	0	RTC Interval interrupt (INTRTCI)
		1	Setting prohibited

Caution When the LIN-bus communication function is used, select the input signal of the RxD3 pin by setting ISC1 to 1 and TIS07 = 0.

Remarks 1. pq: Unit number + Channel number (only for channels provided with timer I/O pins)

78K0R/LF3: pq = 00 to 04, 0778K0R/LG3: pq = 00 to 07

78K0R/LH3: pq = 00 to 07, 10 to 13

2. x: don't care

3. fsub: Subsystem select clock

4. SDIV: Bit 3 of the system clock control register (CKC)

(9) Timer output enable register p (TOEp)

TOEp is used to enable or disable timer output of each channel.

Channel q for which timer output has been enabled becomes unable to rewrite the value of the TOpq bit of the timer output register (TOp) described later by software, and the value reflecting the setting of the timer output function through the count operation is output from the timer output pin (TOpq).

TOEp can be set by a 16-bit memory manipulation instruction.

The lower 8 bits of TOEp can be set with a 1-bit or 8-bit memory manipulation instruction with TOEpL.

Reset signal generation clears this register to 0000H.

Figure 6-18. Format of Timer Output Enable Register p (TOEp)

• 78K0R/LF3 Address: F01BAH, F01BBH After reset: 0000H R/W Symbol 15 13 12 10 3 0 TOE0 0 0 0 TOE 0 TOE TOE TOE TOE TOE 0 0 0 0 07 04 03 02 01 00 • 78K0R/LG3 Address: F01BAH, F01BBH After reset: 0000H

TOE0	0	0	0	0	0	0	0	0	IOE	IOE	IOE	IOE	IOE	IOE	IOE	IOE
									07	06	05	04	03	02	01	00

78K0R/LH3

Address: F01BAH, F01BBH After reset: 0000H

Symbol

Symbol	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
TOE0	0	0	0	0	0	0	0	0	TOE	TOE	TOE	TOE	TOE	TOE	TOE	TOE
									07	06	05	04	03	02	01	00
Address: F01	After	reset: C	H0000	R/W												
Symbol	15	14	13	12	11	10	a	8	7	6	5	1	3	2	1	Ο

Symbol	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
TOE1	0	0	0	0	0	0	0	0	0	0	0	0	TOE 13	TOE 12	TOE 11	TOE 10

TOE pq	Timer output enable/disable of channel q
0	The TOpq operation stopped by count operation (timer channel output bit). Writing to the TOpq bit is enabled. The TOpq pin functions as data output, and it outputs the level set to the TOpq bit. The output level of the TOpq pin can be manipulated by software.
1	The TOpq operation enabled by count operation (timer channel output bit). Writing to the TOpq bit is disabled (writing is ignored). The TOpq pin functions as timer output, and the TOEpq is set or reset depending on the timer operation. The TOpq pin outputs the square-wave or PWM depending on the timer operation.

(Caution and Remark are given on the next page.)



- Cautions 1. For 78K0R/LF3, be sure to clear bits 15 to 8, 6 and 5 of TOE0 to "0".
 - 2. For 78K0R/LG3, be sure to clear bits 15 to 8 of TOE0 to "0".
 - 3. For 78K0R/LH3, be sure to clear bit 15 to 8 of TOE0, bits 15 to 4 of TOE1 to "0".

Remark pq: Unit number + Channel number (only for channels provided with timer I/O pins)

78K0R/LF3: p = 0, pq = 00 to 04, 07 78K0R/LG3: p = 0, pq = 00 to 07

78K0R/LH3: p = 0, 1, pq = 00 to 07, 10 to 13

(10) Timer output register p (TOp)

TOp is a buffer register of timer output of each channel.

The value of each bit in this register is output from the timer output pin (TOpq) of each channel.

This register can be rewritten by software only when timer output is disabled (TOEpq = 0). When timer output is enabled (TOEpq = 1), rewriting this register by software is ignored, and the value is changed only by the timer operation.

To use the P30/TO00, P32/TO01, P12/TO02, P31/TO03, P13/TO04, P16/TO05, P34/TO06, P33/TO07, P84/TO10, P85/TO11, P86/TO12, or P87/TO13 pin as a port function pin, set the corresponding TOpq bit to "0".

TOp can be set by a 16-bit memory manipulation instruction.

The lower 8 bits of TOp can be set with an 8-bit memory manipulation instruction with TOpL.

Reset signal generation clears this register to 0000H.

Figure 6-19. Format of Timer Output Register p (TOp)

• 78K0R/LF3

Address: F01B8H, F01B9H After reset: 0000H R/W 15 12 10 TO0 0 0 0 0 0 0 0 TO0 0 0 TO0 TO0 TO0 TO0 TO0 0 7 4 3 2 0

• 78K0R/LG3

Address: F01l	B8H, F0)1B9H	After	reset: 0	000H	R/W										
Symbol	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
TO0	0	0	0	0	0	0	0	0	TO0	TO0	TO0	TO0	TO0	TO0	TO0	TO0
									7	6	5	4	3	2	1	0

• 78K0R/LH3

Address: F01	B8H, F0)1B9H	After	reset: C	H0000	R/W										
Symbol	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
TO0	0	0	0	0	0	0	0	0	TO0	TO0	TO0	TO0	TO0	TO0	TO0	TO0
									7	6	5	4	3	2	1	0

Address: F01	E0H, F0)1E1H	After	reset: 0	H0000	R/W										
Symbol	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
TO1	0	0	0	0	0	0	0	0	0	0	0	0	TO1	TO1	TO1	TO1
													3	2	1	0

ТО	Timer output of channel q
pq	
0	Timer output value is "0".
1	Timer output value is "1".

Cautions 1. For 78K0R/LF3, be sure to clear bits 15 to 8, 6 and 5 of TO0 to "0".

- 2. For 78K0R/LG3, be sure to clear bits 15 to 8 of TO0 to "0".
- 3. For 78K0R/LH3, be sure to clear bit 15 to 8 of TO0, bits 15 to 4 of TO1 to "0".

Remark pq: Unit number + Channel number (only for channels provided with timer I/O pins)

78K0R/LF3: p = 0, pq = 00 to 04, 07 78K0R/LG3: p = 0, pq = 00 to 07

78K0R/LH3: p = 0, 1, pq = 00 to 07, 10 to 13

(11) Timer output level register p (TOLp)

TOLp is a register that controls the timer output level of each channel.

The setting of the inverted output of channel q by this register is reflected at the timing of set or reset of the timer output signal while the timer output is enabled (TOEpq = 1) in the combination operation mode (TOMpq = 1). In the toggle mode (TOMpq = 0), this register setting is invalid.

TOLp can be set by a 16-bit memory manipulation instruction.

The lower 8 bits of TOLp can be set with an 8-bit memory manipulation instruction with TOLpL.

Reset signal generation clears this register to 0000H.

Figure 6-20. Format of Timer Output Level Register p (TOLp)

• 78K0R/LF3 Address: F01BCH, F01BDH After reset: 0000H 12 10 0 Symbol 15 14 13 11 8 7 3 TOL0 TOL TOL TOL TOL TOL TOL 0 07 04 03 02 00 01 • 78K0R/LG3 Address: F01BCH, F01BDH After reset: 0000H R/W Symbol 15 13 12 10 9 8 7 6 5 4 3 0 14 11 2 TOL TOL TOL TOL TOL TOL TOL₀ 0 0 0 0 0 0 0 0 TOL TOL 07 06 05 02 00 • 78K0R/LH3 Address: F01BCH, F01BDH After reset: 0000H R/W Symbol 15 13 12 10 9 8 7 6 5 3 0 TOL₀ 0 TOL TOL TOL TOL TOL TOL TOL TOL O 0 O O n 0 n 07 06 05 04 03 02 00 Address: F01E4H, F01E5H After reset: 0000H R/W Symbol 15 14 13 12 11 10 9 8 7 6 5 4 3 2 0 TOL₁ 0 0 0 TOL TOL TOL TOL 13 12 11 10 **TOLpq** Control of timer output level of channel q 0 Positive logic output (active-high)

- Cautions 1. For 78K0R/LF3, be sure to clear bits 15 to 8, 6 and 5 of TOL0 to "0".
 - 2. For 78K0R/LG3, be sure to clear bits 15 to 8 of TOL0 to "0".
 - 3. For 78K0R/LH3, be sure to clear bit 15 to 8 of TOL0, bits 15 to 4 of TOL1 to "0".
- **Remarks 1.** If the value of this register is rewritten during timer operation, the timer output is inverted when the timer output signal changes next, instead of immediately after the register value is rewritten.
 - 2. pq: Unit number + Channel number (only for channels provided with timer I/O pins)

78K0R/LF3: p = 0, pq = 00 to 04, 07 78K0R/LG3: p = 0, pq = 00 to 07

Inverted output (active-low)

78K0R/LH3: p = 0, 1, pq = 00 to 07, 10 to 13

(12) Timer output mode register p (TOMp)

TOMp is used to control the timer output mode of each channel.

When a channel is used for the combination operation function (PWM output, one-shot pulse output, or multiple PWM output), set the corresponding bit of the slave channel to 1.

The setting of each channel q by this register is reflected at the timing when the timer output signal is set or reset while the timer output is enabled (TOEpq = 1).

TOMp can be set by a 16-bit memory manipulation instruction.

The lower 8 bits of TOMp can be set with an 8-bit memory manipulation instruction with TOMpL.

Reset signal generation clears this register to 0000H.

Figure 6-21. Format of Timer Output Mode Register p (TOMp)

• 78K0R/LF3 Address: F01BEH, F01BFH After reset: 0000H R/W Symbol 13 12 10 3 0 TOM0 0 TOM 0 0 TOM TOM TOM TOM TOM Λ Λ Λ ٥ Λ Λ 0 07 04 03 02 00 • 78K0R/LG3 Address: F01BEH, F01BFH R/W After reset: 0000H Symbol 10 6 3 0 TOM TOM0 TOM TOM TOM TOM TOM 0 0 0 0 TOM TOM 0 0 0 0 07 06 05 03 00 • 78K0R/LH3 Address: F01BEH, F01BFH After reset: 0000H R/W 7 6 5 3 2 0 12 10 9 8 4 1 Symbol 15 13 11 TOM0 0 0 0 0 0 0 0 TOM TOM TOM TOM TOM TOM TOM TOM 07 05 00 06 04 03 02 01 After reset: 0000H Address: F01E6H, F01E7H R/W Symbol 15 14 13 12 11 10 9 6 5 3 0 TOM1 0 0 0 0 0 0 0 0 0 0 0 0 TOM TOM TOM TOM 13 12 10 TOM Control of timer output mode of channel q pq Toggle mode (to produce toggle output by timer interrupt request signal (INTTMpq)) 0 Combination operation mode (set by the timer interrupt request signal (INITTMpq) of the master channel, and reset by the timer interrupt request signal (INITTMpr) of the slave channel)

Cautions 1. For 78K0R/LF3, be sure to clear bits 15 to 8, 6 and 5 of TOM0 to "0".

- 2. For 78K0R/LG3, be sure to clear bits 15 to 8 of TOM0 to "0".
- 3. For 78K0R/LH3, be sure to clear bit 15 to 8 of TOM0, bits 15 to 4 of TOM1 to "0".

(Remark is listed on the next page.)

Remark pq: Unit number + Channel number (only for channels provided with timer I/O pins)

<1> 78K0R/LF3:

• p = 0, q = 0 to 4, 7 (q = 0, 2, 4 for master channel)

 $q < r \le 7$ (where r is a consecutive integer greater than q)

<2> 78K0R/LG3:

• p = 0, q = 0 to 7 (q = 0, 2, 4, 6 for master channel)

 $q < r \le 7$ (where r is a consecutive integer greater than q)

<3> 78K0R/LH3:

• p = 0, q = 0 to 7 (q = 0, 2, 4, 6 for master channel)

 $q < r \le 7$ (where r is a consecutive integer greater than q)

• p = 1, q = 0 to 3 (q = 0, 2 for master channel)

 $q < r \le 3$ (where r is a consecutive integer greater than q)

(13) Input switch control register (ISC)

ISC is used to implement LIN-bus communication operation with channel 7 of timer array unit 0 in association with serial array unit 1.

When bit 1 of this register is set to 1, the input signal of the serial data input pin (RxD3) is selected as a timer input signal.

ISC can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation clears this register to 00H.

Figure 6-22. Format of Input Switch Control Register (ISC)

Address: FFF	3CH After	reset: 00H	R/W					
Symbol	7	6	5	4	3	2	1	0
ISC	0	0	0	ISC4	ISC3	ISC2	ISC1	ISC0

ISC1	Switching channel 7 input of timer array unit				
0	Uses the input signal of the TI07 pin as a timer input (normal operation).				
1 Input signal of RxD3 pin is used as timer input (wakeup signal detection).					

Caution Be sure to clear bits 5 to 7 to "0".

- **Remarks 1.** When the LIN-bus communication function is used, select the input signal of the RxD3 pin by setting ISC1 to 1.
 - 2. Bits 0 and 2 to 4 of ISC are not used with TAU0.

(14) Noise filter enable registers 1, 2 (NFEN1, NFEN2)

NFEN1 and NFEN2 are used to set whether the noise filter can be used for the timer input signal to each channel.

Enable the noise filter by setting the corresponding bits to 1 on the pins in need of noise removal.

When the noise filter is ON, match detection and synchronization of the 2 clocks is performed with the CPU/peripheral hardware clock (fclk). When the noise filter is OFF, only synchronization is performed with the CPU/peripheral hardware clock (fclk).

NFEN1, NFEN2 can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation clears these registers to 00H.

Figure 6-23. Format of Noise Filter Enable Register 1 (NFEN1) (1/2)

• 78K0R/LF3

Address: F0061H After reset: 00H R/W

Symbol 7 6 5 4 3 2 1

 Symbol
 7
 6
 5
 4
 3
 2
 1
 0

 NFEN1
 TNFEN07
 0
 0
 TNFEN04
 TNFEN03
 TNFEN02
 TNFEN01
 TNFEN00

• 78K0R/LG3, 78K0R/LH3

Address: F0061H After reset: 00H R/W

7 Symbol 5 3 2 0 1 NFEN1 TNFEN07 TNFEN06 TNFEN05 TNFEN04 TNFEN03 TNFEN02 TNFEN01 TNFEN00

TNFEN07 Enable/disable using noise filter of TI07/TO07/P33/INTP3 pin or RxD3/P50/SEGz pin input signal (78K0R/LF3: z = 30, 78K0R/LG3: z = 39, 78K0R/LH3: z = 53)

0 Noise filter OFF

1 Noise filter ON

TNFEN06	Enable/disable using noise filter of TI06/TO06/P34/INTP8 pin input signal				
0	loise filter OFF				
1	Noise filter ON				

TNFEN05	Enable/disable using noise filter of TI05/TO05/P16/INTP10 pin input signal					
0	Noise filter OFF					
1	Noise filter ON					

TNFEN04	Enable/disable using noise filter of TI04/P53/SEGz pin input signal (78K0R/LF3: $z = 27$, 78K0R/LG3: $z = 36$, 78K0R/LH3: $z = 50$)
0	Noise filter OFF
1	Noise filter ON

TNFEN03	Enable/disable using noise filter of TI03/TO03/P30/RTC1HZ/INTP1 pin input signal					
0	Noise filter OFF					
1	Noise filter ON					

TNFE	N02	Enable/disable using noise filter of TI02/P52/SEGz pin input signal					
		(78K0R/LF3: z = 28, 78K0R/LG3: z = 37, 78K0R/LH3: z = 51)					
0		Noise filter OFF					
1		Noise filter ON					

Note The applicable pin can be switched by setting ISC1 of the ISC register.

ISC1 = 0: Whether or not to use the noise filter of TI07 pin can be selected.

ISC1 = 1: Whether or not to use the noise filter of RxD3 pin can be selected.

Figure 6-23. Format of Noise Filter Enable Register 1 (NFEN1) (2/2)

TNFEN01	Enable/disable using noise filter of TI01/TO01/P32/INTP5/PCLBUZ0 pin input signal						
0	Noise filter OFF						
1	Noise filter ON						

TNFEN00	Enable/disable using noise filter of TI00/TO03/P31/RTCDIV/RTCCL/PCLBUZ1/INTP2 pin
	input signal
0	Noise filter OFF
1	Noise filter ON

Figure 6-24. Format of Noise Filter Enable Register 2 (NFEN2)

Address: F006	61H After re	set: 00H I	R/W					
Symbol	7	6	5	4	3	2	1	0
NFEN1	0	0	0	0	TNFEN13	TNFEN12	TNFEN11	TNFEN10

TNFEN13	Enable/disable using noise filter of TI13/TO13/P87 pin input signal
0	Noise filter OFF
1	Noise filter ON

TNFEN12	Enable/disable using noise filter of TI12/TO12/P86 pin input signal				
0	Noise filter OFF				
1	Noise filter ON				

TNFEN11	Enable/disable using noise filter of TI11/TO11/P85 pin input signal				
0	Noise filter OFF				
1	Noise filter ON				

TNFEN10	Enable/disable using noise filter of TI10/TO10/P84 pin input signal			
0	Noise filter OFF			
1	Noise filter ON			

(15) Port mode registers 1, 3, 5, 8 (PM1, PM3, PM5, PM8)

These registers set input/output of ports 1, 3, 5, and 8 in 1-bit units. When using the P30/T000/Tl03/RTC1HZ/INTP1, P32/T001/Tl01/INTP5/PCLBUZ0, P12/T002/S002/TxD2, P31/T003/Tl00/RTCDIV/RTCCL/PCLBUZ1/INTP2, P13/T004/S010/TxD1, P16/T005/Tl05/INTP10, P34/T006/Tl06/INTP8, P33/T007/Tl07/INTP3, P84/T010/Tl10, P85/T011/Tl11, P86/T012/Tl12, and P87/T013/Tl13 pins for timer output, set PM30, PM32, PM12, PM31, PM13, PM16, PM34, PM33, and PM84 to PM87 and the output latches of P30, P32, P12, P31, P13, P16, P34, P33, and P84 to P87 to 0. When using the P31/Tl00/T003/RTCDIV/RTCCL/PCLBUZ1/INTP2, P32/Tl01/T001/INTP5/PCLBUZ0, P52/Tl02/SEGz (78K0R/LF3: z=28, 78K0R/LG3: z=37, 78K0R/LH3: z=51), P30/Tl03/T000/RTC1HZ/INTP1, P53/Tl04/SEGz (78K0R/LF3: z=27, 78K0R/LG3: z=36, 78K0R/LH3: z=50), P16/Tl05/T005/INTP10, P34/Tl06/T006/INTP8, P33/Tl07/T007/INTP3, P84/Tl10/T010, P85/Tl11/T011, P86/Tl12/T012, and P87/Tl13/T013 pins for timer input, set PM31, PM32, PM52, PM30, PM53, PM16, PM34 PM33, and PM84 to PM87 to 1. At this time, the output latches of P31, P32, P52, P30, P53, P16, P34, P33, and P84 to P87 may be 0 or 1.

PM1, PM3, PM5, and PM8 can be set by a 1-bit or 8-bit memory manipulation instruction. Reset signal generation sets these registers to FFH.


Figure 6-25. Format of Port Mode Registers 1, 3, 5, 8 (PM1, PM3, PM5, PM8)

• 78K0R/LF	3							
Address: FF	_	eset: FFH R/\	V					
Symbol	7	6	5	4	3	2	1	0
PM1	1	1	PM15	PM14	PM13	PM12	PM11	PM10
		1		<u>I</u>	J.	<u>I</u>	l	l
Address: FF	F23H After re	eset: FFH R/\	V					
Symbol	7	6	5	4	3	2	1	0
PM3	1	1	1	1	PM33	PM32	PM31	PM30
A dalua			A./					
Address: FF Symbol	F25H Aπerre 7	eset: FFH R/\ 6	v 5	4	3	2	1	0
PM5	PM57	PM56	PM55	PM54	PM53	PM52	PM51	
PIVIO	PIVI57	PIVIDO	PIVIOO	PIVI54	PIVIDO	PIVIOZ	PIVIST	PM50
- 70K0D/LC	. 0							
 78K0R/LG Address: FF 	_	eset: FFH R/\	V					
Symbol	7	6	5	4	3	2	1	0
PM1	1	PM16	PM15	PM14	PM13	PM12	PM11	PM10
		1						1 11111
Address: FF	F23H After re	eset: FFH R/\	٧					
Symbol	7	6	5	4	3	2	1	0
PM3	1	1	1	PM34	PM33	PM32	PM31	PM30
Address: FF		eset: FFH R/\						
Symbol	7	6	5	4	3	2	1	0
PM5	PM57	PM56	PM55	PM54	PM53	PM52	PM51	PM50
• 78K0R/LH		FELL - DA	.,					
Address: FF Symbol	F21H Aπerre 7	eset: FFH R/\ 6	v 5	4	3	2	1	0
PM1	PM17	PM16	9 PM15	PM14	PM13	PM12	PM11	PM10
FIVII	FIVI I /	FIVITO	FIVITS	FIVI14	FINITS	FIVITZ	FIVITI	FIVITO
Address: FF	F23H After re	eset: FFH R/\	V					
Symbol	7	6	5	4	3	2	1	0
PM3	1	1	1	PM34	PM33	PM32	PM31	PM30
		-1		<u>I</u>	I	<u>I</u>	l	l
Address: FF	F25H After re	eset: FFH R/\	V					
Symbol	7	6	5	4	3	2	1	0
PM5	PM57	PM56	PM55	PM54	PM53	PM52	PM51	PM50
A alabas	T0011 Aft-	FEU - 54	A./					
Address: FF		eset: FEH R/\		4	0	0	4	0
Symbol PM8	7 PM87	6 PM86	5 DM85	4 PM84	3 PM83	2 PM82	1 PM81	0 PM80
LINIQ	FIVIO/	FIVIOO	PM85	FIVIO4	FIVIOS	FIVIÖZ	FIVIO I	FIVIOU
	PMmn		Pmn	nin I/O mode s	selection (m = 1	1 3 5 8·n – 0	to 7)	
	0	Output mada	(output buffer o	-	Solocion (III =	., 0, 0, 0, 11 – 0		
		·	` .					
	1 Input mode (output buffer off)							

6.4 Channel Output (TOpq pin) Control

6.4.1 TOpq pin output circuit configuration

Figure 6-26. Output Circuit Configuration



The following describes the TOpq pin output circuit.

- <1> When TOMpq = 0 (toggle mode), the set value of the TOLp register is ignored and only INTTMpr (slave channel timer interrupt) is transmitted to the TOp register.
- <2> When TOMpq = 1 (combination operation mode), both INTTMpq (master channel timer interrupt) and INTTMpr (slave channel timer interrupt) are transmitted to the TOp register.

At this time, the TOLp register becomes valid and the signals are controlled as follows:

```
When TOLpq = 0: Forward operation (INTTMpq \rightarrow set, INTTMpr \rightarrow reset)
When TOLpq = 1: Reverse operation (INTTMpq \rightarrow reset, INTTMpr \rightarrow set)
```

When INTTMpq and INTTMpr are simultaneously generated, (0% output of PWM), INTTMpr (reset signal) takes priority, and INTTMpq (set signal) is masked.

- <3> When TOEpq = 1, INTTMpq (master channel timer interrupt) and INTTMpr (slave channel timer interrupt) are transmitted to the TOpq register. Writing to the TOp register (TOpq write signal) becomes invalid. When TOEpq = 1, the TOpq pin output never changes with signals other than interrupt signals. To initialize the TOpq pin output level, it is necessary to set TOEpq = 0 and to write a value to TOpq.
- <4> When TOEpq = 0, writing to TOpq bit to the target channel (TOpq signal) becomes valid. When TOEpq = 0, neither INTTMpq (master channel timer interrupt) nor INTTMpr (slave channel timer interrupt) is transmitted to TOpq register.
- <5> The TOp register can always be read, and the TOpq pin output level can be checked.

Remark pq: Unit number + Channel number (only for channels provided with timer I/O pins)

<1> 78K0R/LF3:

• p = 0, q = 0 to 4, 7 (q = 0, 2, 4 for master channel)

 $q < r \le 7$ (where r is a consecutive integer greater than q)

<2> 78K0R/LG3:

• p = 0, q = 0 to 7 (q = 0, 2, 4, 6 for master channel)

 $q < r \le 7$ (where r is a consecutive integer greater than q)

<3> 78K0R/LH3:

• p = 0, q = 0 to 7 (q = 0, 2, 4, 6 for master channel)

 $q < r \le 7$ (where r is a consecutive integer greater than q)


• p = 1, q = 0 to 3 (q = 0, 2 for master channel)

 $q < r \le 3$ (where r is a consecutive integer greater than q)

6.4.2 TOpq Pin Output Setting

The following figure shows the procedure and status transition of TOpq out put pin from initial setting to timer operation start.

Figure 6-27. Status Transition from Timer Output Setting to Operation Start



- <1> The operation mode of timer output is set.
 - TOMpq bit (0: Toggle mode, 1: Combination operation mode)
 - TOLpq bit (0: Forward output, 1: Reverse output)
- <2> The timer output signal is set to the initial status by setting TOpq.
- <3> The timer output operation is enabled by writing 1 to TOEpq (writing to TOpq is disabled).
- <4> The port I/O setting is set to output (see 6.3 (15) Port mode registers 1, 3, 5, 8).
- <5> The timer operation is enabled (TSpq = 1).

Remark pq: Unit number + Channel number (only for channels provided with timer I/O pins)

78K0R/LF3: pq = 00 to 04, 07 78K0R/LG3: pq = 00 to 07

78K0R/LH3: pq = 00 to 07, 10 to 13

6.4.3 Cautions on Channel Output Operation

(1) Changing values set in registers TOp,TOEp,TOLp, and TOMp during timer operation

Since the timer operations (operations of TCRpq and TDRpq) are independent of the TOpq output circuit and changing the values set in TOp, TOEp, TOLp, and TOMp does not affect the timer operation, the values can be changed during timer operation. To output an expected waveform from the TOpq pin by timer operation, however, set TOp, TOEp, TOLp, and TOMp to the values stated in the register setting example of each operation.

When the values set in TOEp, TOLp, and TOMp (except for TOp) are changed close to the timer interrupt (INTTMpq), the waveform output to the TOpq pin may be different depending on whether the values are changed immediately before or immediately after the timer interrupt (INTTMpq) signal generation timing.

(2) Default level of TOpq pin and output level after timer operation start

The following figure shows the TOpq pin output level transition when writing has been done in the state of TOEpq = 0 before port output is enabled and TOEpq = 1 is set after changing the default level.

(a) When operation starts with TOMpq = 0 setting (toggle output)

The setting of TOLpq is invalid when TOMpq = 0. When the timer operation starts after setting the default level, the toggle signal is generated and the output level of TOpq pin is reversed.




Figure 6-28. TOpq Pin Output Status at Toggle Output (TOMpq = 0)

Remarks 1. Toggle: Reverse TOpq pin output status

2. pq: Unit number + Channel number (only for channels provided with timer I/O pins)

78K0R/LF3: p = 0, pq = 00 to 04, 07 78K0R/LG3: p = 0, pq = 00 to 07

78K0R/LH3: p = 0, 1, pq = 00 to 07, 10 to 13

(b) When operation starts with TOMpq = 1 setting (Combination operation mode (PWM output))

When TOMpq = 1, the active level is determined by TOLpq setting.




Figure 6-29. TOpq Pin Output Status at PWM Output (TOMpq = 1)

(3) Operation of TOpq pin in combination operation mode (TOMpq = 1)

(a) When TOLpq setting has been changed during timer operation

When the TOLpq setting has been changed during timer operation, the setting becomes valid at the generation timing of TOpq change condition. Rewriting TOLpq does not change the output level of TOpq.

TOpq pin transition

The following figure shows the operation when the value of TOLpq has been changed during timer operation (TOMpq = 1).




Figure 6-30. Operation when TOLpq Has Been Changed during Timer Operation

Remarks 1. Set: The output signal of TOpq pin changes from inactive level to active level.

Reset: The output signal of TOpq pin changes from active level to inactive level.

2. pg: Unit number + Channel number (only for channels provided with timer I/O pins)

78K0R/LF3: pq = 00 to 04, 07 78K0R/LG3: pq = 00 to 07

78K0R/LH3: pq = 00 to 07, 10 to 13

(b) Set/reset timing


To realize 0%/100% output at PWM output, the TOpq pin/TOpq set timing at master channel timer interrupt (INTTMpq) generation is delayed by 1 count clock by the slave channel timer interrupt (INTTMqr).

If the set condition and reset condition are generated at the same time, a higher priority is given to the latter.

Figure 6-31 shows the set/reset operating statuses where the master/slave channels are set as follows.

Master channel: TOEpq = 1, TOMpq = 0, TOLpq = 0
 Slave channel: TOEpr = 1, TOMpr = 1, TOLpr = 0

Figure 6-31. Set/Reset Timing Operating Statuses



Remarks 1. to_reset: TOpq pin reset/toggle signal

to_set: TOpq pin set signal

2. pq: Unit number + Channel number (only for channels provided with timer I/O pins)

<1> 78K0R/LF3:

p = 0, q = 0 to 4, 7 (q = 0, 2, 4 for master channel)
 q < r ≤ 7 (where r is a consecutive integer greater than q)

<2> 78K0R/LG3:

• p = 0, q = 0 to 7 (q = 0, 2, 4, 6 for master channel) $q < r \le 7$ (where r is a consecutive integer greater than q)

<3> 78K0R/LH3:

• p = 0, q = 0 to 7 (q = 0, 2, 4, 6 for master channel) $q < r \le 7$ (where r is a consecutive integer greater than q)

• p = 1, q = 0 to 3 (q = 0, 2 for master channel) $q < r \le 3$ (where r is a consecutive integer greater than q)

6.4.4 Collective manipulation of TOpq bits

In the TOp register, the setting bits for all the channels are located in one register in the same way as the TSp register (channel start trigger). Therefore, TOpq of all the channels can be manipulated collectively. Only specific bits can also be manipulated by setting the corresponding TOEpq = 0 to a target TOpq (channel output).

Before writing TO0 TO07 TO05 TO04 TO03 TO02 TO00 0 0 0 0 0 0 0 **TO06** TO01 0 0 0 0 0 0 1 1 TOE0 TOE04 TOE03 TOE02 TOE00 0 0 0 0 0 0 0 TOE07 TOE06 TOE05 TOE01 0 0 0 1 1 Data to be written 0 0 0 0 0 0 0 0 0 1 0 0 ሰ After writing TO00 TO0 0 0 0 0 0 0 0 TO07 TO06 TO05 **TO04** TO03 TO02 TO01 0 0 1 1 0

Figure 6-32. Example of TO0q Bits Collective Manipulation

Writing is done only to TOpq bits with TOEpq = 0, and writing to TOpq bits with TOEpq = 1 is ignored.

TOpq (channel output) to which TOEpq = 1 is set is not affected by the write operation. Even if the write operation is done to TOpq, it is ignored and the output change by timer operation is normally done.




Figure 6-33. TOpq Pin Statuses by Collective Manipulation of TOpq Bits

(Caution and Remark are given on the next page.)

Caution When TOEpq = 1, even if the output by timer interrupt of each timer (INTTMpq) contends with writing to TOpq, output is normally done to TOpq pin.

Remark pq: Unit number + Channel number (only for channels provided with timer I/O pins)

78K0R/LF3: pq = 00 to 04, 0778K0R/LG3: pq = 00 to 07

78K0R/LH3: pq = 00 to 07, 10 to 13

6.4.5 Timer Interrupt and TOpq Pin Output at Operation Start

In the interval timer mode or capture mode, the MDmn0 bit in the TMRmn register sets whether or not to generate a timer interrupt at count start.

When MDmn0 is set to 1, the count operation start timing can be known by the timer interrupt (INTTMmn) generation.

In the other modes, neither timer interrupt at count operation start nor TOpq output is controlled.

Figures 6-34 and 6-35 show operation examples when the interval timer mode (TOEmn = 1, TOMmn = 0) is set.




Figure 6-34. When MDmn0 is set to 1

When MDmn0 is set to 1, a timer interrupt (INTTMmn) is output at count operation start, and TOpq performs a toggle operation.




Figure 6-35. When MDmn0 is set to 0

When MDmn0 is set to 0, a timer interrupt (INTTMmn) is not output at count operation start, and TOpq does not change either. After counting one cycle, INTTMmn is output and TOpq performs a toggle operation.

Remark mn: Unit number + Channel number, pq: Unit number + Channel number (only for channels provided with

timer I/O pins)

78K0R/LF3: mn = 00 to 07, 10 to 13, pq = 00 to 04, 07 78K0R/LG3: mn = 00 to 07, 10 to 13, pq = 00 to 07 78K0R/LH3: mn = 00 to 07, 10 to 13, pq = 00 to 07, 10 to 13


6.5 Channel Input Control

6.5.1 Edge detection circuit

(1) Edge detection basic operation timing

Edge detection circuit sampling is done in accordance with the operation clock (MCK).

Figure 6-36. Edge Detection Basic Operation Timing



Remark pq: Unit number + Channel number (only for channels provided with timer I/O pins)

78K0R/LF3: pq = 00 to 04, 07 78K0R/LG3: pq = 00 to 07

78K0R/LH3: pq = 00 to 07, 10 to 13

6.6 Basic Function of Timer Array Unit

6.6.1 Overview of single-operation function and combination operation function

The timer array unit consists of several channels and has a single-operation function that allows each channel to operate independently, and a combination operation function that uses two or more channels in combination.

The single-operation function can be used for any channel, regardless of the operation mode of the other channels.

The combination operation function is realized by combining a master channel (reference timer that mainly counts periods) and a slave channel (timer that operates in accordance with the master channel), and several rules must be observed when using this function.

6.6.2 Basic rules of combination operation function

The basic rules of using the combination operation function are as follows.

- (1) Only an even channel (channel 0, 2, 4, etc.) can be set as a master channel.
- (2) Any channel, except channel 0, can be set as a slave channel.
- (3) The slave channel must be lower than the master channel.

Example: If channel 2 of TAU0 is set as a master channel, channel 3 or those that follow (channels 3, 4, etc. 5) can be set as a slave channel.

If channel 2 of TAU1 is set as a master channel, channel 3 (because TAU1 is provided only with channels up to channel 3) can be set as a slave channel.

- (4) Two or more slave channels can be set for one master channel.
- (5) When two or more master channels are to be used, slave channels with a master channel between them may not be set.

Example: If channels 0 and 4 of TAU0 are set as master channels, channels 1 to 3 can be set as the slave channels of master channel 0. Channels 5 to 7 cannot be set as the slave channels of master channel 0.

- (6) The operating clock for a slave channel in combination with a master channel must be the same as that of the master channel. The CKS bit (bit 15 of the TMRmn register) of the slave channel that operates in combination with the master channel must be the same value as that of the master channel.
- (7) A master channel can transmit INTTMmn (interrupt), start software trigger, and count clock to the lower channels.
- (8) A slave channel can use the INTTMmn (interrupt), start software trigger, and count clock of the master channel, but it cannot transmit its own INTTMmn (interrupt), start software trigger, and count clock to the lower channel.
- (9) A master channel cannot use the INTTMmn (interrupt), start software trigger, and count clock from the higher master channel.
- (10) To simultaneously start channels that operate in combination, the TSmn bit of the channels in combination must be set at the same time.
- (11) During a counting operation, the TSmn bit of all channels that operate in combination or only the master channel can be set. TSmn of only a slave channel cannot be set.
- (12) To stop the channels in combination simultaneously, the TTmn bit of the channels in combination must be set at the same time.


Remark mn: Unit number + Channel number mn = 00 to 07. 10 to 13

6.6.3 Applicable range of basic rules of combination operation function

The rules of the combination operation function are applied in a channel group (a master channel and slave channels forming one combination operation function).

If two or more channel groups that do not operate in combination are specified, the basic rules of the combination operation function in **6.6.2 Basic rules of combination operation function** do not apply to the channel groups.

Example



6.7 Operation of Timer Array Unit as Independent Channel

6.7.1 Operation as interval timer/square wave output

(1) Interval timer

The timer array unit can be used as a reference timer that generates INTTMmn (timer interrupt) at fixed intervals. The interrupt generation period can be calculated by the following expression.

Generation period of INTTMmn (timer interrupt) = Period of count clock × (Set value of TDRmn + 1)

(2) Operation as square wave output

TOpq performs a toggle operation as soon as INTTMpq has been generated, and outputs a square wave with a duty factor of 50%.

The period and frequency for outputting a square wave from TOpq can be calculated by the following expressions.

- Period of square wave output from TOpq = Period of count clock × (Set value of TDRpq + 1) × 2
- Frequency of square wave output from TOpq = Frequency of count clock/{(Set value of TDRpq + 1) × 2}

The valid edge of Tlpq pin input signal, the valid edge of fsub/2, the valid edge of fsub/4, or the valid edge of INTRTC1 can be selected as the count clock, in addition to CKm0 and CKm1. Consequently, the interval timer can be operated, regardless of the fclk frequency (main system clock, subsystem clock).

When changing the clock selected as fclk (changing the value of the system clock control register (CKC)), stop the timer array units 0 and 1 (TAUS0, TAUS1) (TT0 = 00FFH, TT1 = 000FH) first.

Only in the case of SDIV=0, CCSmn=1 and TISmn=1, continuously use of TAUm is allowed, even when changing CPU clock. However, the following limitation is existing.

• When changing CPU clock, source clock decrease/increase occurs as follows.

Main clock \rightarrow Subsystem clock (CSS = 0 \rightarrow 1): -1 clock Subsystem clock \rightarrow Main clock (CSS = 1 \rightarrow 0): +1 clock

TCRmn operates as a down counter in the interval timer mode.

TCRmn loads the value of TDRmn at the first count clock after the channel start trigger bit (TSmn) is set to 1. If MDmn0 of TMRmn = 0 at this time, INTTMmn is not output and TOpq is not toggled. If MDmn0 of TMRmn = 1, INTTMmn is output and TOpq is toggled.

After that, TCRmn count down in synchronization with the count clock.

When TCRmn = 0000H, INTTMmn is output and TOpq is toggled at the next count clock. At the same time, TCRmn loads the value of TDRmn again. After that, the same operation is repeated.

TDRmn can be rewritten at any time. The new value of TDRmn becomes valid from the next period.

selection CKm1 Operation clock Clock CKm0 Clock selection selection Timer counter Output Tlpq pin input -O TOpq pin (TCRmn) controller fsub/2 fsub/4 INTRTCINOTE selection Data register Interrupt Interrupt signal TSmn (TDRmn) controller (INTTMmn)

Figure 6-37. Block Diagram of Operation as Interval Timer/Square Wave Output


Note Channels 0 and 4 of timer array unit 0 only

Remark mn: Unit number + Channel number, pq: Unit number + Channel number (only for channels provided with timer I/O pins)

78K0R/LF3: m = 0, 1, m = 00 to 07, 10 to 13, pq = 00 to 04, 07 78K0R/LG3: m = 0, 1, m = 00 to 07, 10 to 13, pq = 00 to 07

78K0R/LH3: m = 0, 1, mn = 00 to 07, 10 to 13, pq = 00 to 07, 10 to 13

Figure 6-38. Example of Basic Timing of Operation as Interval Timer/Square Wave Output (MDmn0 = 1)




Remark mn: Unit number + Channel number, pq: Unit number + Channel number (only for channels provided with timer I/O pins)

78K0R/LF3: mn = 00 to 07, 10 to 13, pq = 00 to 04, 07 78K0R/LG3: mn = 00 to 07, 10 to 13, pq = 00 to 07

78K0R/LH3: mn = 00 to 07, 10 to 13, pq = 00 to 07, 10 to 13

Figure 6-39. Example of Set Contents of Registers During Operation as Interval Timer/Square Wave Output (1/3)

(1) When CKm0 or CKm1 is selected as count clock



1: Selects CKm1 as operation clock of channel n.

(b) Timer output register p (TOp)

Bit q TOpq TOp 1/0

0: Outputs 0 from TOpq.

1: Outputs 1 from TOpq.

(c) Timer output enable register p (TOEp)

Bit q TOEp TOEpq 1/0

0: Stops the TOpq output operation by counting operation.

1: Enables the TOpq output operation by counting operation.

(d) Timer output level register p (TOLp)

Bit q TOLpq **TOLp** 0

0: Cleared to 0 when TOMpq = 0 (toggle mode)

(e) Timer output mode register p (TOMp)

TOMpq **TOMp** 0

0: Sets toggle mode.

Remark mn: Unit number + Channel number, pq: Unit number + Channel number (only for channels provided with timer I/O pins)


78K0R/LF3: m = 0, 1, mn = 00 to 07, 10 to 13, pq = 00 to 04, 07 78K0R/LG3: m = 0, 1, mn = 00 to 07, 10 to 13, pq = 00 to 07

78K0R/LH3: m = 0, 1, mn = 00 to 07, 10 to 13, pq = 00 to 07, 10 to 13


Figure 6-39. Example of Set Contents of Registers During Operation as Interval Timer/Square Wave Output (2/3)

(2) When the timer input (Tlpq pin input, fsub/4, fsub/2 or INTRTCI) is selected as count clock (1/2)

Note The timer input is selected by using TISpq bit, SDIV bit, and RTCISpq bit. For details, refer to Figure 6-17 Format of Timer Input Select Registers 0, 1 (TIS0, TIS1).



(b) Timer clock select register m (TPSm)



0000B: Selects fclk (no division) as operation clock selected by CKSmn of TMRmn register. k = 0 (bits 0 to 3) when CKm0 is selected and k = 1 (bits 4 to 7) when CKm1 is selected

(c) Timer output register p (TOp)

Bit q TOp 0: Outputs 0 from TOpq. TOpq 1: Outputs 1 from TOpq. 1/0

Remark mn: Unit number + Channel number, pq: Unit number + Channel number (only for channels provided with timer I/O pins)

78K0R/LF3: m = 0, 1, mn = 00 to 07, 10 to 13, pq = 00 to 04, 07 78K0R/LG3: m = 0, 1, mn = 00 to 07, 10 to 13, pq = 00 to 07 78K0R/LH3: m = 0, 1, mn = 00 to 07, 10 to 13, pq = 00 to 07, 10 to 13

Figure 6-39. Example of Set Contents of Registers During Operation as Interval Timer/Square Wave Output (3/3)

(2) When the timer input (Tlpq pin input, fsub/4, fsub/2 or INTRTCI) is selected as count clock (2/2)

(e) Timer output enable register p (TOEp)

TOEp TOEpq 1/0

- 0: Stops the TOpq output operation by counting operation.
- 1: Enables the TOpq output operation by counting operation.

(f) Timer output level register p (TOLp)



0: Cleared to 0 when TOMpq = 0 (toggle mode)

(g) Timer output mode register p (TOMp)



0: Sets toggle mode.

Remark mn: Unit number + Channel number, pq: Unit number + Channel number (only for channels provided with timer I/O pins)

78K0R/LF3: m = 0, 1, mn = 00 to 07, 10 to 13, pq = 00 to 04, 07 78K0R/LG3: m = 0, 1, mn = 00 to 07, 10 to 13, pq = 00 to 07

78K0R/LH3: m = 0, 1, mn = 00 to 07, 10 to 13, pq = 00 to 07, 10 to 13

Figure 6-40. Operation Procedure of Interval Timer/Square Wave Output Function (1/2)

	Software Operation	Hardware Status
TAU default setting		Power-off status (Clock supply is stopped and writing to each register is disabled.)
	Sets the TAU0EN or TAU1EN bits of the PER0	
	register to 1.	Power-on status. Each channel stops operating. (Clock supply is started and writing to each register is enabled.)
	Sets the TPSm register. Determines clock frequencies of CKm0 and CKm1.	
Channel default setting	Sets the TMRmn register (determines operation mode of channel). If timer input is selected for the count clock, set the timer input (Tlpq pin input, fsub/4, fsub/2, or INTRTCI) by using the TISpq, SDIV, and RTCISpq bits. Sets interval (period) value to the TDRmn register.	Channel stops operating. (Clock is supplied and some power is consumed.)
	To use the TOpq output Clears the TOMpq bit of the TOMm register to 0 (toggle mode). Clears the TOLpq bit to 0. Sets the TOpq bit and determines default level of the	The TOmn pin goes into Hi-Z output state.
	Sets TOEpq to 1 and enables operation of TOpq.	The TOpq default setting level is output when the port moderegister is in the output mode and the port register is 0. TOpq does not change because channel stops operating.
		The TOpq pin outputs the TOpq set level.
Operation start	Sets TOEpq to 1 (only when operation is resumed). Sets the TSmn bit to 1. The TSmn bit automatically returns to 0 because it is a trigger bit.	TEmn = 1, and count operation starts. Value of TDRmn is loaded to TCRmn at the count clock input. INTTMmn is generated and TOpq performs toggle operation if the MDmn0 bit of the TMRmn register is 1.
During operation	Set values of TMRmn, TOMp, and TOLp registers cannot be changed. Set value of the TDRmn register can be changed. The TCRmn register can always be read. The TSRmn register is not used. Set values of the TOp and TOEp registers can be changed.	Counter (TCRmn) counts down. When count value reache 0000H, the value of TDRmn is loaded to TCRmn again and the count operation is continued. By detecting TCRmn = 0000H, INTTMmn is generated and TOmn performs toggle operation. After that, the above operation is repeated.
Operation stop	The TTmn bit is set to 1. The TTmn bit automatically returns to 0 because it is a trigger bit.	TEmn = 0, and count operation stops. TCRmn holds count value and stops. The TOpq output is not initialized but holds current status
	TOEpq is cleared to 0 and value is set to TOp register.	The TOpq pin outputs the TOpq set level.

Remark mn: Unit number + Channel number, pq: Unit number + Channel number (only for channels provided with timer I/O pins)

78K0R/LF3: m = 0, 1, mn = 00 to 07, 10 to 13, pq = 00 to 04, 07

78K0R/LG3: m = 0, 1, mn = 00 to 07, 10 to 13, pq = 00 to 07

78K0R/LH3: m = 0, 1, mn = 00 to 07, 10 to 13, pq = 00 to 07, 10 to 13

Operation is resumed.

Figure 6-40. Operation Procedure of Interval Timer/Square Wave Output Function (2/2)

	Software Operation	Hardware Status
TAU stop	When holding the TOpq pin output level is not necessary	The TOpq pin output level is held by port function. The TOpq pin output level goes into Hi-Z output state.
	is cleared to 0.	Power-off status All circuits are initialized and SFR of each channel is also initialized. (The TOpq bit is cleared to 0 and the TOpq pin is set to port mode.)

Remark mn: Unit number + Channel number, pq: Unit number + Channel number (only for channels provided with timer I/O pins)

78K0R/LF3: mn = 00 to 07, 10 to 13, pq = 00 to 04, 07 78K0R/LG3: mn = 00 to 07, 10 to 13, pq = 00 to 07

78K0R/LH3: mn = 00 to 07, 10 to 13, pq = 00 to 07, 10 to 13

6.7.2 Operation as external event counter

The timer array unit can be used as an external event counter that counts the number of times the valid input edge (external event) is detected in the Tlpq pin. When a specified count value is reached, the event counter generates an interrupt. The specified number of counts can be calculated by the following expression.

Specified number of counts = Set value of TDRpq + 1

TCRpg operates as a down counter in the event counter mode.

When the channel start trigger bit (TSpq) is set to 1, TCRpq loads the value of TDRpq.


TCRpq counts down each time the valid input edge of the Tlpq pin has been detected. When TCRpq = 0000H, TCRpq loads the value of TDRpq again, and outputs INTTMpq.

After that, the above operation is repeated.

TOpq must not be used because its waveform depends on the external event and irregular.

TDRpq can be rewritten at any time. The new value of TDRpq becomes valid during the next count period.

Figure 6-41. Block Diagram of Operation as External Event Counter



Remark pq: Unit number + Channel number (only for channels provided with timer I/O pins)

78K0R/LF3: pq = 00 to 04, 07 78K0R/LG3: pq = 00 to 07

78K0R/LH3: pq = 00 to 07, 10 to 13

TEpq
Tipq
TCRpq
O000H
TDRpq
TDRpq
TDRpq
TDRpq
TDRpq
TDRpq
TDRpq
TDRpq
TDRpq
TDRpq
TDRpq
TDRpq
TDRpq
TDRpq
TDRpq
TDRpq
TDRpq
TDRpq
TDRpq
TDRpq
TDRpq
TDRpq
TDRpq
TDRpq
TDRpq
TDRpq
TDRpq
TDRpq
TDRpq
TDRpq
TDRpq
TDRpq
TDRpq
TDRpq
TDRpq
TDRpq
TDRpq
TDRpq
TDRpq
TDRpq
TDRpq
TDRpq
TDRpq
TDRpq
TDRpq
TDRpq
TDRpq
TDRpq
TDRpq
TDRpq
TDRpq
TDRpq
TDRpq
TDRpq
TDRpq
TDRpq
TDRpq
TDRpq
TDRpq
TDRpq
TDRpq
TDRpq
TDRpq
TD

Figure 6-42. Example of Basic Timing of Operation as External Event Counter

Remark pq: Unit number + Channel number (only for channels provided with timer I/O pins)

78K0R/LF3: pq = 00 to 04, 07 78K0R/LG3: pq = 00 to 07

78K0R/LH3: pq = 00 to 07, 10 to 13

(a) Timer mode register pq (TMRpq) 15 14 13 10 3 0 MAS **TMRpq** CKSpq CCSpq STSpq2 STSpq1 STSpq0 CISpq1 CISpq0 MDpq3 MDpq2 MDpq0 MDpq1 TERpo 1/0 0 0 1/0 1/0 0 0 Operation mode of channel q 011B: Event count mode Setting of operation when counting is started 0: Neither generates INTTMpg nor inverts timer output when counting is started. Selection of Tlpq pin input edge 00B: Detects falling edge. 01B: Detects rising edge. 10B: Detects both edges. 11B: Setting prohibited Start trigger selection 000B: Selects only software start. Slave/master selection 0: Cleared to 0 when independent function is selected. Count clock selection 1: Selects the Tlpq pin input valid edge. 0: Selects CKp0 as operation clock of channel q. Operation clock selection 1: Selects CKp1 as operation clock of channel q. (b) Timer output register p (TOp) Bit a 0: Outputs 0 from TOpq. TOp TOpq 0 (c) Timer output enable register p (TOEp)

Figure 6-43. Example of Set Contents of Registers in External Event Counter Mode

TOEp | TOEpq 0

0: Stops the TOpq output operation by counting operation.

(d) Timer output level register p (TOLp)

TOLp Bit q

TOLpq
0

0: Cleared to 0 when TOMpq = 0 (toggle mode).

(e) Timer output mode register p (TOMp)

TOMp Bit q

TOMpq
0

0: Sets toggle mode.

Remark pq: Unit number + Channel number (only for channels provided with timer I/O pins)

78K0R/LF3: p = 0, pq = 00 to 04, 07 78K0R/LG3: p = 0, pq = 00 to 07

78K0R/LH3: p = 0, 1, pq = 00 to 07, 10 to 13

Figure 6-44. Operation Procedure When External Event Counter Function Is Used

	Software Operation	Hardware Status
TAU default setting		Power-off status (Clock supply is stopped and writing to each register is disabled.)
	Sets the TAU0EN or TAU1EN bits of the PER0	Power-on status. Each channel stops operating. (Clock supply is started and writing to each register is enabled.)
	Sets the TPSp register. Determines clock frequencies of CKp0 and CKp1.	
Channel default setting	Sets the TMRpq register (determines operation mode of channel). Sets number of counts to the TDRpq register. Clears the TOEpq bit of the TOEp register to 0.	Channel stops operating. (Clock is supplied and some power is consumed.)
Operation start	Sets the TSpq bit to 1. The TSpq bit automatically returns to 0 because it is a trigger bit.	TEpq = 1, and count operation starts. Value of TDRpq is loaded to TCRpq and detection of the Tlpq pin input edge is awaited.
During operation	Set value of the TDRpq register can be changed. The TCRpq register can always be read. The TSRpq register is not used. Set values of TMRpq, TOMp, TOLp, TOp, and TOEp registers cannot be changed.	Counter (TCRpq) counts down each time input edge of the Tlpq pin has been detected. When count value reaches 0000H, the value of TDRpq is loaded to TCRpq again, and the count operation is continued. By detecting TCRpq = 0000H, the INTTMpq output is generated. After that, the above operation is repeated.
Operation stop	The TTpq bit is set to 1. The TTpq bit automatically returns to 0 because it is a trigger bit.	TEpq = 0, and count operation stops. TCRpq holds count value and stops.
TAU stop	The TAU0EN or TAU1EN bits of the PER0 register is cleared to 0.	Power-off status All circuits are initialized and SFR of each channel is also initialized.

Remark pq: Unit number + Channel number (only for channels provided with timer I/O pins)

78K0R/LF3: p = 0, pq = 00 to 04, 07 78K0R/LG3: p = 0, pq = 00 to 07

78K0R/LH3: p = 0, 1, pq = 00 to 07, 10 to 13

6.7.3 Operation as frequency divider

The timer array unit can be used as a frequency divider that divides a clock input to the Tlpq pin and outputs the result from TOpq.

The divided clock frequency output from TOpq can be calculated by the following expression.

- When rising edge/falling edge is selected: Divided clock frequency = Input clock frequency/{(Set value of TDRpq + 1) \times 2}
- When both edges are selected:
 Divided clock frequency ≅ Input clock frequency/(Set value of TDRpq + 1)

TCRpg operates as a down counter in the interval timer mode.

After the channel start trigger bit (TSpq) is set to 1, TCRpq loads the value of TDRpq when the Tlpq valid edge is detected. If MDpq0 of TMRpq = 0 at this time, INTTMpq is not output and TOpq is not toggled. If MDpq0 of TMRpq = 1, INTTMpq is output and TOpq is toggled.

After that, TCRpq counts down at the valid edge of Tlpq. When TCRpq = 0000H, it toggles TOpq. At the same time, TCRpq loads the value of TDRpq again, and continues counting.


If detection of both the edges of Tlpq is selected, the duty factor error of the input clock affects the divided clock period of the TOpq output.

The period of the TOpq output clock includes a sampling error of one period of the operation clock.

Clock period of TOpq output = Ideal TOpq output clock period \pm Operation clock period (error)

TDRpq can be rewritten at any time. The new value of TDRpq becomes valid during the next count period.

Figure 6-45. Block Diagram of Operation as Frequency Divider



Remark pq: Unit number + Channel number (only for channels provided with timer I/O pins) pq = 00, 02 to 04




Figure 6-46. Example of Basic Timing of Operation as Frequency Divider (MDpq0 = 1)

Remark pq: Unit number + Channel number (only for channels provided with timer I/O pins) pq = 00, 02 to 04

(a) Timer mode register pq (TMRpq) 14 13 10 3 0 15 12 MAS TMRpq CKSpq CISpq1 CISpq0 MDpq3 MDpq0 CCSpo STSpq2 STSpq1 STSpq0 MDpq2 MDpq1 TERpo 1/0 0 0 0 1/0 1 0 0 0 0 1/0 1/0 0 0 0 Operation mode of channel q 000B: Interval timer Setting of operation when counting is started 0: Neither generates INTTMpq nor inverts timer output when counting is started. 1: Generates INTTMpq and inverts timer output when counting is started. Selection of Tlpq pin input edge 00B: Detects falling edge. 01B: Detects rising edge. 10B: Detects both edges. 11B: Setting prohibited Start trigger selection 000B: Selects only software start. Slave/master selection 0: Cleared to 0 when independent function is selected. Count clock selection 1: Selects the Tlpq pin input valid edge. Operation clock selection 0: Selects CKp0 as operation clock of channel g. 1: Selects CKp1 as operation clock of channel q.

Figure 6-47. Example of Set Contents of Registers When Frequency Divider Is Used

(b) Timer output register p (TOp)

TOp TOpq 0: Outputs 0 from TOpq. 1/0 1: Outputs 1 from TOpq.

(c) Timer output enable register p (TOEp)

TOEp Bit q

TOEpq
1/0

O: Stops the TOpq output operation by counting operation.
1: Enables the TOpq output operation by counting operation.

(d) Timer output level register p (TOLp)

(e) Timer output mode register p (TOMp)

TOMp Bit q

TOMpq
0

0: Sets toggle mode.

Remark pq: Unit number + Channel number (only for channels provided with timer I/O pins) pq = 00, 02 to 04

Operation is resumed.

Figure 6-48. Operation Procedure When Frequency Divider Function Is Used (1/2)

	Software Operation	Hardware Status
TAU default setting		Power-off status (Clock supply is stopped and writing to each register is disabled.)
	Sets the TAU0EN or TAU1EN bits of the PER0 register to 1.	Power-on status. Each channel stops operating. (Clock supply is started and writing to each register is enabled.)
	Sets the TPSp register. Determines clock frequencies of CKp0 and CKp1.	
Channel default setting	Sets the TMRpq register (determines operation mode of channel). Sets interval (period) value to the TDRpq register.	Channel stops operating. (Clock is supplied and some power is consumed.)
	Sets TOEpq to 1 and enables operation of TOpq.	The TOpq pin goes into Hi-Z output state. The TOpq default setting level is output when the port mode register is in output mode and the port register is 0. TOpq does not change because channel stops operating. The TOpq pin outputs the TOpq set level.
Operation start	Sets the TOEpq to 1 (only when operation is resumed). Sets the TSpq bit to 1. The TSpq bit automatically returns to 0 because it is a trigger bit.	TEpq = 1, and count operation starts. Value of TDRpq is loaded to TCRpq at the count clock input. INTTMpq is generated and TOpq performs toggle operation if the MDpq0 bit of the TMRpq register is 1.
During operation	Set value of the TDRpq register can be changed. The TCRpq register can always be read. The TSRpq register is not used. Set values of TOp and TOEp registers can be changed. Set values of TMRpq, TOMp, and TOLp registers cannot be changed.	Counter (TCRpq) counts down. When count value reaches 0000H, the value of TDRpq is loaded to TCRpq again, and the count operation is continued. By detecting TCRpq = 0000H, INTTMpq is generated and TOpq performs toggle operation. After that, the above operation is repeated.
Operation stop	The TTpq bit is set to 1. The TTpq bit automatically returns to 0 because it is a trigger bit.	TEpq = 0, and count operation stops. TCRpq holds count value and stops. The TOpq output is not initialized but holds current status
	TOEpq is cleared to 0 and value is set to the TOp	

Remark pq: Unit number + Channel number (only for channels provided with timer I/O pins) pq = 00, 02 to 04

Figure 6-48. Operation Procedure When Frequency Divider Function Is Used (2/2)

	Software Operation	Hardware Status
TAU stop	be held is set to the port register.	The TOpq pin output level is held by port function. The TOpq pin output level goes into Hi-Z output state.
	The TAU0EN or TAU1EN bits of the PER0 register is cleared to 0.	Power-off status All circuits are initialized and SFR of each channel is also initialized. (The TOpq bit is cleared to 0 and the TOpq pin is set to port mode).

Remark pq: Unit number + Channel number (only for channels provided with timer I/O pins) pq = 00, 02 to 04

6.7.4 Operation as input pulse interval measurement

The count value can be captured at the Tlpq valid edge and the interval of the pulse input to Tlpq can be measured. The pulse interval can be calculated by the following expression.

Tlpq input pulse interval = Period of count clock \times ((10000H \times TSRpq: OVF) + (Capture value of TDRpq + 1))

Caution The Tlpq pin input is sampled using the operating clock selected with the CKSpq bit of the TMRpq register, so an error equal to the number of operating clocks occurs.

TCRpq operates as an up counter in the capture mode.

When the channel start trigger (TSpq) is set to 1, TCRpq counts up from 0000H in synchronization with the count clock. When the Tlpq pin input valid edge is detected, the count value is transferred (captured) to TDRpq and, at the same time, the counter (TCRpq) is cleared to 0000H, and the INTTMpq is output. If the counter overflows at this time, the OVFpq bit of the TSRpq register is set to 1. If the counter does not overflow, the OVFpq bit is cleared. After that, the above operation is repeated.


As soon as the count value has been captured to the TDRpq register, the OVFpq bit of the TSRpq register is updated depending on whether the counter overflows during the measurement period. Therefore, the overflow status of the captured value can be checked.

If the counter reaches a full count for two or more periods, it is judged to be an overflow occurrence, and the OVFpq bit of the TSRpq register is set to 1. However, the OVFpq bit is configured as a cumulative flag, the correct interval value cannot be measured if an overflow occurs more than once.

Set STSpq2 to STSpq0 of the TMRpq register to 001B to use the valid edges of Tlpq as a start trigger and a capture trigger.

When TEpq = 1, instead of the Tlpq pin input, a software operation (TSpq = 1) can be used as a capture trigger.

Figure 6-49. Block Diagram of Operation as Input Pulse Interval Measurement



Remark pq: Unit number + Channel number (only for channels provided with timer I/O pins)

78K0R/LF3: p = 0, pq = 00 to 04, 07 78K0R/LG3: p = 0, pq = 00 to 07

78K0R/LH3: p = 0, 1, pq = 00 to 07, 10 to 13

TEpq

TIpq

TCRpq

TDRpq

O000H

OVFpq

TOSpq

OVFpq

Figure 6-50. Example of Basic Timing of Operation as Input Pulse Interval Measurement (MDpq0 = 0)

Remark pq: Unit number + Channel number (only for channels provided with timer I/O pins)

78K0R/LF3: pq = 00 to 04, 0778K0R/LG3: pq = 00 to 07

78K0R/LH3: pq = 00 to 07, 10 to 13

(a) Timer mode register pq (TMRpq) 15 14 13 0 **TMRpq** CISpq1 CKSpq CCSpq STSpq2 STSpq1 STSpq0 CISpq0 MDpq3 MDpq2 MDpq1 MDpq0 TERpo 0 1/0 0 0 1/0 1/0 0 0 1/0 Operation mode of channel q 010B: Capture mode Setting of operation when counting is started 0: Does not generate INTTMpq when counting is started. 1: Generates INTTMpq when counting is started. Selection of Tlpq pin input edge 00B: Detects falling edge. 01B: Detects rising edge. 10B: Detects both edges. 11B: Setting prohibited .Capture trigger selection 001B: Selects the Tlpq pin input valid edge. Slave/master selection 0: Cleared to 0 when independent function is selected. Count clock selection 0: Selects operation clock. Operation clock selection 0: Selects CKp0 as operation clock of channel q. 1: Selects CKp1 as operation clock of channel q. (b) Timer output register p (TOp) Bit q TOp TOpq 0: Outputs 0 from TOpq. 0 (c) Timer output enable register p (TOEp) Bit a TOEp TOEpq 0: Stops TOpq output operation by counting operation. 0 (d) Timer output level register p (TOLp) Bit q TOLp 0: Cleared to 0 when TOMpq = 0 (toggle mode). TOLpq

Figure 6-51. Example of Set Contents of Registers to Measure Input Pulse Interval

(e) Timer output mode register p (TOMp) Bit q



Remark pq: Unit number + Channel number (only for channels provided with timer I/O pins)

78K0R/LF3: p = 0, pq = 00 to 04, 07 78K0R/LG3: p = 0, pq = 00 to 07

78K0R/LH3: p = 0, 1, pq = 00 to 07, 10 to 13

0

Operation is resumed.

Figure 6-52. Operation Procedure When Input Pulse Interval Measurement Function Is Used

	Software Operation	Hardware Status
TAU default setting		Power-off status (Clock supply is stopped and writing to each register is disabled.)
	Sets the TAU0EN or TAU1EN bits of the PER0 register to 1.	Power-on status. Each channel stops operating. (Clock supply is started and writing to each register is enabled.)
	Sets the TPSp register. Determines clock frequencies of CKp0 and CKp1.	
Channel default setting	Sets the TMRpq register (determines operation mode of channel).	Channel stops operating. (Clock is supplied and some power is consumed.)
Operation start	Sets TSpq bit to 1. The TSpq bit automatically returns to 0 because it is a trigger bit.	TEpq = 1, and count operation starts. TCRpq is cleared to 0000H at the count clock input. When the MDpq0 bit of the TMRpq register is 1, INTTMpq is generated.
During operation	Set values of only the CISpq1 and CISpq0 bits of the TMRpq register can be changed. The TDRpq register can always be read. The TCRpq register can always be read. The TSRpq register can always be read. Set values of TOMp, TOLp, TOp, and TOEp registers cannot be changed.	Counter (TCRpq) counts up from 0000H. When the Tlpq pin input valid edge is detected, the count value is transferred (captured) to TDRpq. At the same time, TCRpq is cleared to 0000H, and the INTTMpq signal is generated. If an overflow occurs at this time, the OVFpq bit of the TSRpq register is set; if an overflow does not occur, the OVFpq bit is cleared.
Operatio stop	n The TTpq bit is set to 1. The TTpq bit automatically returns to 0 because it is a trigger bit.	After that, the above operation is repeated. TEpq = 0, and count operation stops. TCRpq holds count value and stops. The OVFpq bit of the TSRpq register is also held.
TAU stop	The TAU0EN or TAU1EN bits of the PER0 register is cleared to 0.	Power-off status All circuits are initialized and SFR of each channel is also initialized.

Remark pq: Unit number + Channel number (only for channels provided with timer I/O pins)

78K0R/LF3: p = 0, pq = 00 to 04, 07 78K0R/LG3: p = 0, pq = 00 to 07

78K0R/LH3: p = 0, 1, pq = 00 to 07, 10 to 13

6.7.5 Operation as input signal high-/low-level width measurement

By starting counting at one edge of Tlpq and capturing the number of counts at another edge, the signal width (high-level width/low-level width) of Tlpq can be measured. The signal width of Tlpq can be calculated by the following expression.

Signal width of Tlpq input = Period of count clock \times ((10000H \times TSRpq: OVF) + (Capture value of TDRpq + 1))

Caution The Tlpq pin input is sampled using the operating clock selected with the CKSpq bit of the TMRpq register, so an error equal to the number of operating clocks occurs.

TCRpq operates as an up counter in the capture & one-count mode.

When the channel start trigger (TSpq) is set to 1, TEpq is set to 1 and the Tlpq pin start edge detection wait status is set.

When the Tlpq start valid edge (rising edge of Tlpq when the high-level width is to be measured) is detected, the counter counts up in synchronization with the count clock. When the valid capture edge (falling edge of Tlpq when the high-level width is to be measured) is detected later, the count value is transferred to TDRpq and, at the same time, INTTMpq is output. If the counter overflows at this time, the OVFpq bit of the TSRpq register is set to 1. If the counter does not overflow, the OVFpq bit is cleared. TCRpq stops at the value "value transferred to TDRpq + 1", and the Tlpq pin start edge detection wait status is set. After that, the above operation is repeated.

As soon as the count value has been captured to the TDRpq register, the OVFpq bit of the TSRpq register is updated depending on whether the counter overflows during the measurement period. Therefore, the overflow status of the captured value can be checked.

If the counter reaches a full count for two or more periods, it is judged to be an overflow occurrence, and the OVFpq bit of the TSRpq register is set to 1. However, the OVFpq bit is configured as an integral flag, and the correct interval value cannot be measured if an overflow occurs more than once.

Whether the high-level width or low-level width of the Tlpq pin is to be measured can be selected by using the CISpq1 and CISpq0 bits of the TMRpq register.

Because this function is used to measure the signal width of the Tlpq pin input, TSpq cannot be set to 1 while TEpq is 1.


CISpq1, CISpq0 of TMRpq = 10B: Low-level width is measured. CISpq1, CISpq0 of TMRpq = 11B: High-level width is measured.

Remark pq: Unit number + Channel number (only for channels provided with timer I/O pins)

78K0R/LF3: pq = 00 to 04, 07 78K0R/LG3: pq = 00 to 07

78K0R/LH3: pq = 00 to 07, 10 to 13

Figure 6-53. Block Diagram of Operation as Input Signal High-/Low-Level Width Measurement




Remark pq: Unit number + Channel number (only for channels provided with timer I/O pins)

78K0R/LF3: p = 0, pq = 00 to 04, 07 78K0R/LG3: p = 0, pq = 00 to 07

78K0R/LH3: p = 0, 1, pq = 00 to 07, 10 to 13

Figure 6-54. Example of Basic Timing of Operation as Input Signal High-/Low-Level Width Measurement




Remark pq: Unit number + Channel number (only for channels provided with timer I/O pins)


78K0R/LF3: pq = 00 to 04, 07 78K0R/LG3: pq = 00 to 07

78K0R/LH3: pq = 00 to 07, 10 to 13

Figure 6-55. Example of Set Contents of Registers to Measure Input Signal High-/Low-Level Width



(b) Timer output register p (TOp)



(c) Timer output enable register p (TOEp)

Bit q TOEp 0: Stops the TOpq output operation by counting operation. TOEpq 0

(d) Timer output level register p (TOLp)

Bit q **TOLp** TOLpq 0: Cleared to 0 when TOMpq = 0 (toggle mode). 0

(e) Timer output mode register p (TOMp)

Bit q TOMp 0: Sets toggle mode. TOMpq 0

Remark pq: Unit number + Channel number (only for channels provided with timer I/O pins)

78K0R/LF3: p = 0, pq = 00 to 04, 07 78K0R/LG3: p = 0, pq = 00 to 07

78K0R/LH3: p = 0, 1, pq = 00 to 07, 10 to 13

Figure 6-56. Operation Procedure When Input Signal High-/Low-Level Width Measurement Function Is Used

		Software Operation	Hardware Status
d	AU lefault etting		Power-off status (Clock supply is stopped and writing to each register is disabled.)
		Sets the TAU0EN or TAU1EN bits of the PER0 register to 1.	Power-on status. Each channel stops operating. (Clock supply is started and writing to each register is enabled.)
		Sets the TPSp register. Determines clock frequencies of CKp0 and CKp1.	
d	Channel lefault setting	Sets the TMRpq register (determines operation mode of channel). Clears TOEpq to 0 and stops operation of TOpq.	Channel stops operating. (Clock is supplied and some power is consumed.)
	Operation start	Sets the TSpq bit to 1. The TSpq bit automatically returns to 0 because it is a trigger bit.	TEpq = 1, and the TIpq pin start edge detection wait status is set.
		Detects Tlpq pin input count start valid edge.	Clears TCRpq to 0000H and starts counting up.
	During operation	Set value of the TDRpq register can be changed. The TCRpq register can always be read. The TSRpq register is not used. Set values of TMRpq, TOMp, TOLp, TOp, and TOEp registers cannot be changed.	When the Tlpq pin start edge is detected, the counter (TCRpq) counts up from 0000H. If a capture edge of the Tlpq pin is detected, the count value is transferred to TDRpq and INTTMpq is generated. If an overflow occurs at this time, the OVFpq bit of the TSRpq register is set; if an overflow does not occur, the OVFpq bit is cleared. TCRpq stops the count operation until the next Tlpq pin start edge is detected.
	Operation stop	The TTpq bit is set to 1. TTpq bit automatically returns to 0 because it is a trigger bit.	TEpq = 0, and count operation stops. TCRpq holds count value and stops. The OVFpq bit of the TSRpq register is also held.
T	AU stop	The TAU0EN or TAU1EN bits of PER0 register is cleared to 0.	Power-off status All circuits are initialized and SFR of each channel is also initialized.

Remark pq: Unit number + Channel number (only for channels provided with timer I/O pins)

78K0R/LF3: p = 0, pq = 00 to 04, 07 78K0R/LG3: p = 0, pq = 00 to 07

78K0R/LH3: p = 0, 1, pq = 00 to 07, 10 to 13

6.8 Operation of Plural Channels of Timer Array Unit

6.8.1 Operation as PWM function

Two channels can be used as a set to generate a pulse of any period and duty factor.

The period and duty factor of the output pulse can be calculated by the following expressions.

Pulse period = {Set value of TDRmn (master) + 1} \times Count clock period

Duty factor $[\%] = \{\text{Set value of TDRmp (slave})}/\{\text{Set value of TDRmn (master)} + 1\} \times 100$

0% output: Set value of TDRmp (slave) = 0000H

100% output: Set value of TDRmp (slave) ≥ {Set value of TDRmn (master) + 1}

Remark The duty factor exceeds 100% if the set value of TDRmp (slave) > (set value of TDRmn (master) + 1), it summarizes to 100% output.

The master channel operates in the interval timer mode and counts the periods. When the channel start trigger (TSmn) is set to 1, INTTMmn is output. TCRmn counts down starting from the loaded value of TDRmn, in synchronization with the count clock. When TCRmn = 0000H, INTTMmn is output. TCRmn loads the value of TDRmn again. After that, it continues the similar operation.

TCRmp of a slave channel operates in one-count mode, counts the duty factor, and outputs a PWM waveform from the TOmp pin. TCRmp of the slave channel loads the value of TDRmp, using INTTMmn of the master channel as a start trigger, and stops counting until the next start trigger (INTTMmn of the master channel) is input.

The output level of TOmp becomes active one count clock after generation of INTTMmn from the master channel, and inactive when TCRmp = 0000H.

Caution To rewrite both TDRmn of the master channel and TDRmp of the slave channel, a write access is necessary two times. The timing at which the values of TDRmn and TDRmp are loaded to TCRmn and TCRmp is upon occurrence of INTTMmn of the master channel. Thus, when rewriting is performed split before and after occurrence of INTTMmn of the master channel, the TOmp pin cannot output the expected waveform. To rewrite both TDRmn of the master and TDRmp of the slave, therefore, be sure to rewrite both the registers immediately after INTTMmn is generated from the master channel.

- m = 0, n = 0, 2, 6, p = n+1, TO00 to TO04, and TO07 pins
- 2. 78K0R/LG3:
 - m = 0, n = 0, 2, 4, 6, p = n+1, TO00 to TO07 pins
- **3.** 78K0R/LH3:
 - m = 0, n = 0, 2, 4, 6, p = n+1, TO00 to TO07 pins
 - m = 1, n = 0, 2, p = n+1, TO10 to TO13 pins




Figure 6-57. Block Diagram of Operation as PWM Function

- m = 0, n = 0, 2, 6, p = n+1, TO00 to TO04, and TO07 pins
- 2. 78K0R/LG3:
 - m = 0, n = 0, 2, 4, 6, p = n+1, TO00 to TO07 pins
- 3. 78K0R/LH3:
 - m = 0, n = 0, 2, 4, 6, p = n+1, TO00 to TO07 pins
 - m = 1, n = 0, 2, p = n+1, TO10 to TO13 pins






Figure 6-58. Example of Basic Timing of Operation as PWM Function

- \bullet m = 0, n = 0, 2, 6, p = n+1, TO00 to TO04, and TO07 pins
- 2. 78K0R/LG3:
 - m = 0, n = 0, 2, 4, 6, p = n+1, TO00 to TO07 pins
- **3.** 78K0R/LH3:
 - \bullet m = 0, n = 0, 2, 4, 6, p = n+1, TO00 to TO07 pins
 - m = 1, n = 0, 2, p = n+1, TO10 to TO13 pins

Figure 6-59. Example of Set Contents of Registers When PWM Function (Master Channel) Is Used







0: Outputs 0 from TOmn.

(c) Timer output enable register m (TOEm)

TOEm Bit n
TOEmn
0

0: Stops the TOmn output operation by counting operation.

(d) Timer output level register m (TOLm)

TOLm Bit n
TOLmn
0

0: Cleared to 0 when TOMmn = 0 (toggle mode).


(e) Timer output mode register m (TOMm)

TOMm Bit n
TOMmn
0

0: Sets toggle mode.

- m = 0, n = 0, 2, 6, p = n+1, TO00 to TO04, TO07, TI00 to TI04, and TI07 pins
- **2**. 78K0R/LG3:
 - m = 0, n = 0, 2, 4, 6, p = n+1, TO00 to TO07, TI00 to TI07 pins
- 3. 78K0R/LH3:
 - \bullet m = 0, n = 0, 2, 4, 6, p = n+1, TO00 to TO07, TI00 to TI07 pins
 - m = 1, n = 0, 2, p = n+1, TO10 to TO13, TI10 to TI13 pins

Figure 6-60. Example of Set Contents of Registers When PWM Function (Slave Channel) Is Used



* Make the same setting as master channel.

(b) Timer output register m (TOm)



- 0: Outputs 0 from TOmp.
- 1: Outputs 1 from TOmp.

(c) Timer output enable register m (TOEm)

TOEm



- 0: Stops the TOmp output operation by counting operation.
- 1: Enables the TOmp output operation by counting operation.

(d) Timer output level register m (TOLm)

TOLm



- 0: Positive logic output (active-high)
- 1: Inverted output (active-low)

(e) Timer output mode register m (TOMm)

TOMm Bit p
TOMmp

1: Sets the combination operation mode.

- m = 0, n = 0, 2, 6, p = n+1, TO00 to TO04, TO07, TI00 to TI04, and TI07 pins
- 2. 78K0R/LG3:
 - m = 0, n = 0, 2, 4, 6, p = n+1, TO00 to TO07, TI00 to TI07 pins
- 3. 78K0R/LH3:
 - m = 0, n = 0, 2, 4, 6, p = n+1, TO00 to TO07, TI00 to TI07 pins
 - m = 1, n = 0, 2, p = n+1, TO10 to TO13, TI10 to TI13 pins

Figure 6-61. Operation Procedure When PWM Function Is Used (1/2)

	Software Operation	Hardware Status
TAU default setting		Power-off status (Clock supply is stopped and writing to each register is disabled.)
	Sets the TAU0EN or TAU1EN bits of the PER0 register to 1.	Power-on status. Each channel stops operating. (Clock supply is started and writing to each register is enabled.)
	Sets the TPSm register. Determines clock frequencies of CKm0 and CKm1.	
Channel default setting	Sets the TMRmn and TMRmp registers of two channels to be used (determines operation mode of channels). An interval (period) value is set to the TDRmn register of the master channel, and a duty factor is set to the TDRmp register of the slave channel.	Channel stops operating. (Clock is supplied and some power is consumed.)
	Sets slave channel. The TOMmp bit of the TOMn register is set to 1 (combination operation mode). Sets the TOLmp bit. Sets the TOmp bit and determines default level of the TOmp output.	The TOmn pin goes into Hi-Z output state. The TOmn default setting level is output when the port
		mode register is in output mode and the port register is 0. TOmp does not change because channel stops operating. The TOmp pin outputs the TOmp set level.

- \bullet m = 0, n = 0, 2, 6, p = n+1, TO00 to TO04, and TO07 pins
- 2. 78K0R/LG3:
 - m = 0, n = 0, 2, 4, 6, p = n+1, TO00 to TO07 pins
- **3.** 78K0R/LH3:
 - \bullet m = 0, n = 0, 2, 4, 6, p = n+1, TO00 to TO07 pins
 - m = 1, n = 0, 2, p = n+1, TO10 to TO13 pins

Figure 6-61. Operation Procedure When PWM Function Is Used (2/2)

		Software Operation	Hardware Status
-	Operation start	Sets TOEmp (slave) to 1 (only when operation is resumed). The TSmn (master) and TSmp (slave) bits of the TSm register are set to 1 at the same time. The TSmn and TSmp bits automatically return to 0 because they are trigger bits.	TEmn = 1, TEmp = 1 When the master channel starts counting, INTTMmn is generated. Triggered by this interrupt, the slave channel also starts counting.
Operation is resumed.	During operation	Set values of the TMRmn and TMRmp registers and TOMmn, TOMmp, TOLmn, and TOLmp bits cannot be changed. Set values of the TDRmn and TDRmp registers can be changed after INTTMmn of the master channel is generated. The TCRmn and TCRmp registers can always be read. The TSRmn and TSRmp registers are not used. Set values of the TOm and TOEm registers cannot be changed.	The counter of the master channel loads the TDRmn value to TCRmn, and counts down. When the count value reaches TCRmn = 0000H, INTTMmn output is generated. At the same time, the value of the TDRmn register is loaded to TCRmn, and the counter starts counting down again. At the slave channel, the value of TDRmp is loaded to TCRmp, triggered by INTTMmn of the master channel, and the counter starts counting down. The output level of TOmp becomes active one count clock after generation of the INTTMmn output from the master channel. It becomes inactive when TCRmp = 0000H, and the counting operation is stopped. After that, the above operation is repeated.
	Operation stop	The TTmn (master) and TTmp (slave) bits are set to 1 at the same time. The TTmn and TTmp bits automatically return to 0 because they are trigger bits.	TEmn, TEmp = 0, and count operation stops. TCRmn and TCRmp hold count value and stops. The TOmp output is not initialized but holds current status.
		TOEmp of slave channel is cleared to 0 and value is set to the TOmp register.	The TOmp pin outputs the TOmp set level.
	TAU stop	To hold the TOmp pin output levels	The TOmp pin output levels is held by port function.
		Switches the port mode register to input mode. The TAU0EN or TAU1EN bits of the PER0 register is	The TOmp pin output levels go are into Hi-Z output state. Power-off status All circuits are initialized and SFR of each channel is also initialized. (The TOmp bit is cleared to 0 and the TOmp pin is set to port mode.)

- m = 0, n = 0, 2, 6, p = n+1, TO00 to TO04, and TO07 pins
- 2. 78K0R/LG3:
 - \bullet m = 0, n = 0, 2, 4, 6, p = n+1, TO00 to TO07 pins
- **3.** 78K0R/LH3:
 - m = 0, n = 0, 2, 4, 6, p = n+1, TO00 to TO07 pins
 - m = 1, n = 0, 2, p = n+1, TO10 to TO13 pins

6.8.2 Operation as one-shot pulse output function

A one-shot pulse with any delay pulse width can be generated by using two channels in combination and Tlmn pin input or software manipulation (TSmn = 1).

The delay time and pulse width can be calculated by the following expressions.

Delay time = {Set value of TDRmn (master) + 2} \times Count clock period Pulse width = {Set value of TDRmp (slave)} \times Count clock period

The Master channel operates in the one-count mode and counts the delays. TCRmn of the master channel starts operating upon start trigger detection and TCRmn loads the value of TDRmn. TCRmn counts down from the value of TDRmn it has loaded, in synchronization with the count clock. When TCRmn = 0000H, it outputs INTTMmn and stops counting until the next start trigger is detected.

The slave channel operates in the one-count mode and counts the pulse width. TCRmp of the slave channel starts operation using INTTMmn of the master channel as a start trigger, and loads the TDRmp value. TCRmp counts down from the value of TDRmp it has loaded, in synchronization with the count value. When TCRmp = 0000H, it outputs INTTMmp and stops counting until the next start trigger (INTTMmn of the master channel) is detected. The output level of TOmp becomes active one count clock after generation of INTTMmn from the master channel, and inactive when TCRmp = 0000H.

Instead of using the TImn pin input, a one-shot pulse can also be output using the software operation (TSmn = 1) as a start trigger.

Caution The timing of loading of TDRmn of the master channel is different from that of TDRmp of the slave channel. If TDRmn and TDRmp are rewritten during operation, therefore, an illegal waveform is output.

Be sure to rewrite TDRmn and TDRmp after INTTMmn of the channel to be rewritten is generated.

- m = 0, n = 0, 2, 6, p = n+1, TO00 to TO04, TO07, TI00 to TI04, and TI07 pins
- Channel 6 of timer array unit 0 can output a one-shot pulse only when software trigger start is selected
 and it is used as the master channel (because the TI06 pin is not provided).
- 2. 78K0R/LG3:
 - m = 0, n = 0, 2, 4, 6, p = n+1, TO00 to TO07, TI00 to TI07 pins
- 3. 78K0R/LH3:
 - m = 0, n = 0, 2, 4, 6, p = n+1, TO00 to TO07, TI00 to TI07 pins
 - m = 1, n = 0, 2, p = n+1, TO10 to TO13, TI10 to TI13 pins




Figure 6-62. Block Diagram of Operation as One-Shot Pulse Output Function

- m = 0, n = 0, 2, 6, p = n+1, TO00 to TO04, TO07, TI00 to TI04, and TI07 pins
- Channel 6 of timer array unit 0 can output a one-shot pulse only when software trigger start is selected and it is used as the master channel (because the TI06 pin is not provided).
- 2. 78K0R/LG3:
 - m = 0, n = 0, 2, 4, 6, p = n+1, TO00 to TO07, TI00 to TI07 pins
- 3. 78K0R/LH3:
 - m = 0, n = 0, 2, 4, 6, p = n+1, TO00 to TO07, TI00 to TI07 pins
 - m = 1, n = 0, 2, p = n+1, TO10 to TO13, TI10 to TI13 pins





Figure 6-63. Example of Basic Timing of Operation as One-Shot Pulse Output Function (Start Trigger Tlmn Input Valid Edge)

- \bullet m = 0, n = 0, 2, 6, p = n+1, TO00 to TO04, and TO07 pins
- 2. 78K0R/LG3:
 - \bullet m = 0, n = 0, 2, 4, 6, p = n+1, TO00 to TO07 pins
- 3. 78K0R/LH3:
 - \bullet m = 0, n = 0, 2, 4, 6, p = n+1, TO00 to TO07 pins
 - m = 1, n = 0, 2, p = n+1, TO10 to TO13 pins

Figure 6-64. Example of Set Contents of Registers When One-Shot Pulse Output Function Is Used (Master Channel)

(a) Timer mode register mn (TMRmn)



- 0: Selects CKm0 as operation clock of channels n.
- 1: Selects CKm1 as operation clock of channels n.

(b) Timer output register m (TOm)

TOm Bit n
TOmn
0

0: Outputs 0 from TOmn.

(c) Timer output enable register m (TOEm)

TOEm Bit n
TOEmn
0

0: Stops the TOmn output operation by counting operation.

(d) Timer output level register m (TOLm)

TOLm TOLmn

Bit n

0: Cleared to 0 when TOMmn = 0 (toggle mode).


(e) Timer output mode register m (TOMm)

TOMm Bit n
TOMmn
0

0: Sets toggle mode.

- m = 0, n = 0, 2, 6, p = n+1, TO00 to TO04, TO07, TI00 to TI04, and TI07 pins
- 2. 78K0R/LG3:
 - \bullet m = 0, n = 0, 2, 4, 6, p = n+1, TO00 to TO07, TI00 to TI07 pins
- 3. 78K0R/LH3:
 - m = 0, n = 0, 2, 4, 6, p = n+1, TO00 to TO07, TI00 to TI07 pins
 - m = 1, n = 0, 2, p = n+1, TO10 to TO13, TI10 to TI13 pins

Figure 6-65. Example of Set Contents of Registers When One-Shot Pulse Output Function Is Used (Slave Channel)



1: Selects CKm1 as operation clock of channel p.

* Make the same setting as master channel.

(b) Timer output register m (TOm)



0: Outputs 0 from TOmp.

1: Outputs 1 from TOmp.

(c) Timer output enable register m (TOEm)

TOEm



0: Stops the TOmp output operation by counting operation.

1: Enables the TOmp output operation by counting operation.

(d) Timer output level register m (TOLm)

TOLm



0: Positive logic output (active-high)

1: Inverted output (active-low)

(e) Timer output mode register m (TOMm)

TOMm



1: Sets the combination operation mode.

- m = 0, n = 0, 2, 6, p = n+1, TO00 to TO04, TO07, TI00 to TI04, and TI07 pins
- 2. 78K0R/LG3:
 - m = 0, n = 0, 2, 4, 6, p = n+1, TO00 to TO07, TI00 to TI07 pins
- 3. 78K0R/LH3:
 - m = 0, n = 0, 2, 4, 6, p = n+1, TO00 to TO07, TI00 to TI07 pins
 - m = 1, n = 0, 2, p = n+1, TO10 to TO13, TI10 to TI13 pins

Figure 6-66. Operation Procedure of One-Shot Pulse Output Function (1/2)

	Software Operation	Hardware Status
TAU default setting		Power-off status (Clock supply is stopped and writing to each register is disabled.)
	Sets the TAU0EN or TAU1EN bits of the PER0 register to 1.	Power-on status. Each channel stops operating. (Clock supply is started and writing to each register is enabled.)
	Sets the TPSm register. Determines clock frequencies of CKm0 and CKm1.	
Channel default setting	Sets the TMRmn and TMRmp registers of two channels to be used (determines operation mode of channels). An output delay is set to the TDRmn register of the master channel, and a pulse width is set to the TDRmp register of the slave channel.	Channel stops operating. (Clock is supplied and some power is consumed.)
	Sets slave channel. The TOMmp bit of the TOMm register is set to 1 (combination operation mode). Sets the TOLmp bit. Sets the TOmp bit and determines default level of the TOmp output.	The TOmn pin goes into Hi-Z output state. The TOmn default setting level is output when the port
	· · · · · · · · · · · · · · · · · · ·	mode register is in output mode and the port register is 0. TOmp does not change because channel stops operating. The TOmp pin outputs the TOmp set level.

- \bullet m = 0, n = 0, 2, 6, p = n+1, TO00 to TO04, and TO07 pins
- Channel 6 of timer array unit 0 can output a one-shot pulse only when software trigger start is selected and it is used as the master channel (because the Tl06 pin is not provided).
- 2. 78K0R/LG3:
 - \bullet m = 0, n = 0, 2, 4, 6, p = n+1, TO00 to TO07 pins
- 3. 78K0R/LH3:
 - m = 0, n = 0, 2, 4, 6, p = n+1, TO00 to TO07 pins
 - m = 1, n = 0, 2, p = n+1, TO10 to TO13 pins

Figure 6-66. Operation Procedure of One-Shot Pulse Output Function (2/2)

	Software Operation	Hardware Status
Operation start	The TSmn and TSmp bits automatically return to 0 because they are trigger bits.	TEmn and TEmp are set to 1 and the master channel enters the TImn input edge detection wait status. Counter stops operating. Master channel starts counting.
During operation	Set values of only the CISmn1 and CISmn0 bits of the TMRmn register can be changed. Set values of the TMRmp, TDRmn, and TDRmp registers and TOMmn, TOMmp, TOLmn, and TOLmp bits cannot be changed. The TCRmn and TCRmp registers can always be read. The TSRmn and TSRmp registers are not used. Set values of the TOm and TOEm registers can be changed.	Master channel loads the value of TDRmn to TCRmn when the start trigger is detected, and the counter starts counting down. When the count value reaches TCRmn = 0000H, the INTTMmn output is generated, and the counte stops until the next valid edge is input to the TImn pin. The slave channel, triggered by INTTMmn of the master channel, loads the value of TDRmp to TCRmp, and the counter starts counting down. The output level of TOmp becomes active one count clock after generation of INTTMmn from the master channel. It becomes inactive wher TCRmp = 0000H, and the counting operation is stopped. After that, the above operation is repeated.
Operation stop	The TTmn (master) and TTmp (slave) bits are set to 1 at the same time. The TTmn and TTmp bits automatically return to 0 because they are trigger bits.	TEmn, TEmp = 0, and count operation stops. TCRmn and TCRmp hold count value and stops. The TOmp output is not initialized but holds current status.
	TOEmp of slave channel is cleared to 0 and value is set to the TOm register.	The TOmp pin outputs the TOmn set level.
TAU stop	To hold the TOmp pin output levels Clears TOmp bit to 0 after the value to be held is set to the port register. When holding the TOmp pin output levels is not necessary	The TOmp pin output levels is held by port function.
	Switches the port mode register to input mode. The TAU0EN or TAU1EN bits of the PER0 register is cleared to 0.	Power-off status All circuits are initialized and SFR of each channel is also initialized. (The TOmp bit is cleared to 0 and the TOmp pin is set to port mode.)

- m = 0, n = 0, 2, 6, p = n+1, TO00 to TO04, and TO07 pins
- Channel 6 of timer array unit 0 can output a one-shot pulse only when software trigger start is selected and it is used as the master channel (because the Tl06 pin is not provided).
- 2. 78K0R/LG3:
 - \bullet m = 0, n = 0, 2, 4, 6, p = n+1, TO00 to TO07 pins
- 3. 78K0R/LH3:
 - \bullet m = 0, n = 0, 2, 4, 6, p = n+1, TO00 to TO07 pins
 - \bullet m = 1, n = 0, 2, p = n+1, TO10 to TO13 pins

6.8.3 Operation as multiple PWM output function

By extending the PWM function and using two or more slave channels, many PWM output signals can be produced.

For example, when using two slave channels, the period and duty factor of an output pulse can be calculated by the following expressions.

```
Pulse period = {Set value of TDRmn (master) + 1} \times Count clock period Duty factor 1 [%] = {Set value of TDRmp (slave 1)}/{Set value of TDRmn (master) + 1} \times 100 Duty factor 2 [%] = {Set value of TDRmp (slave 2)}/{Set value of TDRmn (master) + 1} \times 100
```

Remark Although the duty factor exceeds 100% if the set value of TDRmp (slave 1) > {set value of TDRmn (master) + 1} or if the {set value of TDRmq (slave 2)} > {set value of TDRmn (master) + 1}, it is summarized into 100% output.

TCRmn of the master channel operates in the interval timer mode and counts the periods.

TCRmp of the slave channel 1 operates in one-count mode, counts the duty factor, and outputs a PWM waveform from the TOmp pin. TCRmp loads the value of TDRmp to TCRmp, using INTTMmn of the master channel as a start trigger, and start counting down. When TCRmp = 0000H, TCRmp outputs INTTMmp and stops counting until the next start trigger (INTTMmn of the master channel) has been input. The output level of TOmp becomes active one count clock after generation of INTTMmn from the master channel, and inactive when TCRmp = 0000H.

In the same way as TCRmp of the slave channel 1, TCRmq of the slave channel 2 operates in one-count mode, counts the duty factor, and outputs a PWM waveform from the TOmq pin. TCRmq loads the value of TDRmq to TCRmq, using INTTMmn of the master channel as a start trigger, and starts counting down. When TCRmq = 0000H, TCRmq outputs INTTMmq and stops counting until the next start trigger (INTTMmn of the master channel) has been input. The output level of TOmq becomes active one count clock after generation of INTTMmn from the master channel, and inactive when TCRmq = 0000H.

When channel 0 is used as the master channel as described above, up to seven types of PWM signals can be output at the same time with timer array unit 0 and up to three types with timer array unit 1.

Caution To rewrite both TDRmn of the master channel and TDRmp of the slave channel 1, write access is necessary at least twice. Since the values of TDRmn and TDRmp are loaded to TCRmn and TCRmp after INTTMmn is generated from the master channel, if rewriting is performed separately before and after generation of INTTMmn from the master channel, the TOmp pin cannot output the expected waveform. To rewrite both TDRmn of the master and TDRmp of the slave, be sure to rewrite both the registers immediately after INTTMmn is generated from the master channel (This applies also to TDRmq of the slave channel 2).

```
Remarks 1. 78K0R/LF3:
```

```
• m = 0, n = 0, 2, p = n+1, q = n+2, TO00 to TO04, and TO07 pins
```

2. 78K0R/LG3:

```
• m = 0, n = 0, 2, 4, p = n+1, q = n+2, TO00 to TO07 pins
```

3. 78K0R/LH3:

```
• m = 0, n = 0, 2, 4, p = n+1, q = n+2, TO00 to TO07 pins
```

• m = 1, n = 0, p = 1, q = 2, TO10 to TO13 pins

Master channel (interval timer mode) Clock selection CKm1 Operation clock Timer counter (TCRmn) CKm0 selection Data register Interrupt Interrupt signal **TSmn** (TDRmn) controller (INTTMmn) Slave channel 1 (one-count mode) Clock selection CKm1 Operation clock Timer counter Output OTOmp pin (TCRmp) CKm0 controller selection Data register Interrupt Interrupt signal (TDRmp) Trigger controller (INTTMmp) Slave channel 2 (one-count mode) Clock selection CKm1 Operation clock Timer counter Output -⊚TOmq pin (TCRmq) CKm0 controller rigger selection Data register Interrupt Interrupt signal (TDRmq) controller (INTTMmq)

Figure 6-67. Block Diagram of Operation as Multiple PWM Output Function (output two types of PWMs)

- m = 0, n = 0, 2, p = n+1, q = n+2, TO00 to TO04, and TO07 pins
- 2. 78K0R/LG3:
 - \bullet m = 0, n = 0, 2, 4, p = n+1, q = n+2, TO00 to TO07 pins
- **3.** 78K0R/LH3:
 - m = 0, n = 0, 2, 4, p = n+1, q = n+2, TO00 to TO07 pins
 - m = 1, n = 0, p = 1, q = 2, TO10 to TO13 pins

TSmn **TEmn** FFFFH Master **TCRmn** channel 0000H **TDRmn** а b TOmn **INTTMmn TSmp TEmp** FFFFH **TCRmp** Slave 0000H channel 1 **TDRmp** d TOmp **INTTMmp** a+ a+1 b+1 d С С ď TSmq TEmq **TCRmq** Slave 0000H channel 2 **TDRmq** TOmq **INTTMmq** a+1 a+1 b+1

Figure 6-68. Example of Basic Timing of Operation as Multiple PWM Output Function (output two types of PWMs)

• m = 0, n = 0, 2, p = n+1, q = n+2, TO00 to TO04, and TO07 pins

- 2. 78K0R/LG3:
 - m = 0, n = 0, 2, 4, p = n+1, q = n+2, TO00 to TO07 pins
- 3. 78K0R/LH3:
 - m = 0, n = 0, 2, 4, p = n+1, q = n+2, TO00 to TO07 pins
 - m = 1, n = 0, p = 1, q = 2, TO10 to TO13 pins

(a) Timer mode register mn (TMRmn) 15 13 **TMRmn** CKSmn CCSmn STSmn2 STSmn1 STSmn0 CISmn1 CISmn0 MDmn3 MDmn2 MDmn1 MDmn0 TERm 1/0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 Operation mode of channel n 000B: Interval timer Setting of operation when counting is started 1: Generates INTTMmn when counting is started. Selection of Tlmn pin input edge 00B: Sets 00B because these are not used. Start trigger selection 000B: Selects only software start. Slave/master selection 1: Channel 1 is set as master channel. Count clock selection 0: Selects operation clock.

Figure 6-69. Example of Set Contents of Registers When Multiple PWM Output Function (Master Channel) Is Used

(b) Timer output register m (TOm)

TOm Bit n
TOmn
0

0: Outputs 0 from TOmn.

0: Selects CKm0 as operation clock of channel n.1: Selects CKm1 as operation clock of channel n.

(c) Timer output enable register m (TOEm)

_Operation clock selection

TOEm TOEmn

0: Stops the TOmn output operation by counting operation.

(d) Timer output level register m (TOLm)

TOLm Bit n
TOLmn
0

0: Cleared to 0 when TOMmn = 0 (toggle mode).


(e) Timer output mode register m (TOMm)

TOMm TOMmn

0: Sets toggle mode.

- m = 0, n = 0, 2, TO00 to TO04, TO07, TI00 to TI04, and TI07 pins
- 2. 78K0R/LG3:
 - m = 0, n = 0, 2, 4, TO00 to TO07, and TI00 to TI07 pins
- 3. 78K0R/LH3:
 - m = 0, n = 0, 2, 4, TO00 to TO07, and TI00 to TI07 pins
 - m = 1, n = 0, TO10 to TO13, and TI10 to TI13 pins

Figure 6-70. Example of Set Contents of Registers
When Multiple PWM Output Function (Slave Channel) Is Used (output two types of PWMs)



(b) Timer output register m (TOm)

TOm



- 0: Outputs 0 from TOmp or TOmq.
- 1: Outputs 1 from TOmp or TOmq.

(c) Timer output enable register m (TOEm)

TOEm



- 0: Stops the TOmp or TOmq output operation by counting operation.
- 1: Enables the TOmp or TOmq output operation by counting operation.

(d) Timer output level register m (TOLm)

TOLm

ы ч	ыгр
TOLmq	TOLmp
1/0	1/0

Rit n

- 0: Positive logic output (active-high)
- 1: Inverted output (active-low)

(e) Timer output mode register m (TOMm)

TOMm

DIL Q	ыі р
TOMmq	TOMmp
1	1

1: Sets the combination operation mode.

- m = 0, n = 0, 2, p = n+1, q = n+2, TO00 to TO04, and TO07 pins
- 2. 78K0R/LG3:
 - m = 0, n = 0, 2, 4, p = n+1, q = n+2, TO00 to TO07 pins
- **3.** 78K0R/LH3:
 - m = 0, n = 0, 2, 4, p = n+1, q = n+2, TO00 to TO07 pins
 - \bullet m = 1, n = 0, p = 1, q = 2, TO10 to TO13 pins

Figure 6-71. Operation Procedure When Multiple PWM Output Function Is Used (1/2)

	Power-off status (Clock supply is stopped and writing to each register is disabled.)
Sets the TAU0EN or TAU1EN bits of the PER0 register to 1.	Power-on status. Each channel stops operating. (Clock supply is started and writing to each register is enabled.)
Sets the TPSm register. Determines clock frequencies of CKm0 and CKm1.	
Sets the TMRmn, TMRmp, and TMRmq registers of each channel to be used (determines operation mode of channels). An interval (period) value is set to the TDRmn register of the master channel, and a duty factor is set to the TDRmp and TDRmq register of the slave channel.	Channel stops operating. (Clock is supplied and some power is consumed.)
Sets slave channel. The TOMmp and TOMmq bits of the TOMm register are set to 1 (combination operation mode). Clears the TOLmp and TOLmq bits to 0. Sets the TOmp and TOmq bits and determines default level of the TOmp and TOmq outputs.	The TOmn pin goes into Hi-Z output state. The TOmp and TOmq default setting levels are output when the port mode register is in output mode and the port
	register is 0. TOmp or TOmq does not change because channel stops operating. The TOmp and TOmq pins output the TOmp and TOmq
	Sets the TPSm register. Determines clock frequencies of CKm0 and CKm1. Sets the TMRmn, TMRmp, and TMRmq registers of each channel to be used (determines operation mode of channels). An interval (period) value is set to the TDRmn register of the master channel, and a duty factor is set to the TDRmp and TDRmq register of the slave channel. Sets slave channel. The TOMmp and TOMmq bits of the TOMm register are set to 1 (combination operation mode). Clears the TOLmp and TOLmq bits to 0. Sets the TOmp and TOmq bits and determines default level of the TOmp and TOmq outputs. Sets TOEmp or TOEmq to 1 and enables operation of TOmp and TOmq.

- m = 0, n = 0, p = n+1, q = n+2, TO00 to TO04, and TO07 pins
- 2. 78K0R/LG3:
 - \bullet m = 0, n = 0, 2, 4, p = n+1, q = n+2, TO00 to TO07 pins
- **3.** 78K0R/LH3:
 - m = 0, n = 0, 2, 4, p = n+1, q = n+2, TO00 to TO07 pins
 - m = 1, n = 0, p = 1, q = 2, TO10 to TO13 pins

Figure 6-71. Operation Procedure When Multiple PWM Output Function Is Used (2/2)

	Software Operation	Hardware Status
Operation start	Sets TOEmp and TOEmq (slave) to 1 (only when operation is resumed). The TSmn bit (master), and TSmp and TSmq (slave) bits of the TSm register are set to 1 at the same time. The TSmn, TSmp, and TSmq bits automatically return to 0 because they are trigger bits.	TEmn = 1, TEmp, TEmq = 1 When the master channel starts counting, INTTMmn is generated. Triggered by this interrupt, the slave channel also starts counting.
During operation	Set values of the TMRmn, TMRmp, and TMRmq registers and TOMmn, TOMmp, TOMmq, TOLmn, TOLmp, and TOLmq bits cannot be changed. Set values of the TDRmn, TDRmp, and TDRmq registers can be changed after INTTMmn of the master channel is generated. The TCRmn, TCRmp, and TCRmq registers can always be read. The TSRmn, TSRmp, and TSRmq registers are not used. Set values of the TOm and TOEm registers can be changed.	The counter of the master channel loads the TDRmn value to TCRmn and counts down. When the count value reaches TCRmn = 0000H, INTTMmn output is generated. At the same time, the value of the TDRmn register is loade to TCRmn, and the counter starts counting down again. At the slave channel 1, the values of TDRmp are transferred to TCRmp, triggered by INTTMmn of the master channel, and the counter starts counting down. The output levels of TOmp become active one count clock after generation of the INTTMmn output from the master channel. It becomes inactive when TCRmp = 0000H, and the counting operation is stopped. At the slave channel 2, the values of TDRmq are transferred to TDRmq, triggered by INTTMmn of the master channel, and the counter starts counting down. The output levels of TOmq become active one count clock after generation of the INTTMmn output from the master channel. It becomes inactive when TCRmq = 0000H, and the counting operation is stopped. After that, the above operation is repeated.
Operation stop	The TTmn bit (master), TTmp, and TTmq (slave) bits are set to 1 at the same time. The TTmn, TTmp, and TTmq bits automatically return to 0 because they are trigger bits.	TEmn, TEmp, and TEmq = 0, and count operation stops. TCRmn, TCRmp and TCRmq hold count value and stop. The TOmp and TOmq outputs are not initialized but holds current status.
	TOEmp or TOEmq of slave channel is cleared to 0 and value is set to the TOmp and TOmq registers.	The TOmp and TOmq pins output the TOmp and TOmq set levels.
TAU stop	When holding the TOmp and TOmq pins output levels is not necessary	The TOmp and TOmq pins output levels are held by port function. The TOmp and TOmq pins output levels go into Hi-Z output state.
	The TAU0EN or TAU1EN bits of the PER0 register is cleared to 0.	Power-off status All circuits are initialized and SFR of each channel is also initialized. (The TOmp and TOmq bits are cleared to 0 and the TOmp and TOmq pins are set to port mode.)

- m = 0, n = 0, 2, p = n+1, q = n+2, TO00 to TO04, and TO07 pins
- 2. 78K0R/LG3:
 - \bullet m = 0, n = 0, 2, 4, p = n+1, q = n+2, TO00 to TO07 pins
- **3.** 78K0R/LH3:
 - \bullet m = 0, n = 0, 2, 4, p = n+1, q = n+2, TO00 to TO07 pins
 - m = 1, n = 0, p = 1, q = 2, TO10 to TO13 pins

CHAPTER 7 REAL-TIME COUNTER

7.1 Functions of Real-Time Counter

The real-time counter is mounted onto all 78K0R/Lx3 microcontroller products.

The real-time counter has the following features.

- Having counters of year, month, week, day, hour, minute, and second, and can count up to 99 years.
- Constant-period interrupt function (period: 1 month to 0.5 seconds)
- Alarm interrupt function (alarm: week, hour, minute)
- Interval interrupt function
- Pin output function of 1 Hz
- Pin output function of 512 Hz or 16.384 kHz or 32.768 kHz

7.2 Configuration of Real-Time Counter

The real-time counter includes the following hardware.

Table 7-1. Configuration of Real-Time Counter

Item	Configuration
Control registers	Peripheral enable register 0 (PER0)
	Real-time counter control register 0 (RTCC0)
	Real-time counter control register 1 (RTCC1)
	Real-time counter control register 2 (RTCC2)
	Sub-count register (RSUBC)
	Second count register (SEC)
	Minute count register (MIN)
	Hour count register (HOUR)
	Day count register (DAY)
	Week count register (WEEK)
	Month count register (MONTH)
	Year count register (YEAR)
	Watch error correction register (SUBCUD)
	Alarm minute register (ALARMWM)
	Alarm hour register (ALARMWH)
	Alarm week register (ALARMWW)
	Port mode register 3
	Port register 3




Figure 7-1. Block Diagram of Real-Time Counter

7.3 Registers Controlling Real-Time Counter

Timer real-time counter is controlled by the following 18 registers.

- Peripheral enable register 0 (PER0)
- Real-time counter control register 0 (RTCC0)
- Real-time counter control register 1 (RTCC1)
- Real-time counter control register 2 (RTCC2)
- Sub-count register (RSUBC)
- Second count register (SEC)
- Minute count register (MIN)
- Hour count register (HOUR)
- Day count register (DAY)
- Week count register (WEEK)
- Month count register (MONTH)
- Year count register (YEAR)
- Watch error correction register (SUBCUD)
- Alarm minute register (ALARMWM)
- Alarm hour register (ALARMWH)
- Alarm week register (ALARMWW)
- Port mode register 3 (PM3)
- Port register 3 (P3)

(1) Peripheral enable register 0 (PER0)

PER0 is used to enable or disable use of each peripheral hardware macro. Clock supply to a hardware macro that is not used is stopped in order to reduce the power consumption and noise.

When the real-time counter is used, be sure to set bit 7 (RTCEN) of this register to 1.

PER0 can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation clears this register to 00H.

Figure 7-2. Format of Peripheral Enable Register 0 (PER0)

After reset: 00H R/W Address: F00F0H Symbol <7> <5> <3> <2> <0> <4> <1> PER0 RTCEN DACEN ADCEN IICAEN^{Note1} SAU1EN SAU0EN TAU1EN TAU0EN

RTCEN	Control of real-time counter (RTC) input clock ^{Note2}
0	Stops supply of input clock. • SFR used by the real-time counter (RTC) cannot be written. • The real-time counter (RTC) is in the reset status.
1	Supplies input clock. • SFR used by the real-time counter (RTC) can be read/written.

Notes 1. 78K0R/LG3, 78K0R/LH3 only

2. By using RTCEN, can supply and stop the clock that is used when accessing the real-time counter (RTC) from the CPU. RTCEN cannot control supply of the operating clock (fsub) to RTC.

Cautions 1. When using the real-time counter, first set RTCEN to 1, while oscillation of the subsystem clock (fsub) is stable. If RTCEN = 0, writing to a control register of the real-time counter is ignored, and, even if the register is read, only the default value is read.

 Clock supply to peripheral functions except the real-time counter can be stopped in the HALT mode when operating on the subsystem clock by setting RTCLPC of the operation speed mode control register (OSMC) to 1. In this case, set RTCEN to 1 and bits 0 to 6 of PER0 to 0.

(2) Real-time counter control register 0 (RTCC0)

The RTCC0 register is an 8-bit register that is used to start or stop the real-time counter operation, control the RTCCL and RTC1HZ pins, and set a 12- or 24-hour system and the constant-period interrupt function.

RTCC0 can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation clears this register to 00H.

Figure 7-3. Format of Real-Time Counter Control Register 0 (RTCC0)

Address: FFF9DH After reset: 00H R/W Symbol <7> <5> <4> 3 2 RTCC0 RTCE 0 RCLOE1 RCLOE0 AMPM CT2 CT1 CT0

RTCE	Real-time counter operation control
0	Stops counter operation.
1	Starts counter operation.

RCLOE1	RTC1HZ pin output control
0	Disables output of RTC1HZ pin (1 Hz).
1	Enables output of RTC1HZ pin (1 Hz).

RCLOE0 ^{Note}	RTCCL pin output control
0	Disables output of RTCCL pin (32 kHz).
1	Enables output of RTCCL pin (32 kHz).

AMPM	Selection of 12-/24-hour system
0	12-hour system (a.m. and p.m. are displayed.)
1	24-hour system

[•] To change the value of AMPM, set RWAIT (bit 0 of RTCC1) to 1, and re-set the hour count register (HOUR).

[•] Table 7-2 shows the displayed time digits that are displayed.

CT2	CT1	CT0	Constant-period interrupt (INTRTC) selection
0	0	0	Does not use constant-period interrupt function.
0	0	1	Once per 0.5 s (synchronized with second count up)
0	1	0	Once per 1 s (same time as second count up)
0	1	1	Once per 1 m (second 00 of every minute)
1	0	0	Once per 1 hour (minute 00 and second 00 of every hour)
1	0	1	Once per 1 day (hour 00, minute 00, and second 00 of every day)
1	1	×	Once per 1 month (Day 1, hour 00 a.m., minute 00, and second 00 of every month)

When changing the values of CT2 to CT0 while the counter operates (RTCE = 1), rewrite the values of CT2 to CT0 after disabling interrupt servicing INTRTC by using the interrupt mask flag register. Furthermore, after rewriting the values of CT2 to CT0, enable interrupt servicing after clearing the RIFG and RTCIF flags.

Note RCLOE0 and RCLOE2 must not be enabled at the same time.

Caution If RCLOE0 and RCLOE1 are changed when RTCE = 1, the last waveform of the 32.768 kHz and 1 Hz output signals may become short.

Remark x: don't care

(3) Real-time counter control register 1 (RTCC1)

The RTCC1 register is an 8-bit register that is used to control the alarm interrupt function and the wait time of the counter.

RTCC1 can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation clears this register to 00H.

Figure 7-4. Format of Real-Time Counter Control Register 1 (RTCC1) (1/2)

Address: FFF9EH After reset: 00H R/W

 Symbol
 <7>
 <6>
 5
 <4>
 <3>
 2
 <1>
 <0>

 RTCC1
 WALE
 WALIE
 0
 WAFG
 RIFG
 0
 RWST
 RWAIT

WALE	Alarm operation control
0	Match operation is invalid.
1	Match operation is valid.

When setting a value to the WALE bit while the counter operates (RTCE = 1) and WALIE = 1, rewrite the WALE bit after disabling interrupt servicing INTRTC by using the interrupt mask flag register. Furthermore, clear the WAFG and RTCIF flags after rewriting the WALE bit. When setting each alarm register (WALIE flag of RTCC1, the ALARMWM register, the ALARMWH register, and the ALARMWW register), set match operation to be invalid ("0") for the WALE bit.

WALIE	Control of alarm interrupt (INTRTC) function operation
0	Does not generate interrupt on matching of alarm.
1	Generates interrupt on matching of alarm.

WAFG	Alarm detection status flag
0	Alarm mismatch
1	Detection of matching of alarm

This is a status flag that indicates detection of matching with the alarm. It is valid only when WALE = 1 and is set to "1" one clock (32.768 kHz) after matching of the alarm is detected. This flag is cleared when "0" is written to it. Writing "1" to it is invalid.

Figure 7-4. Format of Real-Time Counter Control Register 1 (RTCC1) (2/2)

RIFG	Constant-period interrupt status flag	
0	Constant-period interrupt is not generated.	
1	1 Constant-period interrupt is generated.	
This flag indicates the status of generation of the constant-period interrupt. When the constant-period interrupt is		
generated, it is set to "1".		
This flag is cl	This flag is cleared when "0" is written to it. Writing "1" to it is invalid.	

RWST	Wait status flag of real-time counter
0	Counter is operating.
1	Mode to read or write counter value
This status flag indicates whether the setting of RWAIT is valid. Before reading or writing the counter value, confirm that the value of this flag is 1.	

RWAIT	Wait control of real-time counter					
0	Sets counter operation.					
1	tops SEC to YEAR counters. Mode to read or write counter value					
This bit contro	This bit controls the operation of the counter.					
Bo cure to wr	ita "1" ta it ta raad ar writa tha countar valua					

Be sure to write "1" to it to read or write the counter value.

Because RSUBC continues operation, complete reading or writing of it in 1 second, and clear this bit back to 0.

When RWAIT = 1, it takes up to 1 clock (32.768 kHz) until the counter value can be read or written.

If RSUBC overflows when RWAIT = 1, it counts up after RWAIT = 0. If the second count register is written, however, it does not count up because RSUBC is cleared.

Caution If writing is performed to the RTCC1 register with a 1-bit manipulation instruction, the RIFG and WAFG flags may be cleared. Therefore, to perform writing to the RIFG and WAFG flags, be sure to use an 8-bit manipulation instruction. At this time, set 1 to the RIFG and WAFG flags to invalidate writing and not to clear the RIFG and WAFG flags during writing. When the value may be rewritten because the RIFG and WAFG flags are not being used, the RTCC1 register may be written by using a 1-bit manipulation instruction.

Remark Fixed-cycle interrupts and alarm match interrupts use the same interrupt source (INTRTC). When using these two types of interrupts at the same time, which interrupt occurred can be judged by checking the fixed-cycle interrupt status flag (RIFG) and the alarm detection status flag (WAFG) upon INTRTC occurrence.

(4) Real-time counter control register 2 (RTCC2)

The RTCC2 register is an 8-bit register that is used to control the interval interrupt function and the RTCDIV pin. RTCC2 can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation clears this register to 00H.

Figure 7-5. Format of Real-Time Counter Control Register 2 (RTCC2)

Address: FFF9FH After reset: 00H R/W Symbol <7> <5> 2 0 ICT2 ICT1 ICT0 RTCC2 **RINTE** RCLOE2 **RCKDIV** 0 0

RINTE	ICT2	ICT1	ICT0	Interval interrupt (INTRTCI) selection
0	×	×	×	Interval interrupt is not generated.
1	0	0	0	2 ⁶ /fsuв (1.953125 ms)
1	0	0	1	2 ⁷ /fsuB (3.90625 ms)
1	0	1	0	2 ⁸ /fsuв (7.8125 ms)
1	0	1	1	2 ⁹ /fsuв (15.625 ms)
1	1	0	0	2 ¹⁰ /fsuB (31.25 ms)
1	1	0	1	2 ¹¹ /fsuB (62.5 ms)
1	1	1	×	2 ¹² /fsuB (125 ms)

RCLOE2 ^{Note}	RTCDIV pin output control
0	Disables output of RTCDIV pin
1	Enables output of RTCDIV pin

RCKDIV	Selection of RTCDIV pin output frequency
0	RTCDIV pin outputs 512 Hz (1.95 ms).
1	RTCDIV pin outputs 16.384 kHz (0.061 ms).

Note RCLOE0 and RCLOE2 must not be enabled at the same time.

Cautions 1. Change ICT2, ICT1, and ICT0 when RINTE = 0.

- 2. When the output from RTCDIV pin is stopped, the output continues after a maximum of two clocks of fxT and enters the low level. While 512 Hz is output, and when the output is stopped immediately after entering the high level, a pulse of at least one clock width of fsub may be generated.
- 3. After the real-time counter starts operating, the output width of the RTCDIV pin may be shorter than as set during the first interval period.

Remark fsub: Subsystem clock frequency

(5) Sub-count register (RSUBC)


The RSUBC register is a 16-bit register that counts the reference time of 1 second of the real-time counter. It takes a value of 0000H to 7FFFH and counts 1 second with a clock of 32.768 kHz.

RSUBC can be set by a 16-bit memory manipulation instruction.

Reset signal generation clears this register to 0000H.

- Cautions 1. When a correction is made by using the SUBCUD register, the value may become 8000H or more.
 - 2. This register is also cleared by reset effected by writing the second count register.
 - 3. The value read from this register is not guaranteed if it is read during operation, because a value that is changing is read.

Figure 7-6. Format of Sub-Count Register (RSUBC)



(6) Second count register (SEC)

The SEC register is an 8-bit register that takes a value of 0 to 59 (decimal) and indicates the count value of seconds.

It counts up when the sub-counter overflows.

When data is written to this register, it is written to a buffer and then to the counter up to 2 clocks (32.768 kHz) later. Set a decimal value of 00 to 59 to this register in BCD code.

SEC can be set by an 8-bit memory manipulation instruction.

Reset signal generation clears this register to 00H.

Figure 7-7. Format of Second Count Register (SEC)

Address: FFF	92H After re	eset: 00H R/V	W						
Symbol	7	6	5	4	3	2	1	0	
SEC	0	SEC40	SEC20	SEC10	SEC8	SEC4	SEC2	SEC1	ĺ

(7) Minute count register (MIN)

The MIN register is an 8-bit register that takes a value of 0 to 59 (decimal) and indicates the count value of minutes. It counts up when the second counter overflows.

When data is written to this register, it is written to a buffer and then to the counter up to 2 clocks (32.768 kHz) later. Even if the second count register overflows while this register is being written, this register ignores the overflow and is set to the value written. Set a decimal value of 00 to 59 to this register in BCD code.

MIN can be set by an 8-bit memory manipulation instruction.

Reset signal generation clears this register to 00H.

Figure 7-8. Format of Minute Count Register (MIN)



(8) Hour count register (HOUR)

The HOUR register is an 8-bit register that takes a value of 00 to 23, or 01 to 12 and 21 to 32 (decimal) and indicates the count value of hours.

It counts up when the minute counter overflows.

When data is written to this register, it is written to a buffer and then to the counter up to 2 clocks (32.768 kHz) later. Even if the minute count register overflows while this register is being written, this register ignores the overflow and is set to the value written. Set a decimal value of 00 to 23, or 01 to 12 and 21 to 32 to this register in BCD code. HOUR can be set by an 8-bit memory manipulation instruction.

Reset signal generation clears this register to 12H.

However, the value of this register is 00H if the AMPM bit (bit 3 of the RTCC0 register) is set to 1 after reset.

Figure 7-9. Format of Hour Count Register (HOUR)

Address: FFF	94H After re	eset: 12H	R/W					
Symbol	7	6	5	4	3	2	1	0
HOUR	0	0	HOUR20	HOUR10	HOUR8	HOUR4	HOUR2	HOUR1

Caution Bit 5 (HOUR20) of HOUR indicates AM(0)/PM(1) if AMPM = 0 (if the 12-hour system is selected).

24-Hour Display (AMPM bit = 1) 12-Hour Display (AMPM bit = 0) **HOUR** Register **HOUR** Register Time Time 0 00H0 a.m. 12H 1 01H 1 a.m. 01H 2 02H 2 a.m. 02H 3 03H 3 a.m. 03H 4 04H 4 a.m. 04H 5 05H 5 a.m. 05H 06H 6 06H 6 a.m. 7 07H 7 a.m. 07H 08H 8 08H 8 a.m. 09H 9 9 a.m. 09H 10 10H 10 a.m. 10H 11 11H 11 a.m. 11H 12 12H 0 p.m. 32H 13 13H 1 p.m. 21H 14 14H 2 p.m. 22H 15 15H 23H 3 p.m. 16 16H 4 p.m. 24H 17 17H 5 p.m. 25H 18 18H 6 p.m. 26H 19 19H 27H 7 p.m. 20 20H 8 p.m. 28H 21 21H 29H 9 p.m. 22 22H 10 p.m. 30H 23H 23 31H 11 p.m.

Table 7-2. Displayed Time Digits

The HOUR register value is set to 12-hour display when the AMPM bit is "0" and to 24-hour display when the AMPM bit is "1".

In 12-hour display, the fifth bit of the HOUR register displays 0 for AM and 1 for PM.

(9) Day count register (DAY)

The DAY register is an 8-bit register that takes a value of 1 to 31 (decimal) and indicates the count value of days. It counts up when the hour counter overflows.

This counter counts as follows.

- 01 to 31 (January, March, May, July, August, October, December)
- 01 to 30 (April, June, September, November)
- 01 to 29 (February, leap year)
- 01 to 28 (February, normal year)

When data is written to this register, it is written to a buffer and then to the counter up to 2 clocks (32.768 kHz) later. Even if the hour count register overflows while this register is being written, this register ignores the overflow and is set to the value written. Set a decimal value of 01 to 31 to this register in BCD code.

DAY can be set by an 8-bit memory manipulation instruction.

Reset signal generation clears this register to 01H.

Figure 7-10. Format of Day Count Register (DAY)

Address: FFF	96H After reset: 01H		R/W					
Symbol	7	6	5	4	3	2	1	0
DAY	0	0	DAY20	DAY10	DAY8	DAY4	DAY2	DAY1

(10) Week count register (WEEK)

The WEEK register is an 8-bit register that takes a value of 0 to 6 (decimal) and indicates the count value of weekdays.

It counts up in synchronization with the day counter.

When data is written to this register, it is written to a buffer and then to the counter up to 2 clocks (32.768 kHz) later. Set a decimal value of 00 to 06 to this register in BCD code.

WEEK can be set by an 8-bit memory manipulation instruction.

Reset signal generation clears this register to 00H.

Figure 7-11. Format of Week Count Register (WEEK)

Address: FFF	95H After re	eset: 00H R	/W					
Symbol	7	6	5	4	3	2	1	0
WEEK	0	0	0	0	0	WEEK4	WEEK2	WEEK1

Caution The value corresponding to the month count register or the day count register is not stored in the week count register automatically. After reset release, set the week count register as follow.

Day	WEEK
Sunday	00H
Monday	01H
Tuesday	02H
Wednesday	03H
Thursday	04H
Friday	05H
Saturday	06H

(11) Month count register (MONTH)

The MONTH register is an 8-bit register that takes a value of 1 to 12 (decimal) and indicates the count value of months.

It counts up when the day counter overflows.

When data is written to this register, it is written to a buffer and then to the counter up to 2 clocks (32.768 kHz) later. Even if the day count register overflows while this register is being written, this register ignores the overflow and is set to the value written. Set a decimal value of 01 to 12 to this register in BCD code. Set a decimal value of 01 to 12 to this register in BCD code.

MONTH can be set by an 8-bit memory manipulation instruction.

Reset signal generation clears this register to 01H.

Figure 7-12. Format of Month Count Register (MONTH)

Address: FFF	97H After re	eset: 01H	R/W					
Symbol	7	6	5	4	3	2	1	0
MONTH	0	0	0	MONTH10	MONTH8	MONTH4	MONTH2	MONTH1

(12) Year count register (YEAR)

The YEAR register is an 8-bit register that takes a value of 0 to 99 (decimal) and indicates the count value of years. It counts up when the month counter overflows.

Values 00, 04, 08, ..., 92, and 96 indicate a leap year.

When data is written to this register, it is written to a buffer and then to the counter up to 2 clocks (32.768 kHz) later. Even if the month count register overflows while this register is being written, this register ignores the overflow and is set to the value written. Set a decimal value of 00 to 99 to this register in BCD code. Set a decimal value of 00 to 99 to this register in BCD code.

YEAR can be set by an 8-bit memory manipulation instruction.

Reset signal generation clears this register to 00H.

Figure 7-13. Format of Year Count Register (YEAR)

Address: FFF	98H After re	eset: 00H R/	W					
Symbol	7	6	5	4	3	2	1	0
YEAR	YEAR80	YEAR40	YEAR20	YEAR10	YEAR8	YEAR4	YEAR2	YEAR1

(13) Watch error correction register (SUBCUD)

This register is used to correct the watch with high accuracy when it is slow or fast by changing the value (reference value: 7FFFH) that overflows from the sub-count register (RSUBC) to the second count register.

Rewrite the SUBCUD register after disabling interrupt servicing INTRTC by using the interrupt mask flag register. Furthermore, after rewriting the SUBCUD register, enable interrupt servicing after clearing the interrupt request flag (RTCIF) and constant-period interrupt status flag (RIFG).

SUBCUD can be set by an 8-bit memory manipulation instruction.

Reset signal generation clears this register to 00H.

Figure 7-14. Format of Watch Error Correction Register (SUBCUD)

After reset: 00H Address: FFF99H Symbol 7 5 3 1 0 F5 **SUBCUD** DEV F6 F4 F2 F1 F0 F3

DEV	Setting of watch error correction timing					
0	Corrects watch error when the second digits are at 00, 20, or 40 (every 20 seconds).					
1	1 Corrects watch error only when the second digits are at 00 (every 60 seconds).					
Writing to the	SUBCUD register at the following timing is prohibited.					
• When DEV = 0 is set: For a period of SEC = 00H, 20H, 40H						
When DEV	= 1 is set: For a period of SEC = 00H					

F6	Setting of watch error correction value						
0	reases by {(F5, F4, F3, F2, F1, F0) – 1} × 2.						
1	Decreases by {(/F5, /F4, /F3, /F2, /F1, /F0) + 1} × 2.						
When (F6, F5	F4, F3, F2, F1, F0) = (*, 0, 0, 0, 0, 0, *), the watch error is not corrected. * is 0 or 1.						
/F5 to /F0 are	/F5 to /F0 are the inverted values of the corresponding bits (000011 when 111100).						
Range of corr	ection value: (when F6 = 0) 2, 4, 6, 8,, 120, 122, 124						

The range of value that can be corrected by using the watch error correction register (SUBCUD) is shown below.

(when F6 = 1) -2, -4, -6, -8, ..., -120, -122, -124

	DEV = 0 (correction every 20 seconds)	DEV = 1 (correction every 60 seconds)
Correctable range	-189.2 ppm to 189.2 ppm	-63.1 ppm to 63.1 ppm
Maximum excludes quantization error	±1.53 ppm	±0.51 ppm
Minimum resolution	±3.05 ppm	±1.02 ppm

Remark If a correctable range is -63.1 ppm or lower and 63.1 ppm or higher, set 0 to DEV.

(14) Alarm minute register (ALARMWM)

This register is used to set minutes of alarm.

ALARMWM can be set by an 8-bit memory manipulation instruction.

Reset signal generation clears this register to 00H.

Caution Set a decimal value of 00 to 59 to this register in BCD code. If a value outside the range is set, the alarm is not detected.

Figure 7-15. Format of Alarm Minute Register (ALARMWM)

Address: FFF	9AH Afte	er reset: 00H R	/W					
Symbol	7	6	5	4	3	2	1	0
ALARMWM	0	WM40	WM20	WM10	WM8	WM4	WM2	WM1

(15) Alarm hour register (ALARMWH)

This register is used to set hours of alarm.

ALARMWH can be set by an 8-bit memory manipulation instruction.

Reset signal generation clears this register to 12H.

However, the value of this register is 00H if the AMPM bit (bit 3 of the RTCC0 register) is set to 1 after reset.

Caution Set a decimal value of 00 to 23, or 01 to 12 and 21 to 32 to this register in BCD code. If a value outside the range is set, the alarm is not detected.

Figure 7-16. Format of Alarm Hour Register (ALARMWH)

Address: FFF	9BH After r	eset: 12H F	R/W						
Symbol	7	6	5	4	3	2	1	0	_
ALARMWH	0	0	WH20	WH10	WH8	WH4	WH2	WH1	

Caution Bit 5 (WH20) of ALARMWH indicates AM(0)/PM(1) if AMPM = 0 (if the 12-hour system is selected).

(16) Alarm week register (ALARMWW)

This register is used to set date of alarm.

ALARMWW can be set by an 8-bit memory manipulation instruction.

Reset signal generation clears this register to 00H.

Figure 7-17. Format of Alarm Week Register (ALARMWW)

After reset: 00H R/W Address: FFF9CH Symbol 2 7 6 5 4 3 0 WW5 WW4 WW3 WW2 WW1 WW0 ALARMWW 0 WW6

Here is an example of setting the alarm.

Time of Alarm		Day				12-Hour Display				24-Hour Display					
	Sunday	Monday	Tuesday	Wednesday	Thursday	Friday	Saturday	Hour	Hour	Minute	Minute	Hour	Hour	Minute	Minute
		147	147			14/	14/	10	1	10	1	10	1	10	1
	W	W	W	W	W	W	W								
	0	1	2	3	4	5	6								
Every day, 0:00 a.m.	1	1	1	1	1	1	1	1	2	0	0	0	0	0	0
Every day, 1:30 a.m.	1	1	1	1	1	1	1	0	1	3	0	0	1	3	0
Every day, 11:59 a.m.	1	1	1	1	1	1	1	1	1	5	9	1	1	5	9
Monday through Friday, 0:00 p.m.	0	1	1	1	1	1	0	3	2	0	0	1	2	0	0
Sunday, 1:30 p.m.	1	0	0	0	0	0	0	2	1	3	0	1	3	3	0
Monday, Wednesday, Friday, 11:59 p.m.	0	1	0	1	0	1	0	3	1	5	9	2	3	5	9

(17) Port mode register 3 (PM3)

This register sets port 3 input/output in 1-bit units.

When using the P30/RTC1HZ/TO00/TI03/INTP1 pin for real-time counter correction clock output, the P31/RTCDIV/RTCCL/TI00/TO03/PCLBUZ1/INTP2 pin for real-time counter clock output, set PM30, PM31 and the output latches of P30, P31 to 0.

PM3 can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation sets PM3 to FFH.

Figure 7-18. Format of Port Mode Register 3 (PM3)

• 78K0R/LF3

Address:	FFF23H	After rese	t: FFH	R/W				
Symbol	7	6	5	4	3	2	1	0
РМ3	1	1	1	1	PM33	PM32	PM31	PM30

• 78K0R/LG3, 78K0R/LH3


Address:	FFF23H	After rese	t: FFH	R/W				
Symbol	7	6	5	4	3	2	1	0
РМ3	1	1	1	PM34	PM33	PM32	PM31	PM30

PM3n	P3n pin I/O mode selection (n = 0 to 4)
0	Output mode (output buffer on)
1	Input mode (output buffer off)

7.4 Real-Time Counter Operation

7.4.1 Starting operation of real-time counter

Figure 7-19. Procedure for Starting Operation of Real-Time Counter



- Notes 1. First set RTCEN to 1, while oscillation of the subsystem clock (fsub) is stable.
 - 2. Confirm the procedure described in **7.4.2 Shifting to STOP mode after starting operation** when shifting to STOP mode without waiting for INTRTC = 1 after RTCE = 1.

7.4.2 Shifting to STOP mode after starting operation

Perform one of the following processing when shifting to STOP mode immediately after setting RTCE to 1.


However, after setting RTCE to 1, this processing is not required when shifting to STOP mode after the first INTRTC interrupt has occurred.

- Shifting to STOP mode when at least two subsystem clocks (fsuB) (about 62 μs) have elapsed after setting RTCE to 1 (see Figure 7-20, Example 1).
- Checking by polling RWST to become 1, after setting RTCE to 1 and then setting RWAIT to 1. Afterward, setting RWAIT to 0 and shifting to STOP mode after checking again by polling that RWST has become 0 (see Figure 7-20, Example 2).

Figure 7-20. Procedure for Shifting to STOP Mode After Setting RTCE to 1

Example 1

Example 2



7.4.3 Reading/writing real-time counter

Read or write the counter after setting 1 to RWAIT first.

Start Stops SEC to YEAR counters. RWAIT = 1 Mode to read and write count values No RWST = 1?Checks wait status of counter. Yes Reading SEC Reads second count register. Reads minute count register. Reading MIN Reads hour count register. Reading HOUR Reads week count register. Reading WEEK Reading DAY Reads day count register. Reading MONTH Reads month count register. Reading YEAR Reads year count register. RWAIT = 0 Sets counter operation. No RWST = 0?Note Yes End

Figure 7-21. Procedure for Reading Real-Time Counter

Note Be sure to confirm that RWST = 0 before setting STOP mode.

Caution Complete the series of operations of setting RWAIT to 1 to clearing RWAIT to 0 within 1 second.

Remark SEC, MIN, HOUR, WEEK, DAY, MONTH, and YEAR may be read in any sequence. All the registers do not have to be set and only some registers may be read.




Figure 7-22. Procedure for Writing Real-Time Counter

Note Be sure to confirm that RWST = 0 before setting STOP mode.

Caution Complete the series of operations of setting RWAIT to 1 to clearing RWAIT to 0 within 1 second.

Remark SEC, MIN, HOUR, WEEK, DAY, MONTH, and YEAR may be written in any sequence. All the registers do not have to be set and only some registers may be written.

7.4.4 Setting alarm of real-time counter

Set time of alarm after setting 0 to WALE first.

Start WALE = 0Match operation of alarm is invalid. Interrupt is generated when alarm matches. WALIE = 1 Setting ALARMWM Sets alarm minute register. Setting ALARMWH Sets alarm hour register. Setting ALARMWW Sets alarm week register. Match operation of alarm is valid. WALE = 1No INTRTC = 1? Yes No WAFG = 1?Match detection of alarm Yes Constant-period interrupt servicing Alarm processing


Figure 7-23. Alarm Setting Procedure

Remarks 1. ALARMWM, ALARMWH, and ALARMWW may be written in any sequence.

2. Fixed-cycle interrupts and alarm match interrupts use the same interrupt source (INTRTC). When using these two types of interrupts at the same time, which interrupt occurred can be judged by checking the fixed-cycle interrupt status flag (RIFG) and the alarm detection status flag (WAFG) upon INTRTC occurrence.


7.4.5 1 Hz output of real-time counter

Figure 7-24. 1 Hz Output Setting Procedure




7.4.6 32.768 kHz output of real-time counter

Figure 7-25. 32.768 kHz Output Setting Procedure



7.4.7 512 Hz or 16.384 kHz output of real-time counter

Figure 7-26. 512 Hz or 16.384 kHz Output Setting Procedure



7.4.8 Example of watch error correction of real-time counter

The watch can be corrected with high accuracy when it is slow or fast, by setting a value to the watch error correction register.

Example of calculating the correction value

The correction value used when correcting the count value of the sub-count register (RSUBC) is calculated by using the following expression.

Set DEV to 0 when the correction range is -63.1 ppm or less, or 63.1 ppm or more.

(When DEV = 0)

Correction value^{Note} = Number of correction counts in 1 minute \div 3 = (Oscillation frequency \div Target frequency – 1) \times 32768 \times 60 \div 3

(When DEV = 1)

Correction value Number of correction counts in 1 minute = (Oscillation frequency \div Target frequency - 1) \times 32768 \times 60

Note The correction value is the watch error correction value calculated by using bits 6 to 0 of the watch error correction register (SUBCUD).

```
(When F6 = 0) Correction value = \{(F5, F4, F3, F2, F1, F0) - 1\} \times 2
(When F6 = 1) Correction value = -\{(/F5, /F4, /F3, /F2, /F1, /F0) + 1\} \times 2
```

When (F6, F5, F4, F3, F2, F1, F0) is (*, 0, 0, 0, 0, 0, 0, *), watch error correction is not performed. "*" is 0 or 1. /F5 to /F0 are bit-inverted values (000011 when 111100).

- **Remarks 1.** The correction value is 2, 4, 6, 8, ... 120, 122, 124 or -2, -4, -6, -8, ... -120, -122, -124.
 - 2. The oscillation frequency is the subsystem clock (f_{SUB}). It can be calculated from the 32.768 kHz output frequency of the RTCCL pin or the output frequency of the RTC1HZ pin \times 32768 when the watch error correction register is set to its initial value (00H).
 - **3.** The target frequency is the frequency resulting after correction performed by using the watch error correction register.

Correction example <1>

Example of correcting from 32772.3 Hz to 32768 Hz (32772.3 Hz – 131.2 ppm)

[Measuring the oscillation frequency]

The oscillation frequency^{Note} of each product is measured by outputting about 32 kHz from the RTCCL pin or outputting about 1 Hz from the RTC1HZ pin when the watch error correction register is set to its initial value (00H).

Note See 7.4.5 1 Hz output of real-time counter for the setting procedure of outputting about 1 Hz from the RTC1HZ pin, and 7.4.6 32.768 kHz output of real-time counter for the setting procedure of outputting about 32 kHz from the RTCCL pin.

[Calculating the correction value]

(When the output frequency from the RTCCL pin is 32772.3 Hz)

If the target frequency is assumed to be 32768 Hz (32772.3 Hz - 131.2 ppm), the correction range for -131.2 ppm is -63.1 ppm or less, so assume DEV to be 0.

The expression for calculating the correction value when DEV is 0 is applied.

```
Correction value = Number of correction counts in 1 minute \div 3 = (Oscillation frequency \div Target frequency - 1) \times 32768 \times 60 \div 3 = (32772.3 \div 32768 - 1) \times 32768 \times 60 \div 3 = 86
```

[Calculating the values to be set to (F6 to F0)]

(When the correction value is 86)

If the correction value is 0 or more (when delaying), assume F6 to be 0.

Calculate (F5, F4, F3, F2, F1, F0) from the correction value.

```
\{(F5, F4, F3, F2, F1, F0) - 1\} \times 2 = 86

(F5, F4, F3, F2, F1, F0) = 44


(F5, F4, F3, F2, F1, F0) = (1, 0, 1, 1, 0, 0)
```

Consequently, when correcting from 32772.3 Hz to 32768 Hz (32772.3 Hz – 131.2 ppm), setting the correction register such that DEV is 0 and the correction value is 86 (bits 6 to 0 of SUBCUD: 0101100) results in 32768 Hz (0 ppm).

Figure 7-27 shows the operation when (DEV, F6, F5, F4, F3, F2, F1, F0) is (0, 0, 1, 0, 1, 1, 0, 0).

78K0R/Lx3

Figure 7-27. Operation When (DEV, F6, F5, F4, F3, F2, F1, F0) = (0, 0, 1, 0, 1, 1, 0, 0)



Correction example <2>

Example of correcting from 32767.4 Hz to 32768 Hz (32767.4 Hz + 18.3 ppm)

[Measuring the oscillation frequency]

The oscillation frequency^{Note} of each product is measured by outputting about 32 kHz from the RTCCL pin or outputting about 1 Hz from the RTC1HZ pin when the watch error correction register is set to its initial value (00H).

Note See 7.4.5 1 Hz output of real-time counter for the setting procedure of outputting about 1 Hz from the RTC1HZ pin, and 7.4.6 32.768 kHz output of real-time counter for the setting procedure of outputting about 32 kHz from the RTCCL pin.

[Calculating the correction value]

(When the output frequency from the RTC1Hz pin is 0.9999817 Hz)

Oscillation frequency = $32768 \times 0.9999817 \approx 32767.4 \text{ Hz}$

Assume the target frequency to be 32768 Hz (32767.4 Hz + 18.3 ppm) and DEV to be 1.

The expression for calculating the correction value when DEV is 1 is applied.

```
Correction value = Number of correction counts in 1 minute 
= (Oscillation frequency \div Target frequency - 1) \times 32768 \times 60 
= (32767.4 \div 32768 - 1) \times 32768 \times 60 
- 36
```

[Calculating the values to be set to (F6 to F0)]

(When the correction value is -36)

If the correction value is 0 or less (when speeding up), assume F6 to be 1.


Calculate (F5, F4, F3, F2, F1, F0) from the correction value.

Consequently, when correcting from 32767.4 Hz to 32768 Hz (32767.4 Hz + 18.3 ppm), setting the correction register such that DEV is 1 and the correction value is -36 (bits 6 to 0 of SUBCUD: 1101110) results in 32768 Hz (0 ppm).

Figure 7-28 shows the operation when (DEV, F6, F5, F4, F3, F2, F1, F0) is (1, 1, 1, 0, 1, 1, 1, 0).

78K0R/Lx3

Figure 7-28. Operation When (DEV, F6, F5, F4, F3, F2, F1, F0) = (1, 1, 1, 0, 1, 1, 1, 0)



CHAPTER 8 WATCHDOG TIMER

8.1 Functions of Watchdog Timer

The watchdog timer is mounted onto all 78K0R/Lx3 microcontroller products.

The watchdog timer operates on the internal low-speed oscillation clock.

The watchdog timer is used to detect an inadvertent program loop. If a program loop is detected, an internal reset signal is generated.

Program loop is detected in the following cases.

- If the watchdog timer counter overflows
- If a 1-bit manipulation instruction is executed on the watchdog timer enable register (WDTE)
- If data other than "ACH" is written to WDTE
- If data is written to WDTE during a window close period

When a reset occurs due to the watchdog timer, bit 4 (WDRF) of the reset control flag register (RESF) is set to 1. For details of RESF, see **CHAPTER 22 RESET FUNCTION**.

When 75% of the overflow time is reached, an interval interrupt can be generated.

8.2 Configuration of Watchdog Timer

The watchdog timer includes the following hardware.

Table 8-1. Configuration of Watchdog Timer

Item	Configuration
Control register	Watchdog timer enable register (WDTE)


How the counter operation is controlled, overflow time, window open period, and interval interrupt are set by the option byte.

Table 8-2. Setting of Option Bytes and Watchdog Timer

Setting of Watchdog Timer	Option Byte (000C0H)
Watchdog timer interval interrupt	Bit 7 (WDTINT)
Window open period	Bits 6 and 5 (WINDOW1, WINDOW0)
Controlling counter operation of watchdog timer	Bit 4 (WDTON)
Overflow time of watchdog timer	Bits 3 to 1 (WDCS2 to WDCS0)
Controlling counter operation of watchdog timer (in HALT/STOP mode)	Bit 0 (WDSTBYON)

Remark For the option byte, see CHAPTER 26 OPTION BYTE.

Figure 8-1. Block Diagram of Watchdog Timer



8.3 Register Controlling Watchdog Timer

The watchdog timer is controlled by the watchdog timer enable register (WDTE).

(1) Watchdog timer enable register (WDTE)

Writing "ACH" to WDTE clears the watchdog timer counter and starts counting again.

This register can be set by an 8-bit memory manipulation instruction.

Reset signal generation sets this register to 9AH or 1AH^{Note}.

Figure 8-2. Format of Watchdog Timer Enable Register (WDTE)

Address:	FFFABH	After reset: 9A	\H/1AH ^{Note}	R/W				
Symbol	7	6	5	4	3	2	1	0
WDTE								

Note The WDTE reset value differs depending on the WDTON setting value of the option byte (000C0H). To operate watchdog timer, set WDTON to 1.

WDTON Setting Value	WDTE Reset Value
0 (watchdog timer count operation disabled)	1AH
1 (watchdog timer count operation enabled)	9AH

Cautions 1. If a value other than "ACH" is written to WDTE, an internal reset signal is generated.

- 2. If a 1-bit memory manipulation instruction is executed for WDTE, an internal reset signal is generated.
- 3. The value read from WDTE is 9AH/1AH (this differs from the written value (ACH)).

8.4 Operation of Watchdog Timer

8.4.1 Controlling operation of watchdog timer

- 1. When the watchdog timer is used, its operation is specified by the option byte (000C0H).
 - Enable counting operation of the watchdog timer by setting bit 4 (WDTON) of the option byte (000C0H) to 1 (the counter starts operating after a reset release) (for details, see **CHAPTER 26**).

WDTON	Watchdog Timer Counter	
0	Counter operation disabled (counting stopped after reset)	
1	Counter operation enabled (counting started after reset)	

- Set an overflow time by using bits 3 to 1 (WDCS2 to WDCS0) of the option byte (000C0H) (for details, see 8.4.2 and CHAPTER 26).
- Set a window open period by using bits 6 and 5 (WINDOW1 and WINDOW0) of the option byte (000C0H) (for details, see 8.4.3 and CHAPTER 26).
- 2. After a reset release, the watchdog timer starts counting.
- 3. By writing "ACH" to WDTE after the watchdog timer starts counting and before the overflow time set by the option byte, the watchdog timer is cleared and starts counting again.
- 4. After that, write WDTE the second time or later after a reset release during the window open period. If WDTE is written during a window close period, an internal reset signal is generated.
- 5. If the overflow time expires without "ACH" written to WDTE, an internal reset signal is generated. An internal reset signal is generated in the following cases.
 - If a 1-bit manipulation instruction is executed on the watchdog timer enable register (WDTE)
 - · If data other than "ACH" is written to WDTE
- Cautions 1. When data is written to WDTE for the first time after reset release, the watchdog timer is cleared in any timing regardless of the window open time, as long as the register is written before the overflow time, and the watchdog timer starts counting again.
 - 2. If the watchdog timer is cleared by writing "ACH" to WDTE, the actual overflow time may be different from the overflow time set by the option byte by up to 2/f_{IL} seconds.
 - 3. The watchdog timer can be cleared immediately before the count value overflows.

<Example> When the overflow time is set to 210/fil., writing "ACH" is valid up to count value 3FH.

Cautions 4. The operation of the watchdog timer in the HALT and STOP modes differs as follows depending on the set value of bit 0 (WDSTBYON) of the option byte (000C0H).

	WDSTBYON = 0	WDSTBYON = 1
In HALT mode	Watchdog timer operation stops.	Watchdog timer operation continues.
In STOP mode		

If WDSTBYON = 0, the watchdog timer resumes counting after the HALT or STOP mode is released. At this time, the counter is cleared to 0 and counting starts.

When operating with the X1 oscillation clock after releasing the STOP mode, the CPU starts operating after the oscillation stabilization time has elapsed.

Therefore, if the period between the STOP mode release and the watchdog timer overflow is short, an overflow occurs during the oscillation stabilization time, causing a reset.

Consequently, set the overflow time in consideration of the oscillation stabilization time when operating with the X1 oscillation clock and when the watchdog timer is to be cleared after the STOP mode release by an interval interrupt.

5. The watchdog timer continues its operation during self-programming of the flash memory and EEPROM™ emulation. During processing, the interrupt acknowledge time is delayed. Set the overflow time and window size taking this delay into consideration.

8.4.2 Setting overflow time of watchdog timer

Set the overflow time of the watchdog timer by using bits 3 to 1 (WDCS2 to WDCS0) of the option byte (000C0H).

If an overflow occurs, an internal reset signal is generated. The present count is cleared and the watchdog timer starts counting again by writing "ACH" to WDTE during the window open period before the overflow time.

The following overflow time is set.

Table 8-3. Setting of Overflow Time of Watchdog Timer

WDCS2	WDCS1	WDCS0	Overflow Time of Watchdog Timer
			(fiL = 33 kHz (MAX.))
0	0	0	2 ⁷ /f₁∟ (3.88 ms)
0	0	1	2 ⁸ /fiL (7.76 ms)
0	1	0	2 ⁹ /fı∟ (15.52 ms)
0	1	1	2 ¹⁰ /fiL (31.03 ms)
1	0	0	2 ¹² /f _{IL} (124.12 ms)
1	0	1	2 ¹⁴ /f _{IL} (496.48 ms)
1	1	0	2 ¹⁵ /fi∟ (992.97 ms)
1	1	1	2 ¹⁷ /f _{IL} (3971.88 ms)

Caution The watchdog timer continues its operation during self-programming of the flash memory and EEPROM emulation. During processing, the interrupt acknowledge time is delayed. Set the overflow time and window size taking this delay into consideration.


Remark fil: Internal low-speed oscillation clock frequency

8.4.3 Setting window open period of watchdog timer

Set the window open period of the watchdog timer by using bits 6 and 5 (WINDOW1, WINDOW0) of the option byte (000C0H). The outline of the window is as follows.

- If "ACH" is written to WDTE during the window open period, the watchdog timer is cleared and starts counting again.
- Even if "ACH" is written to WDTE during the window close period, an abnormality is detected and an internal reset signal is generated.

Example: If the window open period is 50%



Caution When data is written to WDTE for the first time after reset release, the watchdog timer is cleared in any timing regardless of the window open time, as long as the register is written before the overflow time, and the watchdog timer starts counting again.

The window open period to be set is as follows.

Table 8-4. Setting Window Open Period of Watchdog Timer

WINDOW1	WINDOW0	Window Open Period of Watchdog Timer	
0	0	Setting prohibited	
0	1	50%	
1	0	75%	
1	1	100%	

- Cautions 1. The watchdog timer continues its operation during self-programming of the flash memory and EEPROM emulation. During processing, the interrupt acknowledge time is delayed. Set the overflow time and window size taking this delay into consideration.
 - 2. When bit 0 (WDSTBYON) of the option byte (000C0H) = 0, the window open period is 100% regardless of the values of WINDOW1 and WINDOW0.

Remark If the overflow time is set to 2¹⁰/f_{1L}, the window close time and open time are as follows.

 $(2.7 \text{ V} \le \text{Vpb} \le 5.5 \text{ V})$

 Setting of Window Open Period

 50%
 75%
 100%

 Window close time
 0 to 18.96 ms
 0 to 9.48 ms
 None

 Window open time
 18.96 to 31.03 ms
 9.48 to 31.03 ms
 0 to 31.03 ms

<When window open period is 50%>

- Overflow time:
- $2^{10}/f_{IL}$ (MAX.) = $2^{10}/33$ kHz (MAX.) = 31.03 ms
- Window close time:

0 to $2^{10}/f_{IL}$ (MIN.) \times (1 – 0.5) = 0 to $2^{10}/27$ kHz (MIN.) \times 0.5 = 0 to 18.96 ms

• Window open time:

 2^{10} /f_{IL} (MIN.) × (1 - 0.5) to 2^{10} /f_{IL} (MAX.) = 2^{10} /27 kHz (MIN.) × 0.5 to 2^{10} /33 kHz (MAX.) = 18.96 to 31.03 ms

8.4.4 Setting watchdog timer interval interrupt

Depending on the setting of bit 7 (WDTINT) of an option byte (000C0H), an interval interrupt (INTWDTI) can be generated when 75% of the overflow time is reached.

Table 8-5. Setting of Watchdog Timer Interval Interrupt

WDTINT	Use of Watchdog Timer Interval Interrupt	
0	Interval interrupt is used.	
1	Interval interrupt is generated when 75% of overflow time is reached.	

Caution When operating with the X1 oscillation clock after releasing the STOP mode, the CPU starts operating after the oscillation stabilization time has elapsed.

Therefore, if the period between the STOP mode release and the watchdog timer overflow is short, an overflow occurs during the oscillation stabilization time, causing a reset.

Consequently, set the overflow time in consideration of the oscillation stabilization time when operating with the X1 oscillation clock and when the watchdog timer is to be cleared after the STOP mode release by an interval interrupt.

Remark The watchdog timer continues counting even after INTWDTI is generated (until ACH is written to the WDTE register). If ACH is not written to the WDTE register before the overflow time, an internal reset signal is generated.

CHAPTER 9 CLOCK OUTPUT/BUZZER OUTPUT CONTROLLER

9.1 Functions of Clock Output/Buzzer Output Controller

The clock output/buzzer output controller is mounted onto all 78K0R/Lx3 microcontroller products.

The clock output controller is intended for carrier output during remote controlled transmission and clock output for supply to peripheral ICs.

Buzzer output is a function to output a square wave of buzzer frequency.

One pin can be used to output a clock or buzzer sound.

Two output pins, PCLBUZ0 and PCLBUZ1, are available.

PCLBUZ0 outputs a clock selected by clock output select register 0 (CKS0).

PCLBUZ1 outputs a clock selected by clock output select register 1 (CKS1).

Figure 9-1 shows the block diagram of clock output/buzzer output controller.

Internal bus Clock output select register 1 (CKS1) PCLOE1 CSEL1 CCS12 CCS11 CCS10 0 **fMAIN** Prescaler PCLOE1 fmain/2¹¹ to fmain/2¹³ Clock/buzzer fmain to fmain/24 O PCLBUZ1Note/P31/ controller TI00/TO03/RTCDIV/ fsub to fsub/27 RTCCL/INTP2 Output latch PM31 (P31) fmain/2¹¹ to fmain/2¹³ fmain to fmain/24 Clock/buzzer O PCLBUZ0Note/P32/ controller fsub to fsub/27 TI01/TO01/INTP5 8 8 PCLOE0 Output latch PM32 fsub Prescaler (P32) PCLOE0 CSEL0 CCS02 CCS01 CCS00 0 0 0 Clock output select register 0 (CKS0) Internal bus

Figure 9-1. Block Diagram of Clock Output/Buzzer Output Controller

Note The PCLBUZ0 and PCLBUZ1 pins can output a clock of up to 10 MHz at 2.7 V ≤ VDD. Setting a clock exceeding 5 MHz at VDD < 2.7 V is prohibited.

9.2 Configuration of Clock Output/Buzzer Output Controller

The clock output/buzzer output controller includes the following hardware.

Table 9-1. Configuration of Clock Output/Buzzer Output Controller

Item	Configuration
Control registers	Clock output select registers 0, 1 (CKS0, CKS1) Port mode register 3 (PM3) Port register 3 (P3)

9.3 Registers Controlling Clock Output/Buzzer Output Controller

The following two registers are used to control the clock output/buzzer output controller.

- Clock output select registers 0, 1 (CKS0, CSK1)
- Port mode register 3 (PM3)

(1) Clock output select registers 0, 1 (CKS0, CKS1)

These registers set output enable/disable for clock output or for the buzzer frequency output pin (PCLBUZ0/PCLBUZ1), and set the output clock.

Select the clock to be output from PCLBUZ0 by using CKS0.

Select the clock to be output from PCLBUZ1 by using CKS1.

CKS0 and CKS1 are set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation clears these registers to 00H.

Figure 9-2. Format of Clock Output Select Register n (CKSn)

Address: FFFA5H (CKS0), FFFA6H (CKS1) After reset: 00H R/W Symbol <7> 5 3 2 0 CKSn **PCLOEn** 0 0 CSELn CCSn2 CCSn1 CCSn0 0

PCLOEn	PCLBUZn output enable/disable specification
0	Output disable (default)
1	Output enable

CSELn	CCSn2	CCSn1	CCSn0	PCLBUZn output clock selection				
					fmain = 5 MHz	fmain = 10 MHz	fмаіn = 20 MHz	
0	0	0	0	f main	5 MHz	5 MHz 10 MHz ^{Note}		
0	0	0	1	fmain/2	2.5 MHz	5 MHz	10 MHz ^{Note}	
0	0	1	0	fmain/2 ²	1.25 MHz	2.5 MHz	5 MHz	
0	0	1	1	fmain/2 ³	625 kHz	1.25 MHz	2.5 MHz	
0	1	0	0	fmain/24	312.5 kHz	625 kHz	1.25 MHz	
0	1	0	1	fmain/2 ¹¹	2.44 kHz	4.88 kHz	9.76 kHz	
0	1	1	0	fmain/2 ¹²	1.22 kHz	2.44 kHz	4.88 kHz	
0	1	1	1	fmain/2 ¹³	610 Hz	1.22 kHz	2.44 kHz	
1	0	0	0	fsuв		32.768 kHz		
1	0	0	1	fsua/2		16.384 kHz		
1	0	1	0	fsub/2 ²	8.192 kHz			
1	0	1	1	fsua/23	4.096 kHz			
1	1	0	0	fsub/24	2.048 kHz			
1	1	0	1	fsub/2 ⁵	1.024 kHz			
1	1	1	0	fsus/2 ⁶	512 Hz			
1	1	1	1	fsub/2 ⁷		256 Hz		

Note Setting an output clock exceeding 10 MHz is prohibited when 2.7 V ≤ V_{DD}. Setting a clock exceeding 5 MHz at V_{DD} < 2.7 V is also prohibited.

- Cautions 1. Change the output clock after disabling clock output (PCLOEn = 0).
 - 2. If the selected clock (fmain or fsub) stops during clock output (PCLOEn = 1), the output becomes undefined.
 - 3. To shift to STOP mode when the main system clock is selected (CSELn = 0), set PCLOEn = 0 before executing the STOP instruction. When the subsystem clock is selected (CSELn = 1), PCLOEn = 1 can be set because the clock can be output in STOP mode.

Remarks 1. n = 0, 1

2. fmain: Main system clock frequency 3. fsub: Subsystem clock frequency

(2) Port mode register 3 (PM3)


This register sets port 3 input/output in 1-bit units.

When using the P31/PCLBUZ1/TI00/TO03/RTCDIV/RTCCL/INTP2 and P32/PCLBUZ0/TI01/TO01/INTP5 pins for clock output/buzzer output, clear PM31 and PM32 and the output latches of P32 and P31 to 0.

PM3 is set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation sets this register to FFH.

Figure 9-3. Format of Port Mode Register 3 (PM3)



PM3n	P3n pin I/O mode selection (n = 0 to 4)
0	Output mode (output buffer on)
1	Input mode (output buffer off)

9.4 Operations of Clock Output/Buzzer Output Controller

One pin can be used to output a clock or buzzer sound.

Two output pins, PCLBUZ0 and PCLBUZ1, are available.

PCLBUZ0 outputs a clock/buzzer selected by clock output select register 0 (CKS0).

PCLBUZ1 outputs a clock/buzzer selected by clock output select register 1 (CKS1).


9.4.1 Operation as output pin

PCLBUZn is output as the following procedure.

- <1> Select the output frequency with bits 0 to 3 (CCSn0 to CCSn2, CSELn) of the clock output select register (CKSn) of the PCLBUZn pin (output in disabled status).
- <2> Set bit 7 (PCLOEn) of CKSn to 1 to enable clock/buzzer output.

Remark The controller used for outputting the clock starts or stops outputting the clock one clock after enabling or disabling clock output (PCLOEn) is switched. At this time, pulses with a narrow width are not output. Figure 9-4 shows enabling or stopping output using PCLOEn and the timing of outputting the clock.

Figure 9-4. Remote Control Output Application Example



Remark n = 0, 1

<R>

<R>

<R>

CHAPTER 10 12-BIT A/D CONVERTER (μ PD78F150xA), 10-BIT A/D CONVERTER (μ PD78F151xA)

	Item μ PD78F150xA			μ PD78F151xA				
		78K0R/LF3	78K0R/LG3	78K0R/LH3	78K0R/LF3	78K0R/LG3	78K0R/LH3	
		(80 pins)	(100 pins) (128 pins)		(80 pins)	(100 pins)	(128 pins)	
A/	D converter	8 ch	12 ch		8 ch	12 ch		
Resolution			12 bits			10 bits		

10.1 Function of A/D Converter

The A/D converter is a 12-bit resolution or 10-bit resolution converter that converts analog input signals into digital values, and consists of up to twelve channels of A/D converter analog inputs (ANI0 to ANI10, ANI15).

ANI1, ANI4, and ANI7 are alternatively used with operational amplifier 0, 1, and 2 outputs (AMP0O, AMP1O, and AMP2O) as pin functions. Accordingly, operational amplifier outputs can be used as analog input sources.


The following four A/D converter operation modes are available.

- Software trigger mode (Continuous conversion mode)
- Software trigger mode (Single conversion mode)
- Timer trigger mode (Continuous conversion mode)
- Timer trigger mode (Single conversion mode)



78K0R/Lx3

Figure 10-1. Block Diagram of 12-Bit A/D Converter (μ PD78F150xA)




Remark 78K0R/LF3: ANI0-ANI6, ANI15

78K0R/LG3, 78K0R/LH3: ANIO-ANI10, ANI15

78K0R/Lx3

Figure 10-2. Block Diagram of 10-Bit A/D Converter (μ PD78F151xA)



Remarks 78K0R/LF3: ANI0-ANI6, ANI15

78K0R/LG3, 78K0R/LH3: ANI0-ANI10, ANI15

10.2 Configuration of A/D Converter

The A/D converter includes the following hardware.

(1) ANI0 to ANI10, ANI15 pins

These are the analog input pins of the A/D converter. They input analog signals to be converted into digital signals. Pins other than the one selected as the analog input pin can be used as I/O port pins.

Remark 78K0R/LF3: ANI0-ANI6, ANI15 78K0R/LG3, 78K0R/LH3: ANI0-ANI10, ANI15


(2) Sample & hold circuit

The sample & hold circuit samples each of the analog input voltages sequentially sent from the input circuit, and sends them to the A/D voltage comparator. This circuit also holds the sampled analog input voltage during A/D conversion.

(3) Series resistor string

The series resistor string is connected between ADREFP and ADREFM, and generates a voltage to be compared with the sampled voltage value.

Figure 10-3. Circuit Configuration of Series Resistor String



(4) Voltage comparator

The voltage comparator compares the sampled voltage value and the output voltage of the series resistor string.

(5) Successive approximation register (SAR)

This register converts the result of comparison by the voltage comparator, starting from the most significant bit (MSB). When the voltage value is converted into a digital value down to the least significant bit (LSB) (end of A/D conversion), the contents of the SAR register are transferred to the A/D conversion result register (ADCR).

<R> (6) 12-bit A/D conversion result register, 10-bit A/D conversion result register (ADCR)

The A/D conversion result is loaded from the successive approximation register to this register each time A/D conversion is completed, and the ADCR register holds the A/D conversion result in its lower 12 bits (the higher 4 bits are fixed to 0). 10-bit A/D conversion result register does not fix its lower 2 bits.

(7) 8-bit A/D conversion result register (ADCRH)

The A/D conversion result is loaded from the successive approximation register to this register each time A/D conversion is completed, and the ADCRH register stores the higher 8 bits of the A/D conversion result.

(8) Controller

This circuit controls the conversion time of an input analog signal that is to be converted into a digital signal, as well as starting and stopping of the conversion operation. When A/D conversion has been completed, this controller generates INTAD.

< R> (9) AVDDO, AVDD pin

This pin inputs an analog power to the A/D converter. When one or more of the pins of ports 2 and 15 are used as the digital port pins, make AVDD0 the same potential as EVDD or VDD.

(10) AVss pin

This is the ground potential pin of the A/D converter. Always use this pin at the same potential as that of the Vss pin even when the A/D converter is not used.

The ground potential (AVss) can also be used as the negative reference voltage (ADREFM) of the A/D converter. To use AVss as ADREFM, clear the ADREF bit of the ADVRC register to 0.

(11) AVREFP/VREFOUT pin

This pin is used to externally input the reference voltage (AVREFP) of the A/D converter or output the voltage (VREFOUT) generated by the voltage reference.

To use AVREFP as the positive reference voltage (ADREFP) of the A/D converter, clear the VRON bit of the ADVRC register to 0. To use VREFOUT as ADREFP, set the VRON bit to 1.

The analog signal input to ANI0 to ANI10, ANI15 is converted into a digital signal, based on the voltage applied across ADREEP and ADREEM.

(12) AVREFM pin

This pin is used to externally input the reference voltage (AVREFM) of the A/D converter. To use AVREFM as the negative reference voltage (ADREFM) of the A/D converter, set the ADREF bit of the ADVRC register to 1.

Remark 78K0R/LF3: ANI0-ANI6, ANI15 78K0R/LG3, 78K0R/LH3: ANI0-ANI10, ANI15

<R> (13) AVREF pin

This pin is used to externally input the reference voltage.

<R>

10.3 Registers Used in A/D Converter

The A/D converter uses the following ten registers.

- Peripheral enable register 0 (PER0)
- A/D converter mode register (ADM)
- A/D converter mode register 1 (ADM1)
- Analog reference voltage control register (ADVRC)
- 12-bit A/D conversion result register (ADCR) (μ PD78F150xA only)
- 10-bit A/D conversion result register (ADCR) (μ PD78F151xA only)
- 8-bit A/D conversion result register (ADCRH)
- · Analog input channel specification register (ADS)
- A/D port configuration register (ADPC)
- Port mode registers 2, 15 (PM2, PM15)

(1) Peripheral enable register 0 (PER0)

PER0 is used to enable or disable use of each peripheral hardware macro. Clock supply to a hardware macro that is not used is stopped in order to reduce the power consumption and noise.

When the A/D converter is used, be sure to set bit 5 (ADCEN) of this register to 1.

PER0 can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation clears this register to 00H.

Figure 10-4. Format of Peripheral Enable Register 0 (PER0)

Address: F00F0H After reset: 00H <5> <0> Symbol <7> <6> <4> <3> <2> <1> PER0 RTCEN DACEN **ADCEN** IICAEN Note SAU1EN SAU0EN TAU1EN TAU0EN

ADCEN	Control of A/D converter, operational amplifier, and voltage reference input clock
0	Stops supply of input clock. • SFR used by the A/D converter, operational amplifier, and voltage reference cannot be written. • The A/D converter, operational amplifier, and voltage reference is in the reset status.
1	Supplies input clock. • SFR used by the A/D converter can, operational amplifier, and voltage reference can be read/written.

Note 78K0R/LG3, 78K0R/LH3 only

Caution When setting the A/D converter, be sure to set ADCEN to 1 first. If ADCEN = 0, writing to a control register of the A/D converter is ignored, and, even if the register is read, only the default value is read.

(2) A/D converter mode register (ADM)

This register sets the conversion time for analog input to be A/D converted, and starts/stops conversion.

ADM can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation clears this register to 00H.

Figure 10-5. Format of A/D Converter Mode Register (ADM)

Address:	FFF30H	After reset: 00H	R/W					
Symbol	<7>	6	5	4	3	2	1	<0>
ADM	ADCS	ADSCM	FR2 ^{Note 1}	FR1 ^{Note 1}	FR0 ^{Note 1}	LV1 ^{Note 1}	LV0 ^{Note 1}	ADCE

ADCS	A/D conversion operation control Notes 2, 3, 4
0	Stops conversion operation
1	Enables conversion operation

ADSCM	A/D conversion operation mode specification
0	Continuous conversion mode
1	Single conversion mode

ADCE	A/D voltage comparator operation control ^{Note 4}
0	Stops A/D voltage comparator operation
1	Enables A/D voltage comparator operation

- Notes 1. For details of FR2 to FR0, LV1, LV0, and A/D conversion, see Table 10-2 A/D Conversion Time Selection.
 - 2. When using the A/D converter in timer trigger mode, do not set ADCS to 1. (ADCS automatically switches to 1 when a timer trigger signal is generated.) However, ADCS may be set to 0 to stop A/D conversion.
 - 3. Read ADCS to determine whether A/D conversion is under execution.
 - **4.** The operation of the A/D voltage comparator is controlled by ADCS and ADCE, and it takes 1 μ s from operation start to operation stabilization. Therefore, when ADCS is set to 1 after 1 μ s or more has elapsed from the time ADCE is set to 1, the conversion result at that time has priority over the first conversion result. Otherwise, ignore data of the first conversion.

Table 10-1. Settings of ADCS and ADCE

ADCS	ADCE	A/D Conversion Operation					
0	0	Stop status (DC power consumption path does not exist)					
0	1	Conversion waiting mode (A/D voltage comparator operation, only comparator consumes power)					
1	0	Setting prohibited					
1	1	Conversion mode (A/D voltage comparator operation)					




Figure 10-6. Timing Chart When A/D Voltage Comparator Is Used

Note To stabilize the internal circuit, the time from the rising of the ADCE bit to the falling of the ADCS bit must be 1 μ s or longer.

- Cautions 1. A/D conversion must be stopped before rewriting bits ADSCM, FR0 to FR2, LV1, and LV0 to values other than the identical data.
 - 2 When using the A/D converter in normal mode 2 (LV1 = 0, LV0 = 1) or low voltage mode (LV1 = 1, LV0 = 0), enable the input gate voltage boost circuit for the A/D converter by using the analog reference voltage control register (ADVRC), and then set ADCE and ADCS to 1. After the voltage boost circuit stabilization time (10 μs) passes after the input gate voltage boost circuit for the A/D converter has been enabled, set ADCS to 1.

A/D C	onverter	Mode R	egister	(ADM)	Mode		Con	version Time S	Selection	•	Conversio
FR2	FR1	FR0	LV1	LV0			fclk =	fclk=	fclk =	fclk=	Clock (fac
							1 MHz	8 MHz	10 MHz	20 MHz	
0	0	0	0	0	Normal	240/fclk	Setting	30 μs	24 μs	12 <i>μ</i> s	fclk/12
0	0	1			mode 1	160/fclk	prohibited	20 μs	16 <i>μ</i> s	8 μs	fclk/8
0	1	0			Note 1	120/fclk		15 <i>μ</i> s	12 <i>μ</i> s	6 <i>μ</i> s	fclk/6
0	1	1				100/fcLK		12.5 <i>μ</i> s	10 <i>μ</i> s	5 μs	fclk/5
1	0	0				80/fclk		10 <i>μ</i> s	8 <i>µ</i> s	Setting	fclk/4
1	0	1				60/fclk		7.5 <i>μ</i> s	6 <i>μ</i> s	prohibited	fclk/3
1	1	0				40/fclk	40 μs	5 μs	Setting		fclk/2
1	1	1				20/fclk	20 μs	Setting	prohibited		fclk
								prohibited			
0	0	0	0	1	Normal	240/fclk	Setting	30 <i>μ</i> s	24 <i>μ</i> s	12 <i>μ</i> s	fclk/12
0	0	1			mode 2	160/fclk	prohibited	20 <i>μ</i> s	16 <i>μ</i> s	8 <i>µ</i> s	fclk/8
0	1	0			Note 2	120/fclk	CLK	15 <i>μ</i> s	12 <i>μ</i> s	6 <i>μ</i> s	fclk/6
0	1	1				100/fcLK		12.5 <i>μ</i> s	10 <i>μ</i> s	5 <i>μ</i> s	fclk/5
1	0	0				80/fclk		10 <i>μ</i> s	8 <i>μ</i> s	Setting	fclk/4
1	0	1				60/fclk		7.5 <i>μ</i> s	6 <i>μ</i> s	prohibited	fclk/3
1	1	0				40/fclk	40 μs	5 μs	Setting		fclk/2
1	1	1				20/fclk	20 μs	Setting	prohibited		fclk
								prohibited			
0	0	0	1	0	Low	300/fcLK	Setting	37.5 <i>μ</i> s	30 μs	15 μs Note 4	fclk/12
0	0	1			voltage	200/fclk	prohibited	25 μs	20 μs Note 4	10 μs Note 4	fclk/8
0	1	0			mode	150/fclk		18.8 μs ^{Note 4}	15 <i>μ</i> s Note 4	7.5 μs Note 4	fclk/6
0	1	1			Note 3	125/fclk		15.6 μs Note 4	12.5 μs Note 4	6.25 μs Note 4	fclk/5
1	0	0				100/fcLK		12.5 µs Note 4	10 μs Note 4	Setting	fclk/4
1	0	1				75/fclk		9.38 μs Note 4	7.5 μs Note 4	prohibited	fclk/3
1	1	0				50/fclk	50 <i>μ</i> s	6.25 μs Note 4	Setting		fclk/2
1	1	1				25/fclк	25 μs	Setting	prohibited		fclk
								prohibited			
	Othe	r than a	bove		Setting proh	ibited					

Table 10-2. A/D Conversion Time Selection

- Notes 1. Normal mode 1: 2.7 V ≤ AVDD0 ≤ 5.5 V, when operation of the input gate voltage boost circuit for the A/D converter is stopped.
 - 2. Normal mode 2: 2.3 V ≤ AVDD0 ≤ 5.5 V, when operation of the input gate voltage boost circuit for the A/D converter is operating.
 - 3. Low voltage mode: $1.8 \text{ V} \le \text{AVDD0} \le 5.5 \text{ V}$, when operation of the input gate voltage boost circuit for the A/D converter is operating.
 - **4.** When TA = 0 to 50° C and $2.3 \text{ V} \le \text{AVDD0} \le 3.6 \text{ V}$.

Caution When using the A/D converter in normal mode 2 (LV1 = 0, LV0 = 1) or low voltage mode (LV1 = 1, LV0 = 0), enable the input gate voltage boost circuit for the A/D converter by using the analog reference voltage control register (ADVRC), and then set ADCE and ADCS to 1. After the voltage boost circuit stabilization time (10 μ s) passes after the input gate voltage boost circuit for the A/D converter has been enabled, set ADCS to 1.

Remark fclk: CPU/peripheral hardware clock frequency




Figure 10-7. A/D Converter Sampling and A/D Conversion Timing

(3) A/D converter mode register 1 (ADM1)

This register sets the A/D conversion start trigger.

ADM1 can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation clears this register to 00H.

Figure 10-8. Format of A/D Converter Mode Register 1 (ADM1)

Address:	FFF32H	After reset: 00H	R/W					
Symbol	<7>	6	5	4	3	2	1	0
ADM1	ADTMD	0	0	0	0	0	0	ADTRS

ADTMD	A/D trigger mode selection							
0	Software trigger mode							
1	Timer trigger mode (hardware trigger mode)							

	ADTRS	Timer trigger signal selection
	0	INTTM02
I	1	INTTM03

Caution Rewriting ADM1 during A/D conversion is prohibited. Rewrite it when conversion operation is stopped (ADCS = 0).

<R> (4) Analog reference voltage control register (ADVRC)

This register is used to select the reference voltage supplies of the A/D and D/A converters, control the operation of the input gate voltage boost circuit for the A/D converter, and control the voltage reference (VR) operation.

The electrical specifications of the A/D converter can be maintained even during low-voltage operation thanks to the operation of the input gate voltage boost circuit for the A/D converter.

ADVRC can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation clears this register to 00H.

Figure 10-9. Format of Analog Reference Voltage Control Register (ADVRC)

Address:	FFF36H A	fter reset: 00H	R/W					
Symbol	7	6	5	4	3	2	1	0
ADVRC	ADREF Note	0	0	0	VRSEL ^{Note}	0	VRGV Note	VRON Note

ADREF Note	Negative reference voltage supply selection of A/D converter selection
0	AVss
1	AVREFM (external voltage reference input)

VRSEL Note	VRGV	VRON Note	Positive reference voltage supplies selection of A/D and D/A converters	Operation control of voltage reference	Output voltage selection of voltage reference	Operation control of input gate voltage boost circuit for A/D converter	Relationship with the conversion mode used		
0	0	0	AV _{REFP} (external voltage	Stops operation	2.5 V	Stops operation	Can be set in normal mode 1.		
0	1	0	reference input)	(Hi-Z)	2.0 V	Enables operation	Can be set in normal mode 2 or low voltage mode.		
1	0	0	VREFOUT (voltage reference output)	Stops operation (pull-down output)	2.5 V	Stops operation	_		
1	0	1		Enables operation	2.5 V	Enables operation	Can be set in normal mode 2 or low voltage mode.		
1	1	0		Stops operation (pull-down output)	2.0 V		-		
1	1	1		Enables operation	2.0 V		Can be set in normal mode 2 or low voltage mode.		
Oth	er than the ab	oove	Setting prohibited						

Note These bits can be set only for μ PD78F150xA. They are fixed "0" for μ PD78F151xA.

Caution 1. When using the A/D converter in normal mode 2 (LV1 = 0, LV0 = 1) or low voltage mode (LV1 = 1, LV0 = 0), enable the input gate voltage boost circuit for the A/D converter by using the analog reference voltage control register (ADVRC), and then set ADCE and ADCS to 1. After the voltage boost circuit stabilization time (10 μs) passes after the input gate voltage boost circuit for the A/D converter has been enabled, set ADCS to 1.

<R>

- Cautions 2. To use voltage reference output to the positive reference voltage of the A/D converter, be sure to set VRON to 1 after setting VRSEL to 1.
 - 3. Do not change the output voltage of the reference voltage by using VRGV during the voltage reference operation (VRON = 1).

Remark The combinations of the selectable reference voltage supplies (positive side, negative side) of the A/D converter are as follows, according to the ADREF, VRSEL and VRON settings.

ADREF VRSEL VRON Positive reference voltage of A/D Negative reference voltage of A/D converter (ADREFM) converter (ADREFP) 0 0 0 AVREFP **AV**ss 0 1 1 VREFOUT (VR output) $\mathsf{AV}\mathsf{ss}$ 1 0 0 AVREFP AVREFM 1 1 1 VREFOUT (VR output) AV_{REFM}

Table 10-3. Settings of ADREF, VRSEL and VRON


(5) 12-bit A/D conversion result register (ADCR) (μ PD78F150xA only)

This register is a 16-bit register that stores the A/D conversion result in the select mode. The higher 4 bits are fixed to 0. Each time A/D conversion ends, the conversion result is loaded from the successive approximation register. The higher 4 bits of the conversion result are stored in FFF1FH and the lower 8 bits are stored in the FFF1EH.

ADCR can be read by a 16-bit memory manipulation instruction.

Reset signal generation clears this register to 0000H.

Figure 10-10. Format of 10-bit A/D Conversion Result Register (ADCR)



Caution When writing to A/D converter mode register (ADM), analog input channel specification register (ADS), and A/D port configuration register (ADPC), the contents of ADCR may become undefined. Read the conversion result following conversion completion before writing to ADM, ADS, and ADPC. Using timing other than the above may cause an incorrect conversion result to be read.

<R>


(6) 10-bit A/D conversion result register (ADCR) (μ PD78F151xA only)

This register is a 16-bit register that stores the A/D conversion result in the select mode. The higher 4 bits are fixed to 0. The lower 2 bits are undefined. Each time A/D conversion ends, the conversion result is loaded from the successive approximation register. The higher 4 bits of the conversion result are stored in FFF1FH and the lower 8 bits are stored in the FFF1EH.

ADCR can be read by a 16-bit memory manipulation instruction.

Reset signal generation clears this register to 0000H.

Figure 10-11. Format of 12-bit A/D Conversion Result Register (ADCR)



Caution When writing to A/D converter mode register (ADM), analog input channel specification register (ADS), and A/D port configuration register (ADPC), the contents of ADCR may become undefined.

Read the conversion result following conversion completion before writing to ADM, ADS, and ADPC.


Using timing other than the above may cause an incorrect conversion result to be read.

(7) 8-bit A/D conversion result register (ADCRH)

This register is an 8-bit register that stores the A/D conversion result. The higher 8 bits of 12-bit resolution are stored. ADCRH can be read by an 8-bit memory manipulation instruction.

Reset signal generation clears this register to 00H.

Figure 10-12. Format of 8-bit A/D Conversion Result Register (ADCRH)



Note If address FFF1FH is read, the data of ADCRH (lower four bits of FFF1FH and higher four bits of FFF1EH) will be read.

Caution When writing to A/D converter mode register (ADM), analog input channel specification register (ADS), and A/D port configuration register (ADPC), the contents of ADCRH may become undefined. Read the conversion result following conversion completion before writing to ADM, ADS, and ADPC. Using timing other than the above may cause an incorrect conversion result to be read.

(8) Analog input channel specification register (ADS)

This register specifies the input channel of the analog voltage to be A/D converted.

ADS can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation clears this register to 00H.

Figure 10-13. Format of Analog Input Channel Specification Register (ADS)

Address	: FFF31H	After reset: 00H	R/W					
Symbol	7	6	5	4	3	2	1	0
ADS	0	0	0	0	ADS3	ADS2	ADS1	ADS0

	ADS3	ADS2	ADS1	ADS0	Analog input channel
	0	0	0	0	ANIO
	0	0	0	1	ANI1
	0	0	1	0	ANI2
	0	0	1	1	ANI3
	0	1	0	0	ANI4
	0	1	0	1	ANI5
	0	1	1	0	ANI6
Note →	0	1	1	1	ANI7
Note →	1	0	0	0	ANI8
Note →	1	0	0	1	ANI9
Note →	1	0	1	0	ANI10
	1	1	1	1	ANI15
		Other than	the above		Setting prohibited

Note This setting is prohibited for 78K0R/LF3.

Cautions 1. Be sure to clear bits 4 to 7 to "0".

- 2 Set a channel to be used for A/D conversion in the input mode by using port mode registers 2 and 15 (PM2, PM15).
- 3. Do not set the pin that is set by ADPC as digital I/O by ADS.
- 4. When using an operational amplifier n, the output signal of an operational amplifier n can be used as an analog input.

Remark 78K0R/LF3: n = 0, 178K0R/LG3, 78K0R/LH3: n = 0 to 2



(9) A/D port configuration register (ADPC)

This register switches the ANIO/AMP0-/P20 to ANI7/AMP2O/P27, ANI8/AMP2+/P150 to ANI10/P152 and ANI15/AVREFM/P157 pins to analog input of A/D converter or digital I/O of port.

ADPC can be set by an 8-bit memory manipulation instruction.

Reset signal generation sets this register to 10H.

Remark 78K0R/LF3: ANI0-ANI6, ANI15 78K0R/LG3, 78K0R/LH3: ANI0-ANI10, ANI15

Figure 10-14. Format of A/D Port Configuration Register (ADPC)

Address: F0017H After reset: 10H R/W Symbol 2 4 3 0 ADPC 0 0 ADPC4 ADPC3 ADPC2 ADPC1 ADPC0 0

	ADP	ADP	ADP	ADP	ADP				Ana	log inpu	t (A)/dig	ital I/O (D) switc	hing			
	C4	C3	C2	C1	C0		Port	15			Port 2						
						ANI15 /AV _{REFM} /P157	ANI10 /P152	ANI9 /P151	ANI8 /AMP2+ /P150	ANI7 /AMP2O /P27	ANI6 /AMP2- /P26	ANI5 /AMP1+ /P25	ANI4 /AMP10 /P24	ANI3 /AMP1- /P23	ANI2 /AMP0+ /P22	ANI1 /AMP00 /P21	ANIO /AMPO- /P20
	0	0	0	0	0	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α
	0	0	0	0	1	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	D
	0	0	0	1	0	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	D	D
	0	0	0	1	1	Α	Α	Α	Α	Α	Α	Α	Α	Α	D	D	D
	0	0	1	0	0	Α	Α	Α	Α	Α	Α	Α	Α	D	D	D	D
	0	0	1	0	1	Α	Α	Α	Α	Α	Α	Α	D	D	D	D	D
	0	0	1	1	0	Α	Α	Α	Α	Α	Α	D	D	D	D	D	D
Note→	0	0	1	1	1	Α	Α	Α	Α	Α	D	D	D	D	D	D	D
Note→	0	1	0	0	0	Α	Α	Α	Α	D	D	D	D	D	D	D	D
Note→	0	1	0	0	1	Α	Α	Α	D	D	D	D	D	D	D	D	D
Note→	0	1	0	1	0	Α	Α	D	D	D	D	D	D	D	D	D	D
	0	1	1	1	1	Α	D	D	D	D	D	D	D	D	D	D	D
	1	0	0	0	0	D	D	D	D	D	D	D	D	D	D	D	D
	Ot	her th	nan the	e abo	ve	Setting	prohibi	ted									

Note This setting is prohibited for 78K0R/LF3.

Cautions 1. Set a channel to be used for A/D conversion in the input mode by using port mode registers 2 and 15 (PM2, PM15).

2. Do not set the pin that is set by ADPC as digital I/O by ADS.

(10) Port mode registers 2, 15 (PM2, PM15)

When using ANI0/AMP0-/P20 to ANI7/AMP2O/P27, ANI8/AMP2+/P150 to ANI10/P152 and ANI15/AVREFM/P157 pins for analog input port, set PM20 to PM27, PM150 to PM152, and P157 to 1. The output latches of P20 to P27, P150 to P152 and P157 at this time may be 0 or 1.

If PM20 to PM27, PM150 to PM152 and PM157 are set to 0, they cannot be used as analog input port pins.

PM2 and PM15 can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation sets these registers to FFH.

Remark 78K0R/LF3: ANI0-ANI6, ANI15 78K0R/LG3, 78K0R/LH3: ANI0-ANI10, ANI15

Caution If a pin is set as an analog input port, not the pin level but "0" is always read.

Figure 10-15. Formats of Port Mode Registers 2, 15 (PM2, PM15)

• 78K0F	R/LF3										
Address	: FFF22H A	After reset: FFH	R/W								
Symbol	7	6	5	4	3	2	1	0			
PM2	1	PM26	PM25	PM24	PM23	PM22	PM21	PM20			
•											
Address	Address: FFF2FH After reset: FFH R/W										
Symbol	7	6	5	4	3	2	1	0			
PM15	PM157	1	1	1	1	1	1	1			
•											
• 78K0F	R/LG3, 78K0F	R/LH3									
Address	: FFF22H A	After reset: FFH	R/W								
Symbol	7	6	5	4	3	2	1	0			
PM2	PM27	PM26	PM25	PM24	PM23	PM22	PM21	PM20			
•											
Address	FFF2FH A	fter reset: FFH	R/W								
Symbol	7	6	5	4	3	2	1	0			
PM15	PM157	1	1	1	1	PM152	PM151	PM150			
•											
	PMmn		Pmn pin	I/O mode sele	ction (mn = 20	to 27, 150 to 15	52, 157)				
	0	Output mode	(output buffer o	n)							
Ī	1	Input mode (o	utput buffer off))							

The ANIO/AMP0-/P20 to ANI7/AMP2O/P27, ANI8/AMP2+/P150 to ANI10/P152 and ANI15/AVREFM/P157 pins are as shown below depending on the settings of ADPC, ADS, PM2, PM15, OAENn bit and ADREF bit.

Caution When an operational amplifier is used, pins AMPn+, AMPn-, and AMPnO are used, so the alternative analog input functions cannot be used. The operational amplifier output signals, however, can be used as analog inputs.

Table 10-4. Setting Functions of ANIO/AMP0-/P20, ANI2/AMP0+/P22, ANI3/AMP1-/P23, ANI5/AMP1+/P25, ANI6/AMP2-/P26, and ANI8/AMP2+/P150 Pins

ADPC register	PM2 and PM15 registers	OAENn bit	ADS register	ANI0/AMP0-/P20, ANI2/AMP0+/P22, ANI3/AMP1-/P23, ANI5/AMP1+/P25, ANI6/AMP2-/P26, and ANI8/AMP2+/P150 Pins
Digital I/O	Input mode	0	_	Digital input
selection		1	-	Setting prohibited
	Output mode	0	-	Digital output
		1	_	Setting prohibited
Analog input	Input mode	0	Selects ANI.	Analog input (to be converted)
selection			Does not select ANI.	Analog input (not to be converted)
		1	Selects ANI.	Setting prohibited
			Does not select ANI.	Operational amplifier input
	Output mode	_	_	Setting prohibited

Remark 78K0R/LF3: ANI0/AMP0-/P20, ANI2/AMP0+/P22, ANI3/AMP1-/P23,

ANI5/AMP1+/P25, n = 0, 1

78K0R/LG3, 78K0R/LH3: ANIO/AMP0-/P20, ANI2/AMP0+/P22, ANI3/AMP1-/P23,

ANI5/AMP1+/P25, ANI6/AMP2-/P26, ANI8/AMP2+/P150, n = 0 to 2

Table 10-5. Setting Functions of ANI1/AMP0O/P21, ANI4/AMP1O/P24, and ANI7/AMP2O/P27 Pins

ADPC register	PM2 register	OAENn bit	ADS register	ANI1/AMP0O/P21, ANI4/AMP1O/P24, and ANI7/AMP2O/P27 Pins
Digital I/O	Input mode	0	_	Digital input
selection		1	_	Setting prohibited
	Output mode	0	-	Digital output
		1	_	Setting prohibited
Analog input	Input mode	0	Selects ANI.	Analog input (to be converted)
selection			Does not select ANI.	Analog input (not to be converted)
		1	Selects ANI.	Operational amplifier output (not to be converted)
			Does not select ANI.	Operational amplifier output (to be converted)
	Output mode	_	_	Setting prohibited

Remark 78K0R/LF3: ANI1/AMP0O/P21, ANI4/AMP1O/P24, n = 0, 1

78K0R/LG3, 78K0R/LH3: ANI1/AMP0O/P21, ANI4/AMP1O/P24, and ANI7/AMP2O/P27, n = 0 to 2

Table 10-6. Setting Functions of ANI9/P151 and ANI10/AM152 Pins

ADPC register	PM15 register	ADS register	ANI9/P151 and ANI10/AM152 Pins
register			
Digital I/O selection	Input mode	_	Digital input
	Output mode	=	Digital output
Analog input selection	Input mode	Selects ANI.	Analog input (to be A/D converted)
		Does not select ANI.	Analog input (not to be A/D converted)
	Output mode	=	Setting prohibited

Remark 78K0R/LF3: ANI9/P151 and ANI10/AM152 are not mounted.

78K0R/LG3, 78K0R/LH3: ANI9/P151, ANI10/AM152

Table 10-7. Setting Functions of ANI15/AVREFM/P157 Pin

ADPC register	PM15 register	ADREF bit	ADS register	ANI15/AVREFM/P157 Pin
Digital I/O selection	Input mode	0	-	Digital input
		1	-	Setting prohibited
	Output mode	0	_	Digital output
		1	_	Setting prohibited
Analog input selection	Input mode	0	Selects ANI.	Analog input (to be converted)
			Does not select ANI.	Analog input (not to be converted)
		1	-	Negative reference voltage input of A/D converter
	Output mode	_	-	Setting prohibited

10.4 A/D Converter Operations

10.4.1 Basic operations of A/D converter

- <1> Set bit 5 (ADCEN) of peripheral enable register 0 (PER0) to 1 to start the supply of the input clock to the A/D converter.
- <2> Set the A/D conversion time by using bits 5 to 1 (FR2 to FR0, LV1, and LV0) of A/D converter mode register (ADM), and set the operation mode by using bit 6 (ADMD) of ADM.
- <3> Use bits 7, 3, 1, and 0 (ADREF, VRSEL, VRGV, and VRON) of the analog reference voltage control register (ADVRC) to specify the reference voltage source of the A/D converter and the operation of the input gate voltage boost circuit for the A/D converter.
- <4> Set bit 0 (ADCE) of ADM to 1 to start the operation of the A/D voltage comparator.
- <5> Set the channels for A/D conversion to analog input by using the A/D port configuration register (ADPC) and set to input mode by using port mode registers (PM2 and PM15).
- <6> Select one channel for A/D conversion using the analog input channel specification register (ADS).
- <7> Use the A/D converter mode register 1 (ADM1) to set the trigger mode.
- <8> Start the conversion operation by setting bit 7 (ADCS) of ADM to 1, if the software trigger mode has been set in step <7>.
 - If timer trigger mode was specified in step <7>, ADCS is automatically set to 1 and A/D conversion starts when the timer trigger signal is detected. (<9> to <15> are operations performed by hardware.)
- <9> The voltage input to the selected analog input channel is sampled by the sample & hold circuit.
- <10> When sampling has been done for a certain time, the sample & hold circuit is placed in the hold state and the sampled voltage is held until the A/D conversion operation has ended.
- <11> Bit 11 of the successive approximation register (SAR) is set. The series resistor string voltage tap is set to (1/2) AVREF by the tap selector.
- <12> The voltage difference between the series resistor string voltage tap and sampled voltage is compared by the voltage comparator. If the analog input is greater than (1/2) AVREF, the MSB of SAR remains set to 1. If the analog input is smaller than (1/2) AVREF, the MSB is reset to 0.
- <13> Next, bit 10 of SAR is automatically set to 1, and the operation proceeds to the next comparison. The series resistor string voltage tap is selected according to the preset value of bit 9, as described below.
 - Bit 11 = 1: (3/4) AVREF
 - Bit 11 = 0: (1/4) AVREF

The voltage tap and sampled voltage are compared and bit 8 of SAR is manipulated as follows.

- Sampled voltage ≥ Voltage tap: Bit 10 = 1
- Sampled voltage < Voltage tap: Bit 10 = 0
- <14> Comparison is continued in this way up to bit 0 of SAR.
- <15> Upon completion of the comparison of 12 bits, an effective digital result value remains in SAR, and the result value is transferred to the A/D conversion result register (ADCR, ADCRH) and then latched.
 - At the same time, the A/D conversion end interrupt request (INTAD) can also be generated.
- <16> If single conversion mode has been set in step <2>, ADCS is automatically cleared to 0 and enters a wait state after the first A/D conversion ends.
 - If the continuous conversion mode has been set in step <2>, repeat steps <9> to <15>. To stop the A/D converter, clear ADCS to 0.
 - To restart A/D conversion from the status of ADCE = 1, start from <8>. To start A/D conversion again when ADCE = 0, set ADCE to 1, wait for 1 μ s or longer, and start step <8>. To change the channel to be A/D converted, perform step <6>.

- Cautions 1. Make sure the period of <4> to <8> is 1 μ s or more.
 - 2. To use an operational amplifier output for an analog input, start operating the operational amplifier before setting the A/D conversion operation (see CHAPTER 12 OPERATIONAL AMPLIFIER). Furthermore, do not change the operational amplifier setting during the A/D conversion operation.
 - 3. To use an output voltage of the voltage reference for a positive reference voltage of A/D converter, start operating the voltage reference before setting the A/D conversion operation (see CHAPTER 13 VOLTAGE REFERENCE). Furthermore, do not change the voltage reference setting during the A/D conversion operation.
 - 4. When using the A/D converter in normal mode 2 (LV1 = 0, LV0 = 1) or low voltage mode (LV1 = 1, LV0 = 0), enable the input gate voltage boost circuit for the A/D converter by using the analog reference voltage control register (ADVRC), and then set ADCE and ADCS to 1. After the voltage boost circuit stabilization time (10 μs) passes after the input gate voltage boost circuit for the A/D converter has been enabled, set ADCS to 1.

Remark Two types of A/D conversion result registers are available. Reset signal generation clears the A/D conversion result register (ADCR, ADCRH) to 0000H or 00H.

- ADCR (16 bits): Store 12-bit A/D conversion value
- ADCRH (8 bits): Store 8-bit A/D conversion value




Figure 10-16. Basic Operation of A/D Converter

10.4.2 Input voltage and conversion results

The relationship between the analog input voltage input to the analog input pins (ANI0 to ANI10, ANI15) and the theoretical A/D conversion result (stored in the 12-bit A/D conversion result register (ADCR)) is shown by the following expression.

ADCR = INT
$$\left(\frac{V_{AIN}}{AV_{REF}} \times 4096 + 0.5\right)$$

or

$$(ADCR - 0.5) \times \frac{AV_{REF}}{4096} \le V_{AIN} < (ADCR + 0.5) \times \frac{AV_{REF}}{4096}$$

where, INT(): Function which returns integer part of value in parentheses


Vain: Analog input voltage


AVREF: Reference voltage of A/D converter

ADCR: 12-bit A/D conversion result register (ADCR) value

Remark 78K0R/LF3: ANI0-ANI6, ANI15 78K0R/LG3, 78K0R/LH3: ANI0-ANI10, ANI15

Figure 10-16 shows the relationship between the analog input voltage and the A/D conversion result.





10.4.3 A/D converter operation modes

The following four A/D converter operation modes are available.

- Software trigger mode (Continuous conversion mode)
- Software trigger mode (Single conversion mode)
- Timer trigger mode (Continuous conversion mode)
- Timer trigger mode (Single conversion mode)

(1) Software trigger mode (Continuous conversion mode)

- <1> By setting bit 7 (ADCS) of the A/D converter mode register (ADM) to 1, the A/D conversion operation of the voltage, which is applied to the analog input pin specified by the analog input channel specification register (ADS), is started.
- <2> When A/D conversion has been completed, the result of the A/D conversion is stored in the A/D conversion result register (ADCR, ADCRH), and an interrupt request signal (INTAD) is generated. When one A/D conversion has been completed, the next A/D conversion operation is immediately started.
- <3> If 1 is written to ADCS during A/D conversion, the A/D conversion operation under execution is stopped and restarted from the beginning. At this time, the conversion result immediately before is retained.
- <4> If ADS is rewritten during A/D conversion, the A/D conversion operation under execution is stopped and restarted from the beginning. At this time, the conversion result immediately before is retained.
- <5> If 0 is written to ADCS during A/D conversion, A/D conversion is immediately stopped. At this time, the conversion result immediately before is retained.




Figure 10-18. Software trigger mode (Continuous conversion mode)

Remark 78K0R/LF3: n = 0 to 6, 15, m = 0 to 6, 1578K0R/LG3, 78K0R/LH3: n = 0 to 10, 15, m = 0 to 10, 15

(2) Software trigger mode (Single conversion mode)

- <1> By setting bit 7 (ADCS) of the A/D converter mode register (ADM) to 1, the A/D conversion operation of the voltage, which is applied to the analog input pin specified by the analog input channel specification register (ADS), is started.
- <2> When A/D conversion has been completed, the result of the A/D conversion is stored in the A/D conversion result register (ADCR, ADCRH), and an interrupt request signal (INTAD) is generated. When one A/D conversion has been completed, ADCS is automatically cleared and an A/D conversion wait state is entered.
- <3> If 1 is written to ADCS during A/D conversion, the A/D conversion operation under execution is stopped and restarted from the beginning. At this time, the conversion result immediately before is retained.
- <4> If ADS is rewritten during A/D conversion, the A/D conversion operation under execution is stopped and restarted from the beginning. At this time, the conversion result immediately before is retained.
- <5> If 0 is written to ADCS during A/D conversion, A/D conversion is immediately stopped. At this time, the conversion result immediately before is retained.




Figure 10-19. Software trigger mode (Single conversion mode)

Remark 78K0R/LF3: n = 0 to 6, 15, m = 0 to 6, 15 78K0R/LG3, 78K0R/LH3: n = 0 to 10, 15, m = 0 to 10, 15

(3) Timer trigger mode (Continuous conversion mode)

- <1> Timer trigger mode is set and a timer trigger wait state is entered by setting bit 7 (ADTMD) of A/D converter mode register 1 (ADM1) to 1.
- <2> When the timer trigger signal is detected, bit 7 (ADCS) of the A/D converter mode register (ADM) is automatically set to 1 and A/D conversion of the voltage applied to the analog input pin specified using the analog input channel specification register (ADS) starts.
- <3> When A/D conversion has been completed, the result of the A/D conversion is stored in the A/D conversion result register (ADCR, ADCRH), and an interrupt request signal (INTAD) is generated. When one A/D conversion has been completed, the next A/D conversion operation is immediately started.
- <4> If 1 is written to ADS during A/D conversion, the A/D conversion operation under execution is stopped and restarted from the beginning. At this time, the conversion result immediately before is retained.
- <5> If a timer trigger signal is generated during A/D conversion, the A/D conversion operation under execution is stopped and restarted from the beginning. At this time, the conversion result immediately before is retained.
- <6> If 0 is written to ADCS during A/D conversion, A/D conversion is immediately stopped, and a timer trigger wait state is entered. At this time, the conversion result immediately before is retained.
- <7> When 0 is written to ADTMD while A/D conversion operation is stopped (ADCS = 0), the software trigger mode is set and A/D conversion operation is not started, even if a timer trigger signal is generated.




Figure 10-20. Timer trigger mode (Continuous conversion mode)

Note Leave at least enough time for A/D conversion to finish between each generation of the timer trigger signal.

Remark 78K0R/LF3: n = 0 to 6, 15, m = 0 to 6, 1578K0R/LG3, 78K0R/LH3: n = 0 to 10, 15, m = 0 to 10, 15

(4) Timer trigger mode (Single conversion mode)

- <1> Timer trigger mode is set and a timer trigger wait state is entered by setting bit 7 (ADTMD) of A/D converter mode register 1 (ADM1) to 1.
- <2> When the timer trigger signal is detected, bit 7 (ADCS) of the A/D converter mode register (ADM) is automatically set to 1 and A/D conversion of the voltage applied to the analog input pin specified using the analog input channel specification register (ADS) starts.
- <3> When A/D conversion has been completed, the result of the A/D conversion is stored in the A/D conversion result register (ADCR, ADCRH), and an interrupt request signal (INTAD) is generated. When one A/D conversion has been completed, ADCS is automatically cleared and a timer trigger wait state is entered.
- <4> Even if ADS is rewritten during an A/D conversion operation, the A/D conversion operation performed at that time is continued. The channel will be switched when the next A/D conversion operation starts.
- <5> If a timer trigger signal is generated during A/D conversion, the A/D conversion operation under execution is stopped and restarted from the beginning. At this time, the conversion result immediately before is retained.
- <6> When 0 is written to ADTMD while A/D conversion operation is stopped (ADCS = 0), the software trigger mode is set and A/D conversion operation is not started, even if a timer trigger signal is generated.




Figure 10-21. Timer trigger mode (Single conversion mode)

Note Leave at least enough time for A/D conversion to finish between each generation of the timer trigger signal.

Remark 78K0R/LF3: n = 0 to 6, 15, m = 0 to 6, 1578K0R/LG3, 78K0R/LH3: n = 0 to 10, 15, m = 0 to 10, 15 The setting methods are described below.

- <1> Set bit 5 (ADCEN) of peripheral enable register 0 (PER0) to 1.
- <2> Select the conversion time by using bits 5 to 1 (FR2 to FR0, LV1, and LV0) of A/D converter mode register (ADM), and select the operation mode by using bit 6 (ADSCM) of ADM.
- <3> Use bits 7, 3, 1, and 0 (ADREF, VRSEL, VRGV, and VRON) of the analog reference voltage control register (ADVRC) to specify the reference voltage source of the A/D converter and the operation of the input gate voltage boost circuit for the A/D converter.
- <4> Set bit 0 (ADCE) of ADM to 1.
- <5> Set the channel to be used in the analog input mode by using bits 4 to 0 (ADPC4 to ADPC0) of the A/D port configuration register (ADPC), bits 7 to 0 (PM27 to PM20) of port mode register 2 (PM2), and bits 7, 2 to 0 (PM157, PM152 to PM150) of port mode register 15 (PM15).
- <6> Select a channel to be used by using bits 3 to 0 (ADS3 to ADS0) of the analog input channel specification register (ADS).
- <7> Use bits 0 and 7 (ADTRS, ADTMD) of A/D converter mode register 1 (ADM1) to set the trigger mode.
- <8> In the software trigger mode
 - → Start A/D conversion by setting bit 7 (ADCS) of ADM to 1.

In the timer trigger mode

- → ADCS is automatically set to 1 and A/D conversion starts when the timer trigger signal is generated.
- <9> When one A/D conversion has been completed, an interrupt request signal (INTAD) is generated.
- <10> Transfer the A/D conversion data to the A/D conversion result register (ADCR, ADCRH).
- <11> In the continuous conversion mode
 - → Start the next A/D conversion automatically.

In the single conversion mode

→ ADCS is automatically cleared to 0 and the A/D converter goes on standby. To start A/D conversion operation, go to step <8>.

<Change the channel>

- <12> Change the channel using bits 3 to 0 (ADS3 to ADS0) of ADS to start A/D conversion. Note
- <13> When one A/D conversion has been completed, an interrupt request signal (INTAD) is generated.
- <14> Transfer the A/D conversion data to the A/D conversion result register (ADCR, ADCRH).
- <Complete A/D conversion>
 - <15> Clear ADCS to 0.
 - <16> In the software trigger mode
 - \rightarrow Clear ADCE to 0.

In the timer trigger mode

- \rightarrow Clear ADCE and ADTMD to 0.
- <17> Clear bit 5 (ADCEN) of peripheral enable register 0 (PER0) to 0.

Note When in timer trigger mode (single conversion mode), the A/D conversion operation is continued even if bits 3 to 0 of ADS are set during A/D conversion. The channel will be changed when the next A/D conversion operation starts.

When in any other mode, A/D conversion operation is aborted after bits 3 to 0 of ADS have been set, and A/D conversion operation is started from the beginning after the channel has been changed.

- Cautions 1. Make sure the period of <4> to <8> is 1 μ s or more.
 - 2. <4> may be done between <5> and <7>.
 - 3. <4> can be omitted. However, ignore data of the first conversion after <8> in this case.
 - 4. The period from <9> to <13> differs from the conversion time set using bits 5 to 1 (FR2 to FR0, LV1, LV0) of ADM. The period from <12> to <13> is the conversion time set using FR2 to FR0, LV1, and LV0.
 - 5. To use an operational amplifier output for an analog input, start operating the operational amplifier before setting the A/D conversion operation (see CHAPTER 12 OPERATIONAL AMPLIFIER). Furthermore, do not change the operational amplifier setting during the A/D conversion operation.
 - 6. To use an output voltage of the voltage reference for a positive reference voltage of A/D converter, start operating the voltage reference before setting the A/D conversion operation (see CHAPTER 13 VOLTAGE REFERENCE). Furthermore, do not change the voltage reference setting during the A/D conversion operation.
 - 7. When using the A/D converter in normal mode 2 (LV1 = 0, LV0 = 1) or low voltage mode (LV1 = 1, LV0 = 0), enable the input gate voltage boost circuit for the A/D converter by using the analog reference voltage control register (ADVRC), and then set ADCE and ADCS to 1. After the voltage boost circuit stabilization time (10 μ s) passes after the input gate voltage boost circuit for the A/D converter has been enabled, set ADCS to 1.

10.5 How to Read A/D Converter Characteristics Table

Here, special terms unique to the A/D converter are explained.

(1) Resolution

This is the minimum analog input voltage that can be identified. That is, the percentage of the analog input voltage per bit of digital output is called 1LSB (Least Significant Bit). The percentage of 1LSB with respect to the full scale is expressed by %FSR (Full Scale Range).

1LSB is as follows when the resolution is 12 bits.

$$1LSB = 1/2^{12} = 1/4096$$

 = 0.024 %FSR

Accuracy has no relation to resolution, but is determined by overall error.

(2) Overall error

This shows the maximum error value between the actual measured value and the theoretical value.

Zero-scale error, full-scale error, integral linearity error, and differential linearity errors that are combinations of these express the overall error.

Note that the quantization error is not included in the overall error in the characteristics table.

(3) Quantization error

When analog values are converted to digital values, a $\pm 1/2$ LSB error naturally occurs. In an A/D converter, an analog input voltage in a range of $\pm 1/2$ LSB is converted to the same digital code, so a quantization error cannot be avoided. Note that the quantization error is not included in the overall error, zero-scale error, full-scale error, integral linearity error, and differential linearity error in the characteristics table.

Figure 10-22. Overall Error





Figure 10-23. Quantization Error



(4) Zero-scale error

This shows the difference between the actual measurement value of the analog input voltage and the theoretical value (1/2LSB) when the digital output changes from 0......000 to 0......001.

If the actual measurement value is greater than the theoretical value, it shows the difference between the actual measurement value of the analog input voltage and the theoretical value (3/2LSB) when the digital output changes from 0.....01 to 0.....010.

(5) Full-scale error

This shows the difference between the actual measurement value of the analog input voltage and the theoretical value (Full-scale – 3/2LSB) when the digital output changes from 1......110 to 1......111.

(6) Integral linearity error

This shows the degree to which the conversion characteristics deviate from the ideal linear relationship. It expresses the maximum value of the difference between the actual measurement value and the ideal straight line when the zero-scale error and full-scale error are 0.

(7) Differential linearity error

While the ideal width of code output is 1LSB, this indicates the difference between the actual measurement value and the ideal value.

Figure 10-24. Zero-Scale Error




Figure 10-26. Integral Linearity Error




Figure 10-25. Full-Scale Error





Figure 10-27. Differential Linearity Error




(8) Conversion time

This expresses the time from the start of sampling to when the digital output is obtained.

The sampling time is included in the conversion time in the characteristics table.

(9) Sampling time

This is the time the analog switch is turned on for the analog voltage to be sampled by the sample & hold circuit.



10.6 Cautions for A/D Converter

(1) Operating current in STOP mode

Shift to STOP mode after stopping the A/D converter (by setting bit 7 (ADCS) of the A/D converter mode register (ADM) to 0). The operating current can be reduced by setting bit 0 (ADCE) of the A/D converter mode register (ADM) to 0 at the same time.

When using normal mode 2 (LV1 = 0, LV0 = 1) or low voltage mode (LV1 = 1, LV0 = 0), clear bit 1 (VRGV) and bit 0 (VRON) of the analog reference voltage control register (ADVRC) to 0, and then shift to STOP mode.

To restart from the standby status, clear bit 0 (ADIF) of interrupt request flag register 1L (IF1L) to 0 and start operation.

(2) Input range of ANI0 to ANI10, ANI15

Observe the rated range of the ANI0 to ANI10, ANI15 input voltage. If a voltage of AVDDO or higher and AVss or lower (even in the range of absolute maximum ratings) is input to an analog input channel, the converted value of that channel becomes undefined. In addition, the converted values of the other channels may also be affected.

(3) Conflicting operations

- <1> Conflict between A/D conversion result register (ADCR, ADCRH) write and ADCR or ADCRH read by instruction upon the end of conversion
 - ADCR or ADCRH read has priority. After the read operation, the new conversion result is written to ADCR or ADCRH.
- <2> Conflict between ADCR or ADCRH write and A/D converter mode register (ADM) write, analog input channel specification register (ADS), or A/D port configuration register (ADPC) write upon the end of conversion ADM, ADS, or ADPC write has priority. ADCR or ADCRH write is not performed, nor is the conversion end interrupt signal (INTAD) generated.

(4) Noise countermeasures

To maintain the 12-bit resolution, attention must be paid to noise input to the AVREFP pin and pins ANIO to ANIO, ANIO.

- <1> Connect a capacitor with a low equivalent resistance and a good frequency response to the power supply.
- <2> The higher the output impedance of the analog input source, the greater the influence. To reduce the noise, connecting external C as shown in Figure 10-26 is recommended.
- <3> Do not switch these pins with other pins during conversion.
- <4> The accuracy is improved if the HALT mode is set immediately after the start of conversion.

Remark 78K0R/LF3: ANI0-ANI6, ANI15 78K0R/LG3, 78K0R/LH3: ANI0-ANI10, ANI15




Figure 10-28. Analog Input Pin Connection

(5) ANI0 to ANI10, ANI15

- <1> The analog input pins (ANI0 to ANI7) are also used as input port pins (P20 to P27). The analog input pins (ANI8 to ANI10, ANI15) are also used as input port pins (P150 to P152, P157). When A/D conversion is performed with any of ANI0 to ANI10, and ANI15 selected, do not access P20 to P27, P150 to P152, and P157 while conversion is in progress; otherwise the conversion resolution may be degraded. It is recommended to select pins used as P20 to P27, P150 to P152, and P157 starting with the ANI0/P20 that is the furthest from AVDDO.
- <2> If the pins adjacent to the pins currently used for A/D conversion are used as digital I/O port, the expected value of the A/D conversion may not be obtained due to coupling noise. Therefore, make sure that digital pulses are not input to or output from the pins adjacent to the pin undergoing A/D conversion.
- <3> If any pin among pins of ports 2 and 15 is used as digital output port during A/D conversion, the expected value of the A/D conversion may not be obtained due to coupling noise. Therefore, make sure that digital pulses are not output to pins of ports 2 and 15 during A/D conversion.

(6) Input impedance of ANI0 to ANI10, ANI15 pins

This A/D converter charges a sampling capacitor for sampling during sampling time.

Therefore, only a leakage current flows when sampling is not in progress, and a current that charges the capacitor flows during sampling. Consequently, the input impedance fluctuates depending on whether sampling is in progress, and on the other states.

To make sure that sampling is effective, however, it is recommended to keep the output impedance of the analog input source to within 1 k Ω , and to connect a capacitor of about 100 pF to the ANI0 to ANI10 and ANI15 pins (see **Figure 10-26**).

Remark 78K0R/LF3: ANI0-ANI6, ANI15 78K0R/LG3, 78K0R/LH3: ANI0-ANI10, ANI15

(7) AVREFP pin input impedance

A series resistor string of several tens of $k\Omega$ is connected between the AVREFP and AVREFM (or AVss) pins.

Therefore, if the output impedance of the reference voltage supply is high, this will result in a series connection to the series resistor string between the AVREFP and AVREFP (or AVss) pins, resulting in a large reference voltage (AVREF) error of A/D converter.

(8) Interrupt request flag (ADIF)

The interrupt request flag (ADIF) is not cleared even if the analog input channel specification register (ADS) is changed.

Therefore, if an analog input pin is changed during A/D conversion, the A/D conversion result and ADIF for the prechange analog input may be set just before the ADS rewrite. Caution is therefore required since, at this time, when ADIF is read immediately after the ADS rewrite, ADIF is set despite the fact A/D conversion for the post-change analog input has not ended.

When A/D conversion is stopped and then resumed, clear ADIF before the A/D conversion operation is resumed.




Figure 10-29. Timing of A/D Conversion End Interrupt Request Generation

Remark 78K0R/LF3: n = 0 to 6, 15, m = 0 to 6, 15 78K0R/LG3, 78K0R/LH3: n = 0 to 10, 15, m = 0 to 10, 15

(9) Conversion results just after A/D conversion start

The first A/D conversion value immediately after A/D conversion starts may not fall within the rating range if the ADCS bit is set to 1 within 1 μ s after the ADCE bit was set to 1, or if the ADCS bit is set to 1 with the ADCE bit = 0. Take measures such as polling the A/D conversion end interrupt request (INTAD) and removing the first conversion result.

(10) A/D conversion result register (ADCR, ADCRH) read operation

When a write operation is performed to A/D converter mode register (ADM), A/D converter mode register 1 (ADM1), analog input channel specification register (ADS), and A/D port configuration register (ADPC), the contents of ADCR and ADCRH may become undefined. Read the conversion result following conversion completion before writing to ADM, ADM1, ADS, or ADPC. Using a timing other than the above may cause an incorrect conversion result to be read.

(11) Internal equivalent circuit

The equivalent circuit of the analog input block is shown below.

Figure 10-30. Internal Equivalent Circuit of ANIn Pin




Table 10-8. Resistance and Capacitance Values of Equivalent Circuit (Reference Values)

R1	C1	C2	
11.5 kΩ	8.0 pF	8.0 pF	

Remarks 1. The resistance and capacitance values shown in Table 10-8 are not guaranteed values.

2. 78K0R/LF3: n = 0 to 6, 15, 78K0R/LG3, 78K0R/LH3: n = 0 to 10, 15

(12) Rewriting DACSWn during A/D conversion

Rewriting DACSWn (n = 0, 1) during A/D conversion is prohibited when both the positive reference voltage of A/D converter (ADREFP) and the positive reference voltage of the D/A converter (DAREFP) are the voltage reference output (VREFOUT) (VRSEL = 1 and DAREF = 1). Rewrite it when conversion operation is stopped (ADCS = 0).

<R>

CHAPTER 11 D/A CONVERTER (μ PD78F150xA only)

11.1 Function of D/A Converter

The D/A converter with two channels is mounted onto all 78K0R/Lx3 microcontroller products.

The D/A converter has the following features.

- O 12-bit resolution × 2 channels
- O R-2R ladder method
- O Output analog voltage
 - 12-bit resolution: Reference voltage for D/A converter × m12/4096 (m12: Value set to DACSWn register)
 - 8-bit resolution: Reference voltage for D/A converter × m8/256 (m8: Value set to DACSn register)
- O Supply voltage for D/A converter: AV_{DD1}O Ground for D/A converter: AVss
- O Positive reference voltage for D/A converter: AVDD1, or AVREFP/VREFOUT
- O Negative reference voltage for D/A converter: AVss
- O Operation mode
 - Normal mode
 - Real-time output mode

Remark n = 0, 1

11.2 Configuration of D/A Converter

The D/A converter includes the following hardware.

Table 11-1. Configuration of D/A Converter

Item	Configuration	
Control registers	Peripheral enable register 0 (PER0)	
	D/A converter mode register (DAM)	
	D/A conversion value setting registers W0, W1 (DACSW0, DACSW1)	
	D/A conversion value setting registers 0, 1 (DACS0, DACS1)	




Figure 11-1. Block Diagram of D/A Converter

- **Remarks 1**. INTTM04 and INTTM05 are timer trigger signals (interrupt signals from timer channels 5 and 6) that are used in the real-time output mode.
 - 2. Channels 0 and 1 of the D/A converter share the AVREF1 pin and the AVREFP/VREFOUT pin.
 - **3.** Channels 0 and 1 of the D/A converter share the AVss pin. The AVss pin is also shared with an A/D converter, an operational amplifier, and a voltage reference.

11.3 Registers Used in D/A Converter

The D/A converter uses the following four registers.

- Peripheral enable register 0 (PER0)
- D/A converter mode register (DAM)
- D/A conversion value setting registers W0, W1 (DACSW0, DACSW1)
- D/A conversion value setting registers 0, 1 (DACS0, DACS1)

(1) Peripheral enable register 0 (PER0)

PER0 is used to enable or disable use of each peripheral hardware macro. Clock supply to a hardware macro that is not used is stopped in order to reduce the power consumption and noise.

When the D/A converter is used, be sure to set bit 6 (DACEN) of this register to 1.

PER0 can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation clears this register to 00H.

Cautions When setting the D/A converter, be sure to set DACEN to 1 first. If DACEN = 0, writing to a control register of the D/A converter is ignored, and, even if the register is read, only the default value is read.

Figure 11-2. Format of Peripheral Enable Register 0 (PER0)

Address: F00F0H After reset: 00H R/W <7> <0> Symbol <6> <5> <4> <3> <2> <1> IICAEN Note PER0 **RTCEN** DACEN **ADCEN** SAU1EN SAU0EN TAU1EN TAU0EN

DACEN	Control of D/A converter input clock
0	Stops supply of input clock. • SFR used by the D/A converter cannot be written. • The D/A converter is in the reset status.
1	Supplies input clock. • SFR used by the D/A converter can be read/written.

Note 78K0R/LG3, 78K0R/LH3 only

(2) D/A converter mode register (DAM)

This register controls the operation of the D/A converter.

DAM can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation clears this register to 00H.

Figure 11-3. Format of D/A Converter Mode Register (DAM)

Address: FFF5CH After reset: 00H R/W Symbol 7 6 <5> <4> 3 2 1 0 DACE1 0 DAREF DARES1 DARES0 DAM DACE0 DAMD1 DAMD0

DAREF	Positive reference voltage supply selection of D/A converter ^{Note1}		
0	AV _{DD1} (power supply for D/A converter analog circuit)		
1	VREFOUT (voltage reference output) Note2 / AVREFP (external voltage reference input)		

DACEn	D/A conversion operation Control (n = 0, 1)	
0	Stops conversion operation	
1	Enables conversion operation	

DARESn	D/A converter resolution selection (n = 0, 1)
0	8-bit
1	12-bit

DAMDn	D/A converter operation mode selection (n = 0, 1)		
0	lormal mode		
1	Real-time output mode		

- **Notes 1.** The reference voltage of the D/A converter cannot be specified separately for each channel because it is common to both channels.
 - To use an output voltage of the voltage reference for the positive reference voltage of the D/A converter (DAREFP), start operating the voltage reference before setting the D/A conversion operation (see CHAPTER 13 VOLTAGE REFERENCE). Furthermore, do not change the voltage reference setting during the D/A conversion operation.

Remark The positive reference voltage of the D/A converter is as follows, according to the DAREF, VRSEL and VRON settings.

Table 11-2. Settings of DAREF, VRSEL and VRON

DAREF	VRSEL	VRON	Positive reference voltage of D/A converter (DAREFP)		
0	×	×	AV _{DD1}		
1	0	0	AVREFP		
1	1	1	VREFOUT		

×: don't care




(3) D/A conversion value setting registers W0, W1 (DACSW0, DACSW1)

These registers are used to set an analog voltage value to be output to the ANO0 and ANO1 pins, when the D/A converter is used.

DACSW0 and DACSW1 can be read by a 16-bit memory manipulation instruction.

Reset signal generation clears these registers to 0000H.

Figure 11-4. Format of D/A Conversion Value Setting Registers W0, W1 (DACSW0, DACSW1)



Caution Rewriting DACSWn during A/D conversion is prohibited when both the positive reference voltage of the A/D converter (ADREFP) and the positive reference voltage of the D/A converter (DAREFP) are the voltage reference output (VRSEL = 1 and DAREF = 1). Rewrite it when conversion operation is stopped (ADCS = 0).

- **Remarks 1.** The relations between the resolutions and analog output voltages (V_{ANOn}) of the D/A converter are as follows.
 - 8-bit resolution (DARESn = 0):

Vanon = Reference voltage for D/A converter × (DACSWn7 to DACSWn0) /256

• 12-bit resolution (DARESn = 1):

Vanon = Reference voltage for D/A converter × (DACSWn11 to DACSWn0) /4096

2. n = 0, 1


(4) D/A conversion value setting registers 0, 1 (DACS0, DACS1)

These registers are used to set the analog voltage values to be output to the ANO0 and ANO1 pins when the D/A converter is used at 8-bit resolution.

DACS0 and DACS1 can be read by an 8-bit memory manipulation instruction.

Reset signal generation clears these registers to 00H.

Figure 11-5. Format of D/A Conversion Value Setting Registers 0, 1 (DACS0, DACS1)



- **Remarks 1.** The relations between the resolutions and analog output voltages (V_{ANOn}) of the D/A converter are as follows.
 - 8-bit resolution (DARESn = 0):

Vanon = Reference voltage for D/A converter × (DACSn7 to DACSn0) /256

2. n = 0, 1

11.4 Operation of D/A Converter

11.4.1 Operation in normal mode

D/A conversion is performed using write operation to the DACSn register as the trigger. The setting method is described below.

- <1> Set bit 6 (DACEN) of peripheral enable register 0 (PER0) to 1 to start the supply of the input clock to the D/A converter.
- <2> Set the DAMDn bit of the D/A converter mode register (DAM) to 0 (normal mode).
- <3> Use the bit 6 (DAREF) of the DAM register to select the D/A converter reference voltage supply on the positive side.
- <4> Use the DARESn bit of the DAM register to select the resolution of the D/A converter.
- <5> Set the analog voltage value to be output to the ANOn pin to the D/A conversion value setting register Wn (DACSWn) or D/A conversion value setting register n (DACSn).
- Steps <1> and <5> above constitute the initial settings.
- <6> Set the DACEn bit of the DAM register to 1 (D/A conversion enable).

 After the wait time (20 μ s or more) elapses, D/A conversion starts, and then, after the settling time (18 μ s (max.)) elapses, the D/A converted analog voltage value is output from the ANOn pin.
- <7> To perform subsequent D/A conversions, write to the DACSWn or DACSn register.
 - The previous D/A conversion result is held until the next D/A conversion is performed.
 - When the DACEn bit of the DAM register is set to 0 (D/A conversion operation stop), D/A conversion stops, the ANOn pin goes into a high-impedance state when the PM11n bit of the PM11 register = 1 (input mode), and the ANOn pin outputs the set value of the P11 register when the PM11n bit = 0 (output mode).
- Cautions 1. Even if 1, 0, and then 1 is set to the DACEn bit, there is a wait after 1 is set for the last time.
 - 2. If the DACSWn or DACSn register is rewritten during the settling time, D/A conversion is aborted and reconversion by using the rewritten values starts.

Remark n = 0, 1

11.4.2 Operation in real-time output mode

D/A conversion is performed using the interrupt request signals (INTTM04 and INTTM05) Note of timer channels 4 and 5 as triggers.

The setting method is described below.

Note Channel 0 of the D/A converter: INTTM04 Channel 1 of the D/A converter: INTTM05

- <1> Set bit 6 (DACEN) of peripheral enable register 0 (PER0) to 1 to start the supply of the input clock to the D/A converter.
- <2> Set the DAMDn bit of the D/A converter mode register (DAM) to 0 (normal mode).
- <3> Use the bit 6 (DAREF) of the DAM register to select the D/A converter reference voltage supply on the positive side.
- <4> Use the DARESn bit of the DAM register to select the resolution of the D/A converter.
- <5> Set the analog voltage value to be output to the ANOn pin to the D/A conversion value setting register Wn (DACSWn) or D/A conversion value setting register n (DACSn).

- <6> Set the DACEn bit of the DAM register to 1 (D/A conversion enable).
 - After the wait time (20 μ s or more) elapses, D/A conversion starts, and then, after the settling time (18 μ s (max.)) elapses, the D/A converted analog voltage value is output from the ANOn pin.
- <7> Set the DAMDn bit of the DAM register to 1 (real-time output mode). Steps <1> to <7> above constitute the initial settings.
- <8> Operate timer channel m.
- <9> Generation of the INTTM0m signals starts D/A conversion and the D/A converted analog voltage value will be output from the ANOn pin after a settling time (18 μ s (max.)) has elapsed.
- <10> Afterward, the value set to the DACSWn or DACSn register will be output at the generation timing of the INTTM0m signals.
 - Set the analog voltage value to be output to the ANOn pin, to the DACSWn or DACSn register before performing the next D/A conversion (INTTM0m signal are generated).
 - When the DACEn bit of the DAM register is set to 0 (D/A conversion operation stop), D/A conversion stops, the ANOn pin goes into a high-impedance state when the PM11n bit of the PM11 register = 1 (input mode), and the ANOn pin outputs the set value of the P11 register when the PM11n bit = 0 (output mode).
- Cautions 1. Even if 1, 0, and then 1 is set to the DACEn bit, there is a wait after 1 is set for the last time.
 - 2. Make the interval between each generation of the INTTM0m signal longer than the settling time. If an INTTM0m signal is generated during the settling time, D/A conversion is aborted and reconversion starts.
 - 3. Even if the generation of the INTTM0m signal and rewriting the DACSWn or DACSn register conflict, the D/A conversion result is output.

Remark n = 0.1

11.5 Cautions for D/A Converter

Observe the following cautions when using the D/A converter.

- (1) The digital port I/O function, which is the alternate function of the ANO0 and ANO1 pins, does not operate during D/A conversion.
 - When the P11 register is read during D/A conversion, 0 is read in input mode and the set value of the P11 register is read in output mode. If the digital output mode is set, no output data is output to pins.
- (2) The operation of the D/A converter continues in the HALT and STOP mode. To lower the power consumption, therefore, clear the DACEn bit of the DAM register to 0 (D/A conversion stop), and execute HALT or STOP instruction.
- (3) Rewriting DACSWn (n = 0, 1) during A/D conversion is prohibited when both the positive reference voltage of the A/D converter (ADREFP) and the positive reference voltage of the D/A converter (DAREFP) are the voltage reference output (VREFOUT) (VRSEL = 1 and DAREF = 1). Rewrite it when conversion operation is stopped (ADCS = 0).

Remark n = 0, 1, m = 4, 5



CHAPTER 12 OPERATIONAL AMPLIFIER (µ PD78F150xA only)

Item	78K0R/LF3 (μPD78F150nA: n = 0 to 2)	78K0R/FG3 (μPD78F150nA: n = 3 to 5)	78K0R/LH3 (μPD78F150nA: n = 6 to 8)	
	80 pins	100 pins	128 pins	
Operational amplifier	2 ch (operational amplifiers 0, 1)	3 ch (operational amplifiers 0 to 2)		

12.1 Function of Operational Amplifier

Operational amplifiers are mounted onto products of 78K0R/Lx3 microcontrollers. The operational amplifiers have the following modes.

Single AMP mode

The difference in potential of analog voltages input from two pins (AMPn- and AMPn+ pins) is amplified and the amplified voltage is output from the AMPnO pin.

The amplified voltage can be used as an analog input of the A/D converter, because the AMPnO pin is alternatively used with analog input pin of the A/D converter.

Remark 78K0R/LF3: n = 0, 178K0R/LG3, 78K0R/LH3: n = 0 to 2

12.2 Configuration of Operational Amplifier

The operational amplifiers consist of the following hardware.

Table 12-1. Configuration of Operational Amplifiers

Item	Configuration
Operational amplifier input	AMPn- pin, AMPn+ pin
Operational amplifier output	AMPnO pin
Control registers	Peripheral enable register 0 (PER0) Operational amplifier control register (OAC) A/D configuration register (ADPC) Port mode registers 2, 15 (PM2, PM15)

Remark 78K0R/LF3: n = 0, 178K0R/LG3, 78K0R/LH3: n = 0 to 2

Jun 20, 2011




Figure 12-1. Block Diagram of Operational Amplifier

Remark 78K0R/LF3: Operational amplifiers 0, 1 78K0R/LG3, 78K0R/LH3: Operational amplifiers 0 to 2

12.3 Amplifier Registers Used in Operational Amplifier

The operational amplifiers use the following four registers.

- Peripheral enable register 0 (PER0)
- Operational amplifier control register (OAC)
- A/D port configuration register (ADPC)
- Port mode registers 2, 15 (PM2, PM15)

(1) Peripheral enable register 0 (PER0)

PER0 is used to enable or disable use of each peripheral hardware macro. Clock supply to a hardware macro that is not used is stopped in order to reduce the power consumption and noise.

When the operational amplifier is used, be sure to set bit 5 (ADCEN) of this register to 1.

PER0 can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation clears this register to 00H.

Figure 12-2. Format of Peripheral Enable Register 0 (PER0)

Address: F0	00F0H After	reset: 00H	R/W						
Symbol	<7>	<6>	<5>	<4>	<3>	<2>	<1>	<0>	_
PER0	RTCEN	DACEN	ADCEN	IICAEN ^{Note}	SAU1EN	SAU0EN	TAU1EN	TAU0EN	

ADCEN	Control of A/D converter, operational amplifier, and voltage reference input clock
0	Stops input clock supply. SFR used by the A/D converter, operational amplifier, and voltage reference cannot be written. The A/D converter, operational amplifier, and voltage reference is in the reset status.
1	Supplies input clock. SFR used by the A/D converter, operational amplifier, and voltage reference can be read and written.

Note 78K0R/LG3, 78K0R/LH3 only

Caution When setting operational amplifier, be sure to set ADCEN to 1 first. If ADCEN = 0, writing to a control register of operational amplifier is ignored, and, even if the register is read, only the default value is read

(2) Operational amplifier control register (OAC)

This register controls the operations of operational amplifiers 0 to 2. OAC can be set by a 1-bit or 8-bit memory manipulation instruction. Reset signal generation clears this register to 00H.

Remark 78K0R/LF3: Operational amplifiers 0, 1 78K0R/LG3, 78K0R/LH3: Operational amplifiers 0 to 2

Figure 12-3. Format of Operational Amplifier Control Register (OAC)

Address: FFF33H After reset: 00H R/W

Symbol	7	6	5	4	3	2	1	0
OAC	0	0	0	0	0	OAEN2	OAEN1	OAEN0

OAEN2	Operational amplifier 2 operation control					
0	Stops operational amplifier 2 operation					
1	Enables operational amplifier 2 operation					

OAEN1	Operational amplifier 1 operation control							
0	ps operational amplifier 1 operation							
1	1 Enables operational amplifier 1 operation							

OAEN0	Operational amplifier 1 operation control					
0	Stops operational amplifier 0 operation					
1	1 Enables operational amplifier 0 operation					

Cautions 1. Use the ADPC register to specify as analog inputs the pins to be used with operational amplifiers.

2. When using as digital inputs the pins of ports 2 and 15, which are not used with operational amplifiers, when the operational amplifiers are used, make sure that the input levels are fixed.

(3) A/D port configuration register (ADPC)

This register switches the ANI0/AMP0-/P20 to ANI7/AMP2O/P27, ANI8/AMP2+/P150 to ANI10/P152, and ANI15/AVREFM/P157 pins to analog input of A/D converter or digital I/O of port. Set pins to be used with operational amplifiers to the analog input.

ADPC can be set by an 8-bit memory manipulation instruction.

Reset signal generation sets this register to 10H.

Remark 78K0R/LF3: ANI0-ANI6, ANI15 78K0R/LG3, 78K0R/LH3: ANI0-ANI10, ANI15

Figure 12-4. Format of A/D Port Configuration Register (ADPC)

Address	: F0017H	After reset: 10H	R/W						
Symbol	7	6	5	4	3	2	1	0	
ADPC	0	0	0	ADPC4	ADPC3	ADPC2	ADPC1	ADPC0	

	ADP	ADP	ADP	ADP	ADP				Ana	log inpu	t (A)/dig	ital I/O (D) switc	hing			
	C4	СЗ	C2	C1	C0		Port	15					Por	t 2			
						ANI15 /AV _{REFM}	ANI10 /P152	ANI9 /P151	ANI8 /AMP2+	ANI7 /AMP2O	ANI6 /AMP2-	ANI5 /AMP1+	ANI4 /AMP10	ANI3 /AMP1-	ANI2 /AMP0+	ANI1 /AMP0O	ANIO /AMP0-
						/P157			/P150	/P27	/P26	/P25	/P24	/P23	/P22	/P21	/P20
	0	0	0	0	0	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α
	0	0	0	0	1	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	D
	0	0	0	1	0	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	D	D
	0	0	0	1	1	Α	Α	Α	Α	Α	Α	Α	Α	Α	D	D	D
	0	0	1	0	0	Α	Α	Α	Α	Α	Α	Α	Α	D	D	D	D
	0	0	1	0	1	Α	Α	Α	Α	Α	Α	Α	D	D	D	D	D
	0	0	1	1	0	Α	Α	Α	Α	Α	Α	D	D	D	D	D	D
Note→	0	0	1	1	1	Α	Α	Α	Α	Α	D	D	D	D	D	D	D
Note→	0	1	0	0	0	Α	Α	Α	Α	D	D	D	D	D	D	D	D
Note→	0	1	0	0	1	Α	Α	Α	D	D	D	D	D	D	D	D	D
Note→	0	1	0	1	0	Α	Α	D	D	D	D	D	D	D	D	D	D
	0	1	1	1	1	Α	D	D	D	D	D	D	D	D	D	D	D
	1	0	0	0	0	D	D	D	D	D	D	D	D	D	D	D	D
	Ot	her th	nan th	e abo	ve	Setting	prohibi	ted									

Note This setting is prohibited for 78K0R/LF3.

Caution Set pins to be used with operational amplifiers in the input mode by using port mode registers 2 and 15 (PM2, PM15).

(4) Port mode registers 2, 15 (PM2, PM15)

When using ANI0/AMP0-/P20 to ANI7/AMP2O/P27, ANI8/AMP2+/P150 to ANI10/P152 and ANI15/AVREFM/P157 pins for analog input port, set PM20 to PM27, PM150 to PM152, and P157 to 1. The output latches of P20 to P27, P150 to P152 and P157 at this time may be 0 or 1.

If PM20 to PM27, PM150 to PM152 and PM157 are set to 0, they cannot be used as analog input port pins.

PM2 and PM15 can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation sets these registers to FFH.

Remark 78K0R/LF3: ANI0-ANI6, ANI15 78K0R/LG3, 78K0R/LH3: ANI0-ANI10, ANI15

Caution If a pin is set as an analog input port, not the pin level but "0" is always read.

Figure 12-5. Formats of Port Mode Registers 2, 15 (PM2, PM15)

• 78K0F	R/LF3							
Address	: FFF22H A	fter reset: FFH	R/W					
Symbol	7	6	5	4	3	2	1	0
PM2	1	PM26	PM25	PM24	PM23	PM22	PM21	PM20
-								
Address:	FFF2FH A	fter reset: FFH	R/W					
Symbol	7	6	5	4	3	2	1	0
PM15	PM157	1	1	1	1	1	1	1
_								
• 78K0F	R/LG3, 78K0F	R/LH3						
Address	: FFF22H A	fter reset: FFH	R/W					
Symbol	7	6	5	4	3	2	1	0
PM2	PM27	PM26	PM25	PM24	PM23	PM22	PM21	PM20
Address:	FFF2FH A	fter reset: FFH	R/W					
Symbol	7	6	5	4	3	2	1	0
PM15	PM157	1	1	1	1	PM152	PM151	PM150
_								
	PMmn		Pmn pin	I/O mode sele	ction (mn = 20	to 27, 150 to 15	52, 157)	
	0	Output mode	(output buffer o	n)				
	1	Input mode (o	utput buffer off)					

The ANIO/AMP0-/P20 to ANI7/AMP2O/P27, ANI8/AMP2+/P150 to ANI10/P152 and ANI15/AVREFM/P157 pins are as shown below depending on the settings of ADPC, ADS, PM2, PM15, OAENn bit and ADREF bit.

Table 12-2. Setting Functions of ANI0/AMP0-/P20, ANI2/AMP0+/P22, ANI3/AMP1-/P23, ANI5/AMP1+/P25, ANI6/AMP2-/P26, and ANI8/AMP2+/P150 Pins

ADPC register	PM2 and PM15 registers	OAENn bit	ADS register	ANI0/AMP0-/P20, ANI2/AMP0+/P22, ANI3/AMP1- /P23, ANI5/AMP1+/P25, ANI6/AMP2-/P26, and ANI8/AMP2+/P150 Pins
Digital I/O	Input mode	0	_	Digital input
selection		1	-	Setting prohibited
	Output mode	0	_	Digital output
		1	_	Setting prohibited
Analog input	Input mode	0	Selects ANI.	Analog input (to be converted)
selection			Does not select ANI.	Analog input (not to be converted)
		1	Selects ANI.	Setting prohibited
			Does not select ANI.	Operational amplifier input
	Output mode	_	_	Setting prohibited

Remark 78K0R/LF3: ANI0/AMP0-/P20, ANI2/AMP0+/P22, ANI3/AMP1-/P23,

ANI5/AMP1+/P25, n = 0, 1

78K0R/LG3, 78K0R/LH3: ANIO/AMP0-/P20, ANI2/AMP0+/P22, ANI3/AMP1-/P23,

ANI5/AMP1+/P25, ANI6/AMP2-/P26, ANI8/AMP2+/P150, n=0 to 2

Caution When an operational amplifier is used, AMPn+, AMPn-, and AMPnO pins are used, so the alternative analog input functions cannot be used.

Table 12-3. Setting Functions of ANI1/AMP0O/P21, ANI4/AMP1O/P24, and ANI7/AMP2O/P27 Pins

ADPC register	PM2 register	OAENn bit	ADS register	ANI1/AMP0O/P21, ANI4/AMP1O/P24, and ANI7/AMP2O/P27 Pins
Digital I/O	Input mode	0	-	Digital input
selection		1	_	Setting prohibited
	Output mode	0	-	Digital output
		1	_	Setting prohibited
Analog input	Input mode	0	Selects ANI.	Analog input (to be converted)
selection			Does not select ANI.	Analog input (not to be converted)
		1	Selects ANI.	Operational amplifier output (not to be converted)
			Does not select ANI.	Operational amplifier output (to be converted)
	Output mode	-	_	Setting prohibited

Remark 78K0R/LF3: ANI1/AMP0O/P21, ANI4/AMP1O/P24, n = 0, 1

78K0R/LG3, 78K0R/LH3: ANI1/AMP0O/P21, ANI4/AMP1O/P24, and ANI7/AMP2O/P27, n = 0 to 2

Caution When an operational amplifier is used, AMPn+, AMPn-, and AMPnO pins are used, so the alternative analog input functions cannot be used. The operational amplifier output signals, however, can be used as analog inputs.

Table 12-4. Setting Functions of ANI9/P151 and ANI10/AM152 Pins

ADPC	PM15 register	ADS register	ANI9/P151 and ANI10/AM152 Pins
register			
Digital I/O	Input mode	-	Digital input
selection	Output mode	-	Digital output
Analog input	Input mode	Selects ANI.	Analog input (to be converted)
selection		Does not select ANI.	Analog input (not to be converted)
	Output mode	_	Setting prohibited

Remark 78K0R/LF3: ANI9/P151 and ANI10/AM152 are not mounted.

78K0R/LG3, 78K0R/LH3: ANI9/P151, ANI10/AM152

Table 12-5. Setting Functions of ANI15/AVREFM/P157 Pin

ADPC	PM15 register	ADREF bit	ADS register	ANI15/AVREFM/P157 Pin
register				
Digital I/O	Input mode	0	-	Digital input
selection		1	-	Setting prohibited
	Output mode	0	-	Digital output
		1	_	Setting prohibited
Analog input	Input mode	0	Selects ANI.	Analog input (to be converted)
selection			Does not select ANI.	Analog input (not to be converted)
		1	-	Negative reference voltage input of A/D converter
	Output mode	=	_	Setting prohibited

12.4 Operational Amplifier Operations

The operational amplifiers 0 to 2 have the following mode.

• Single AMP mode (operational amplifiers 0 to 2)

12.4.1 Single AMP Mode

In single amplifier mode, the difference in potential of analog voltages input from two pins (AMPn- and AMPn+ pins) is amplified and the amplified voltage is output from the AMPnO pin. The gain is determined by externally connecting a resistor or the like.

The amplified voltage can be used as an analog input of the A/D converter, because the AMPnO pin is alternatively used with analog input pin of the A/D converter.

The procedure for starting operation in single amplifier mode is described below.

- <1> Set bit 5 (ADCEN) of peripheral enable register 0 (PER0) to 1 to start the supply of the input clock to the operational amplifier.
- <2> Use the A/D port configuration register (ADPC) to set the pins (AMPn-, AMPn+, AMPnO) to be used in single amplifier mode as analog inputs.
- <3> Use the port mode register x (PMx) to set the pins (AMPn-, AMPn+, AMPnO) to be used in single amplifier mode to input mode.
- <4> Set (1) the OAENn bit of operational amplifier control register (OAC) and enable operation in single amplifier mode.
- <5> Use software to wait until the operational amplifier stabilizes (turn-on time: 20 μ s (MAX.)).

Caution To use as an input of the A/D converter a voltage that has been amplified in single amplifier mode, enable operation in single amplifier mode before selecting an analog input channel by using the ADS register.

Remark 78K0R/LF3: n = 0, 1, x = 2

78K0R/LG3, 78K0R/LH3: n = 0 to 2, x = 2, 15



CHAPTER 13 VOLTAGE REFERENCE (µ PD78F150xA only)

13.1 Function of Voltage Reference

The voltage reference is mounted onto all 78K0R/Lx3 microcontroller products. The Voltage Reference has the following modes.

• Reference voltage output mode

A reference voltage is output from the VREFOUT pin. Furthermore, the generated reference voltage is supplied to the internal A/D and D/A converters. 2.0 V (TYP.) or 2.5 V (TYP.) can be selected as the output voltage.

13.2 Configuration of Voltage Reference


The voltage reference consists of the following hardware.

Table 13-1. Configuration of Voltage Reference

Item	Configuration
Reference voltage output	VREFOUT pin
Control registers	Peripheral enable registers 0 (PER0) Analog reference voltage control register (ADVRC)

Figure 13-1. Block Diagram of Voltage Reference

Positive reference voltage of A/D converter and D/A converter



13.3 Amplifier Registers Used in Voltage Reference

The voltage reference uses the following two registers.

- Peripheral enable register 0 (PER0)
- Analog reference voltage control register (ADVRC)

(1) Peripheral enable register 0 (PER0)

PER0 is used to enable or disable use of each peripheral hardware macro. Clock supply to a hardware macro that is not used is stopped in order to reduce the power consumption and noise.

When the voltage reference is used, be sure to set bit 5 (ADCEN) of this register to 1.

PER0 can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation clears this register to 00H.

Figure 13-2. Format of Peripheral Enable Register 0 (PER0)

Address: F0	0F0H After	reset: 00H	R/W					
Symbol	<7>	<6>	<5>	<4>	<3>	<2>	<1>	<0>
PER0	RTCEN	DACEN	ADCEN	IICAEN ^{Note}	SAU1EN	SAU0EN	TAU1EN	TAU0EN

ADCEN	Control of A/D converter, operational amplifier, and voltage reference input clock
0	Stops input clock supply. SFR used by the A/D converter, operational amplifier, and voltage reference cannot be written. The A/D converter, operational amplifier, and voltage reference is in the reset status.
1	Supplies input clock. • SFR used by the A/D converter, operational amplifier, and voltage reference can be read and written.

Note 78K0R/LG3, 78K0R/LH3 only

Caution When setting voltage reference, be sure to set ADCEN to 1 first. If ADCEN = 0, writing to a control register of voltage reference is ignored, and, even if the register is read, only the default value is read.

(2) Analog reference voltage control register (ADVRC)

This register is used to select the reference voltage supplies of the A/D and D/A converters, control the operation of the input gate voltage boost circuit for the A/D converter, and control the voltage reference (VR) operation.

ADVRC can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation clears this register to 00H.

Figure 13-3. Format of Analog Reference Voltage Control Register (ADVRC)

Address:	FFF36H A	After reset: 00H	R/W						
Symbol	7	6	5	4	3	2	1	0	
ADVRC	ADREF	0	0	0	VRSEL	0	VRGV	VRON	

ADREF	Negative reference voltage supply of A/D converter selection
0	AVss
1	AV _{REFM} (external voltage reference input)

VRSEL	VRGV	VRON	Positive reference voltage supplies selection of A/D and D/A converters	Operation control of voltage reference	Output voltage selection of voltage reference	Operation control of input gate voltage boost circuit for A/D	Relationship with the conversion mode used		
						converter			
0	0	0	AV _{REFP} (external voltage	Stops operation	2.5 V	Stops operation	Can be set in normal mode 1.		
0	1	0	reference input)	(Hi-Z)	2.0 V	Enables operation	Can be set in normal mode 2 or low voltage mode.		
1	0	0	VREFOUT (voltage reference output)	Stops operation (pull-down output)	2.5 V	Stops operation	-		
1	0	1		Enables operation	2.5 V	Enables operation	Can be set in normal mode 2 or low voltage mode.		
1	1	0		Stops operation (pull-down output)	2.0 V		-		
1	1	1		Enables operation	2.0 V		Can be set in normal mode 2 or low voltage mode.		
Ot	her than the abo	ove	Setting prohibited						

- Cautions 1. During voltage reference operation, be sure to connect a tantalum capacitor (capacitance: 10 μF±30 %, ESR: 2 Ω (max.), ESL: 10 nH (max.)) and a ceramic capacitor (capacitance: 0.1 μF±30 %, ESR: 2 Ω (max.), ESL: 10 nH (max.)) to the VREFOUT/AVREFP pin for stabilizing the reference voltage. Furthermore, do not apply a voltage from the VREFOUT/AVREFP pin during voltage reference operation.
 - 2. To use voltage reference output (VREFOUT) to the positive reference voltage of the A/D converter (ADREFP) and the positive reference voltage of the D/A converter (DAREFP), be sure to set VRON to 1 after setting VRSEL to 1.

- Cautions 3. Rewriting DACSWn (n = 0, 1) during A/D conversion is prohibited when both the positive reference voltage of the A/D converter (ADREFP) and the positive reference voltage of the D/A converter (DAREFP) are the voltage reference output (VREFOUT) (VRSEL = 1 and DAREF = 1). Rewrite it when conversion operation is stopped (ADCS = 0).
 - 4. Do not change the output voltage of the reference voltage by using VRGV during the voltage reference operation (VRON = 1).

13.4 Voltage Reference Operations

The voltage reference has the following mode.

• Reference voltage output mode

A reference voltage is output from the VREFOUT pin. Furthermore, the generated reference voltage is supplied to the internal A/D and D/A converters. 2.0 V (TYP.) or 2.5 V (TYP.) can be selected as the output voltage.

13.4.1 Reference voltage output mode

The procedure for starting operation is described below.

- <1> Set bit 5 (ADCEN) of peripheral enable register 0 (PER0) to 1 to start the supply of the input clock to the voltage reference.
- <2> Set bit 3 (VRSEL) of the analog reference voltage control register (ADVRC) to 1. The positive reference voltage of both the A/D and D/A converters or only the A/D converter is set to voltage reference output.
- <3> Specify the reference voltage value by using bit 1 (VRGV) of ADVRC.
- <4> Enable voltage reference operation by setting bit 0 (VRON) of ADVRC to 1.
- <5> Use software to wait until the voltage reference operation stabilizes (settling time: 17 ms (max.)).

13.5 Cautions for Voltage Reference

Observe the following cautions when using the voltage reference.

• The VREFOUT output voltage can be used only as the positive reference voltage of the internal A/D and D/A converters of the microcontroller. Do not connect an external circuit other than a tantalum capacitor (capacitance: 10 μ F±30 %, ESR: 2 Ω (max.), ESL: 10 nH (max.)) and a ceramic capacitor (capacitance: 0.1 μ F±30 %, ESR: 2 Ω (max.), ESL: 10 nH (max.)) to the VREFOUT pin for stabilizing the reference voltage.

CHAPTER 14 SERIAL ARRAY UNIT

The serial array unit has four serial channels per unit and can use two or more of various serial interfaces (3-wire serial (CSI), UART, and simplified I^2C) in combination.

Function assignment of each channel supported by the 78K0R/Lx3 microcontrollers is as shown below (channels 2 and 3 of unit 1 are dedicated to UART3 (supporting LIN-bus)).

• 78K0R/LF3

Unit	Channel	Used as CSI	Used as UART	Used as Simplified I ² C		
0	2	CSI10	UART1	IIC10		
	3 -			-		
1	0	CSI20	UART2	IIC20		
	1	-		-		
	2	-	UART3 (supporting LIN-bus)	-		
	3	_		_		

• 78K0R/LG3

Unit	Channel	Used as CSI	Used as UART	Used as Simplified I ² C		
0	0	CSI00	UART0	=		
	1	-		-		
	2	CSI10	UART1	IIC10		
	3	-		=		
1	0	CSI20	UART2	IIC20		
	1	-		=		
	2		UART3 (supporting LIN-bus)	_		
	3	-		_		

• 78K0R/LH3

Unit	Channel	Used as CSI	Used as UART	Used as Simplified I ² C		
0	0	CSI00	UART0	=		
	1	CSI01		=		
	2	CSI10	UART1	IIC10		
	3	=		=		
1	0	CSI20	UART2	IIC20		
	1 – 2 –			=		
			UART3 (supporting LIN-bus)	-		
	3			-		

(Example of combination) When "UART0" is used for channels 0 and 1 of unit 0, CSI00 and CSI01 cannot be used, but CSI10, UART1, or IIC10 can be used.



14.1 Functions of Serial Array Unit

Each serial interface supported by the 78K0R/Lx3 microcontrollers has the following features.

14.1.1 3-wire serial I/O (CSI00, CSI01, CSI10, CSI20)

This is a clocked communication function that uses three lines: serial clock (SCK) and serial data (SI and SO) lines.

[Data transmission/reception]

- · Data length of 7 or 8 bits
- · Phase control of transmit/receive data
- MSB/LSB first selectable
- · Level setting of transmit/receive data

[Clock control]

- Master/slave selection
- Phase control of I/O clock
- · Setting of transfer period by prescaler and internal counter of each channel

[Interrupt function]

Transfer end interrupt/buffer empty interrupt

[Error detection flag]

Overrun error

14.1.2 UART (UARTO, UART1, UART2, UART3)

This is a start-stop synchronization function using two lines: serial data transmission (TxD) and serial data reception (RxD) lines. It transmits or receives data in asynchronization with the party of communication (by using an internal baud rate). Full-duplex UART communication can be realized by using two channels, one dedicated to transmission (even channel) and the other to reception (odd channel).

[Data transmission/reception]

- Data length of 5, 7, or 8 bits
- Select the MSB/LSB first
- · Level setting of transmit/receive data and select of reverse
- · Parity bit appending and parity check functions
- Stop bit appending

[Interrupt function]

- Transfer end interrupt/buffer empty interrupt
- Error interrupt in case of framing error, parity error, or overrun error

[Error detection flag]

• Framing error, parity error, or overrun error

The LIN-bus is accepted in UART3 (2 and 3 channels of unit 1)

[LIN-bus functions]

- · Wakeup signal detection
- Sync break field (SBF) detection
- Sync field measurement, baud rate calculation

External interrupt (INTP0) or timer array unit (TAU) is used.

14.1.3 Simplified I²C (IIC10, IIC20)

This is a clocked communication function to communicate with two or more devices by using two lines: serial clock (SCL) and serial data (SDA). This simplified I²C is designed for single communication with a device such as EEPROM, flash memory, or A/D converter, and therefore, it functions only as a master and does not have a function to detect wait

Make sure by using software, as well as operating the control registers, that the AC specifications of the start and stop conditions are observed.

[Data transmission/reception]

- Master transmission, master reception (only master function with a single master)
- ACK output function^{Note} and ACK detection function
- Data length of 8 bits (When an address is transmitted, the address is specified by the higher 7 bits, and the least significant bit is used for R/W control.)
- · Manual generation of start condition and stop condition

[Interrupt function]

• Transfer end interrupt

[Error detection flag]

· Parity error (ACK error)

[Functions not supported by simplified I2C]

- Slave transmission, slave reception
 - · Arbitration loss detection function
 - · Wait detection functions

Note An ACK is not output when the last data is being received by writing 0 to the SOEmn (SOEm register) bit and stopping the output of serial communication data. See 14.7.3 (2) Processing flow for details.

Remarks 1. To use an I²C bus of full function, see CHAPTER 15 SERIAL INTERFACE IICA.

2. m: Unit number (m = 0, 1), n: Channel number (n = 0, 2), mn = 02, 10

14.2 Configuration of Serial Array Unit

Serial array unit includes the following hardware.

Table 14-1. Configuration of Serial Array Unit

Item	Configuration
Shift register	8 bits
Buffer register	Lower 8 bits of serial data register mn (SDRmn) ^{Note}
Serial clock I/O	SCK00, SCK01, SCK10, SCK20 pins (for 3-wire serial I/O), SCL10, SCL20 pins (for simplified I^2C)
Serial data input	SI00, SI01, SI10, SI20 pins (for 3-wire serial I/O), RxD0, RxD1, RxD2 pins (for UART), RxD3 pin (for UART supporting LIN-bus)
Serial data output	SO00, SO01, SO10, SO20 pins (for 3-wire serial I/O), TxD0, TxD1, TxD2 pins (for UART), TxD3 pin (for UART supporting LIN-bus), output controller
Serial data I/O	SDA10, SDA20 pins (for simplified I ² C)
Control registers	<registers block="" of="" setting="" unit=""> Peripheral enable register 0 (PER0) Serial clock select register m (SPSm) Serial channel enable status register m (SEm) Serial channel start register m (SSm) Serial channel stop register m (STm) Serial output enable register m (SOEm) Serial output register m (SOm) Serial output level register m (SOLm) Input switch control register (ISC) Noise filter enable register 0 (NFEN0)</registers>
	<registers channel="" each="" of=""> Serial data register mn (SDRmn) Serial mode register mn (SMRmn) Serial communication operation setting register mn (SCRmn) Serial status register mn (SSRmn) Serial flag clear trigger register mn (SIRmn) Port input mode registers 1, 7 (PIM1, PIM7) Port output mode registers 1, 7, 8 (POM1, POM7, POM8) Port mode registers 1, 5, 7, 8 (PM1, PM5, PM7, PM8) Port registers 1, 5, 7, 8 (P1, P5, P7, P8) </registers>

Note The lower 8 bits of the serial data register mn (SDRmn) can be read or written as the following SFR, depending on the communication mode.

- CSIp communication ... SIOp (CSIp data register)
- UARTq reception ... RXDq (UARTq receive data register)
- UARTq transmission ... TXDq (UARTq transmit data register)
- IICr communication ... SIOr (IICr data register)

Remark m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3), p: CSI number (p = 00, 01, 10, 20), q: UART number (q = 0 to 3), r: IIC number (r = 10, 20)

Figure 14-1. Block Diagram of Serial Array Unit 0

Figure 14-1 shows the block diagram of serial array unit 0.

Noise filter enable Serial output register 0 (SO0) register 0 (NFEN0) SNFEN SNFEN CKO02 CKO01 CKO00 0 SO02 SO01 SO00 Peripheral enable register 0 (PER0) Serial channel enable status register 0 (SE0) SE03 SE02 SE01 SE00 PRS 010 PRS 002 PRS PRS 001 000 SAU0EN Serial channel start SS03 SS02 SS01 SS00 register 0 (SS0) ST03 ST02 ST01 ST00 egister 0 (ST0) Serial output enable register 0 (SOE0) 0 SOE02 SOE01 SOE0 Serial output level register 0 (SOL0) 0 0 INTTM02 fcLk/21 Selector Selector Serial data register 00 (SDR00) Channel 0 CKO CKOO PM82 (Clock division setting block) (Buffer register block) Serial data output pin (when CSI00: SO00) (when UART0: TxD0) Selector controller Selector Shift register Output Serial clock I/O pin when CSI00: SCK00) ⊚ Edge Clock Serial transfer end interrupt (when CSI00: INTCSI00) (when UART0: INTST0) Communication controlle PM80 Output latch (P80) Mode selection Serial flag clear trigger register 00 (SIR00) CSI00 or UART0 (for transmission) FECT PECT OVCT Serial data input pin (when CSI00: SI00) © when UART0: RxD0) Edge/level detection Clear Communication SNEENOO CKS00 CCS00 STS00 MD002 MD001 Error controller Serial mode register 00 (SMR00) Error TXE RXE 00 00 DAP CKP 00 00 PTC DIR 000 00 SLC SLC 001 000 BFF 00 TSF 00 When UART0 Serial status register 00 (SSR00) Serial communication operation setting register 00 (SCR00) CK01 Serial data output pin (when CSI01: SO01) Serial clock I/O pin hen CSI01: SCK01) ⊚ Channel 1 Communication controlle Serial transfer end interrupt (when CSI01: INTCSI01) (when UART0: INTSR0) Mode selection CSI01 or UART0 (for reception) Serial data input pin Selecto Serial transfer error interrupt (when CSI01: SI01) (INTSRE0) Serial clock I/O pin when CSI10: SCK10)@ (when IIC10: SCL10) (when IIC10: SDA10) (when UART1: TxD1) Channel 2 Communication controlle Serial data input pin (when CSI10: SI10) ® when IIC10: SDA10) when UART1: RxD1) Edge/level detection CSI10 or IIC10 or UART1 (for transmission) SNFEN10 CK01 CK00 Channel 3 Communication controlle Serial transfer end interrupt (when UART1: INTSR1) When UART1 Mode selection UART1 (for reception) Edge/level detection Error controller Serial transfer error interrupt (INTSRE1)

Remarks 1. For 78K0R/LF3, the channels 0 and 1 are not mounted.

2. For 78K0R/LG3, CSI01 is not mounted.

Jun 20, 2011

Figure 14-2 shows the block diagram of serial array unit 1.




Figure 14-2. Block Diagram of Serial Array Unit 1

(1) Shift register

This is an 8-bit register that converts parallel data into serial data or vice versa.

During reception, it converts data input to the serial pin into parallel data.

When data is transmitted, the value set to this register is output as serial data from the serial output pin.

The shift register cannot be directly manipulated by program.

To read or write the shift register, use the lower 8 bits of serial data register mn (SDRmn).

	7	6	5	4	3	2	1	0
Shift register								

(2) Lower 8 bits of the serial data register mn (SDRmn)

SDRmn is the transmit/receive data register (16 bits) of channel n. Bits 7 to 0 function as a transmit/receive buffer register, and bits 15 to 9 are used as a register that sets the division ratio of the operation clock (MCK).

When data is received, parallel data converted by the shift register is stored in the lower 8 bits. When data is to be transmitted, set transmit to be transferred to the shift register to the lower 8 bits.

The data stored in the lower 8 bits of this register is as follows, depending on the setting of bits 0 to 2 (DLSmn0 to DLSmn2) of the SCRmn register, regardless of the output sequence of the data.

- 5-bit data length (stored in bits 0 to 4 of SDRmn register) (settable in UART mode only)
- 7-bit data length (stored in bits 0 to 6 of SDRmn register)
- 8-bit data length (stored in bits 0 to 7 of SDRmn register)

SDRmn can be read or written in 16-bit units.

The lower 8 bits of SDRmn of SDRmn can be read or written as the following SFR, depending on the communication mode.

- · CSIp communication ... SIOp (CSIp data register)
- UARTg reception ... RXDg (UARTg receive data register)
- UARTq transmission ... TXDq (UARTq transmit data register)
- IICr communication ... SIOr (IICr data register)

Reset signal generation clears this register to 0000H.


Note Writing in 8-bit units is prohibited when the operation is stopped (SEmn = 0).

Remarks 1. After data is received, "0" is stored in bits 0 to 7 in bit portions that exceed the data length.

2. m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3), p: CSI number (p = 00, 01, 10, 20), q: UART number (q = 0 to 3), r: IIC number (r = 10, 20)

Figure 14-3. Format of Serial Data Register mn (SDRmn)

Address: FFF10H, FFF11H (SDR00), FFF12H, FFF13H (SDR01), After reset: 0000H R/W FFF44H, FFF45H (SDR02), FFF46H, FFF47H (SDR03), FFF48H, FFF49H (SDR10), FFF4AH, FFF4BH (SDR11), FFF14H, FFF15H (SDR12), FFF16H, FFF17H (SDR13)



Caution Be sure to clear bit 8 to "0".

Remarks 1. For the function of the higher 7 bits of SDRmn, see 14.3 Registers Controlling Serial Array Unit.

2. m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3), p: CSI number (p = 00, 01, 10, 20), q: UART number (q = 0 to 3), r: IIC number (r = 10, 20)

14.3 Registers Controlling Serial Array Unit

Serial array unit is controlled by the following registers.

- Peripheral enable register 0 (PER0)
- Serial clock select register m (SPSm)
- Serial mode register mn (SMRmn)
- Serial communication operation setting register mn (SCRmn)
- Serial data register mn (SDRmn)
- Serial status register mn (SSRmn)
- Serial flag clear trigger register mn (SIRmn)
- Serial channel enable status register m (SEm)
- Serial channel start register m (SSm)
- Serial channel stop register m (STm)
- Serial output enable register m (SOEm)
- Serial output level register m (SOLm)
- Serial output register m (SOm)
- Input switch control register (ISC)
- Noise filter enable register 0 (NFEN0)
- Port input mode registers 1, 7 (PIM1, PIM7)
- Port output mode registers 1, 7, 8 (POM1, POM7, POM8)
- Port mode registers 1, 5, 7, 8 (PM1, PM5, PM7, PM8)
- Port registers 1, 5, 7, 8 (P1, P5, P7, P8)

Remark m: Unit number (m = 0, 1)

n: Channel number (n = 0 to 3)

(1) Peripheral enable register 0 (PER0)

PER0 is used to enable or disable use of each peripheral hardware macro. Clock supply to a hardware macro that is not used is stopped in order to reduce the power consumption and noise.

When serial array unit 0 is used, be sure to set bit 2 (SAU0EN) of this register to 1.

When serial array unit 1 is used, be sure to set bit 3 (SAU1EN) of this register to 1.

PER0 can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation clears this register to 00H.

Figure 14-4. Format of Peripheral Enable Register 0 (PER0)

Address: F00F0H After reset: 00H Symbol <7> <6> <5> <4> <3> <2> <1> <0> IICAEN Note PER0 **RTCEN** DACEN **ADCEN** SAU1EN SAU0EN TAU1EN TAU0EN

SAUmEN	Control of serial array unit m input clock
0	Stops supply of input clock. • SFR used by serial array unit m cannot be written. • Serial array unit m is in the reset status.
1	Supplies input clock. • SFR used by serial array unit m can be read/written.

Note 78K0R/LG3, 78K0R/LH3 only

- Cautions 1. When setting serial array unit m, be sure to set SAUmEN to 1 first. If SAUmEN = 0, writing to a control register of serial array unit m is ignored, and, even if the register is read, only the default value is read (except for input switch control register (ISC), noise filter enable register (NFEN0), port input mode registers (PIM1, PIM7), port output mode registers (POM1, POM7, POM8), port mode registers (PM1, PM5, PM7, PM8), and port registers (P1, P5, P7, P8)).
 - 2. After setting the SAUmEN to 1, be sure to set the SPSm register after 4 or more clocks have elapsed.

Remark m: Unit number (m = 0, 1)

(2) Serial clock select register m (SPSm)

SPSm is a 16-bit register that is used to select two types of operation clocks (CKm0, CKm1) that are commonly supplied to each channel. CKm1 is selected by bits 7 to 4 of SPSm, and CKm0 is selected by bits 3 to 0.

Rewriting SPSm is prohibited when the register is in operation (when SEmn = 1).

SPSm can be set by a 16-bit memory manipulation instruction.

The lower 8 bits of SPSm can be set with an 8-bit memory manipulation instruction with SPSmL.

Reset signal generation clears this register to 0000H.

Figure 14-5. Format of Serial Clock Select Register m (SPSm)

Address: F0126H, F0127H (SPS0), F0166H, F0167H (SPS1) After reset: 0000H R/W

Symbol SPSm

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	0	PRS	PRS	PRS	PRS	PRS	PRS	PRS	PRS
								m13	m12	m11	m10	m03	m02	m01	m00

PRS	PRS	PRS	PRS	Section of operation clock (CKmp) Note 1							
mp3	mp2	mp1	mp0		fclk = 2 MHz	fclk = 5 MHz	fclk = 10 MHz	fclk = 20 MHz			
0	0	0	0	fclk	2 MHz	5 MHz	10 MHz	20 MHz			
0	0	0	1	fclk/2	1 MHz	2.5 MHz	5 MHz	10 MHz			
0	0	1	0	fclk/2 ²	500 kHz	1.25 MHz	2.5 MHz	5 MHz			
0	0	1	1	fclk/2 ³	250 kHz	625 kHz	1.25 MHz	2.5 MHz			
0	1	0	0	fclk/2 ⁴	125 kHz	313 kHz	625 kHz	1.25 MHz			
0	1	0	1	fclk/2⁵	62.5 kHz	156 kHz	313 kHz	625 kHz			
0	1	1	0	fclk/2 ⁶	31.3 kHz	78.1 kHz	156 kHz	313 kHz			
0	1	1	1	fclk/2 ⁷	15.6 kHz	39.1 kHz	78.1 kHz	156 kHz			
1	0	0	0	fclk/2 ⁸	7.81 kHz	19.5 kHz	39.1 kHz	78.1 kHz			
1	0	0	1	fclk/2 ⁹	3.91 kHz	9.77 kHz	19.5 kHz	39.1 kHz			
1	0	1	0	fcLK/2 ¹⁰	1.95 kHz	4.88 kHz	9.77 kHz	19.5 kHz			
1	0	1	1	fclk/2 ¹¹	977 Hz	2.44 kHz	4.88 kHz	9.77 kHz			
1	1	1	1	INTTM02 if $m = 0$, INTTM03 if $m = 1^{Note 2}$							
С	ther that	an abov	e	Setting prohibited							

- Notes 1. When changing the clock selected for fclk (by changing the system clock control register (CKC) value), do so after having stopped (STm = 000FH) the operation of the serial array unit (SAUm). When selecting INTTM02 and INTTM03 for the operation clock, also stop the timer array unit (TAU0) (TT0 = 00FFH).
 - 2. SAUm can be operated at a fixed division ratio of the subsystem clock, regardless of the fclk frequency (main system clock, subsystem clock), by operating the interval timer for which fsub/4 has been selected as the count clock (setting TIS02 (if m = 0) or TIS03 (if m = 1) of the TIS0 register to 1) and selecting INTTM02 and INTTM03 by using the SPSm register in channels 2 and 3 of TAU0. When changing fclk, however, SAUm and TAU0 must be stopped as described in Note 1 above.
- Cautions 1. Be sure to clear bits 15 to 8 to "0".
 - 2. After setting the SAUmEN to 1, be sure to set the SPSm register after 4 or more clocks have elapsed.
- Remarks 1. fclk: CPU/peripheral hardware clock frequency

fsub: Subsystem clock frequency

2. m: Unit number (m = 0, 1), p = 0, 1

(3) Serial mode register mn (SMRmn)

SMRmn is a register that sets an operation mode of channel n. It is also used to select an operation clock (MCK), specify whether the serial clock (SCK) may be input or not, set a start trigger, an operation mode (CSI, UART, or I²C), and an interrupt source. This register is also used to invert the level of the receive data only in the UART mode.

Rewriting SMRmn is prohibited when the register is in operation (when SEmn = 1). However, the MDmn0 bit can be rewritten during operation.

SMRmn can be set by a 16-bit memory manipulation instruction.

Reset signal generation sets this register to 0020H.

Figure 14-6. Format of Serial Mode Register mn (SMRmn) (1/2)

Address: F0110H, F0111H (SMR00) to F0116H, F0117H (SMR03), After reset: 0020H R/W F0150H, F0151H (SMR10), F0152H, F0153H (SMR11), F0154H, F0155H (SMR12), F0156H, F0157H (SMR13)

Symbol SMRmn

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
CKS	ccs	0	0	0	0	0	STS	0	SIS	1	0	0	MD	MD	MD	
mn	mn						mn		mn0				mn2	mn1	mn0	

CKS mn	Selection of operation clock (MCK) of channel n							
0	Prescaler output clock CKm0 set by SPSm register							
1	Prescaler output clock CKm1 set by SPSm register							
Onera	Operation clock MCK is used by the edge detector. In addition, depending on the setting of the CCSmn bit and the							

Operation clock MCK is used by the edge detector. In addition, depending on the setting of the CCSmn bit and the higher 7 bits of the SDRmn register, a transfer clock (TCLK) is generated.

ccs	Selection of transfer clock (TCLK) of channel n								
mn	n								
0	Divided operation clock MCK specified by CKSmn bit								
1	Clock input from SCK pin (slave transfer in CSI mode)								
Transf	Transfer clock TCLK is used for the shift register, communication controller, output controller, interrupt controller,								

Transfer clock TCLK is used for the shift register, communication controller, output controller, interrupt controller, and error controller. When CCSmn = 0, the division ratio of MCK is set by the higher 7 bits of the SDRmn register.

STS	Selection of start trigger source							
mn								
0	Only software trigger is valid (selected for CSI, UART transmission, and simplified I ² C).							
1	Valid edge of RxD pin (selected for UART reception)							
Transf	Transfer is started when the above source is satisfied after 1 is set to the SSm register.							

Caution Be sure to clear bits 13 to 9, 7, 4, and 3 to "0". Be sure to set bit 5 to "1".

Remark m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3)

Figure 14-6. Format of Serial Mode Register mn (SMRmn) (2/2)

Address: F0110H, F0111H (SMR00) to F0116H, F0117H (SMR03), After reset: 0020H R/W

F0150H, F0151H (SMR10), F0152H, F0153H (SMR11), F0154H, F0155H (SMR12), F0156H, F0157H (SMR13)

Symbol SMRmn

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
CKS	ccs	0	0	0	0	0	STS	0	SIS	1	0	0	MD	MD	MD
mn	mn						mn		mn0				mn2	mn1	mn0

SIS mn0	Controls inversion of level of receive data of channel n in UART mode
0	Falling edge is detected as the start bit. The input communication data is captured as is.
1	Rising edge is detected as the start bit. The input communication data is inverted and captured.

MD mn2	MD mn1	Setting of operation mode of channel n
0	0	CSI mode
0	1	UART mode
1	0	Simplified I ² C mode
1	1	Setting prohibited

MD mn0	Selection of interrupt source of channel n							
0	Transfer end interrupt							
1	Buffer empty interrupt							
For su	For successive transmission, the next transmit data is written by setting MDmn0 to 1 when SDRmn data has run							
out.	out.							

Remark m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3)

(4) Serial communication operation setting register mn (SCRmn)

SCRmn is a communication operation setting register of channel n. It is used to set a data transmission/reception mode, phase of data and clock, whether an error signal is to be masked or not, parity bit, start bit, stop bit, and data length.

Rewriting SCRmn is prohibited when the register is in operation (when SEmn = 1).

SCRmn can be set by a 16-bit memory manipulation instruction.

Reset signal generation sets this register to 0087H.

Figure 14-7. Format of Serial Communication Operation Setting Register mn (SCRmn) (1/3)

Address: F0118H, F0119H (SCR00) to F011EH, F011FH (SCR03), After reset: 0087H R/W F0158H, F0159H (SCR10), F015AH, F015BH (SCR11), F015CH, F015DH (SCR12), F015EH, F015FH (SCR13)

Symbol SCRmn

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
TXE	RXE	DAP	CKP	0	EOC	PTC	PTC	DIR	0	SLC	SLC	0	DLS	DLS	DLS
mn	mn	mn	mn		mn	mn1	mn0	mn		mn1	mn0		mn2	mn1	mn0

TXE mn	RXE mn	Setting of operation mode of channel n
0	0	Does not start communication.
0	1	Reception only
1	0	Transmission only
1	1	Transmission/reception

DAP	СКР	Selection of data and clock phase in CSI mode	Туре
mn	mn		
0	0	SCKp JJJJJJJJJJ	1
		SOp \(\text{D7}\text{D6}\text{D5}\text{D4}\text{D3}\text{D2}\text{D1}\text{D0}	
		Slp input timing	
0	1	SCKp	2
		SOp <u>D7 D6 D5 D4 D3 D2 D1 D0</u>	
		Slp input timing	
1	0	SCKp	3
		SOp <u>X D7 X D6 X D5 X D4 X D3 X D2 X D1 X D0</u>	
		SIp input timing	
1	1	SCKp	4
		SOp <u>\</u>	
		SIp input timing	
Be sui	re to se	t DAPmn, CKPmn = 0, 0 in the UART mode and simplified I^2 C mode.	

Caution Be sure to clear bits 3, 6, and 11 to "0". Be sure to set bit 2 to "1".

Remark m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3), p: CSI number (p = 00, 01, 10, 20)

Figure 14-7. Format of Serial Communication Operation Setting Register mn (SCRmn) (2/3)

Address: F0118H, F0119H (SCR00) to F011EH, F011FH (SCR03), After reset: 0087H R/W F0158H, F0159H (SCR10), F015AH, F015BH (SCR11),

F015CH, F015DH (SCR12), F015EH, F015FH (SCR13)

Symbol SCRmn

15	14	13	12	11	10	9	8	/	6	5	4	3	2	1	0
TXE	RXE	DAP	CKP	0	EOC	PTC	PTC	DIR	0	SLC	SLC	0	DLS	DLS	DLS
mn	mn	mn	mn		mn	mn1	mn0	mn		mn1	mn0		mn2	mn1	mn0

EOC	Selection of masking of error interrupt signal (INTSREx $(x = 0 \text{ to } 3))$				
mn					
0	Masks error interrupt INTSREx (INTSRx is not masked).				
1	Enables generation of error interrupt INTSREx (INTSRx is masked if an error occurs).				
Set EOCmn = 0 in the CSI mode, simplified I ² C mode, and during UART transmission. Note					
Set E0	Set EOCmn = 1 during UART reception.				

PTC mn1	PTC mn0	Setting of parity bit in UART mode				
		Transmission	Reception			
0	0	Does not output the parity bit.	Receives without parity			
0	1	Outputs 0 parity.	No parity judgment			
1	0	Outputs even parity.	Judged as even parity.			
1	1	Outputs odd parity.	Judges as odd parity.			
Be sure to set PTCmn1, PTCmn0 = 0, 0 in the CSI mode and simplified I°C mode.						

DIR	Selection of data transfer sequence in CSI and UART modes				
mn					
0	Inputs/outputs data with MSB first.				
1	Inputs/outputs data with LSB first.				
Be sure to clear DIRmn = 0 in the simplified I ² C mode.					

SLC	SLC	Setting of stop bit in UART mode
mn1	mn0	
0	0	No stop bit
0	1	Stop bit length = 1 bit
1	0	Stop bit length = 2 bits
1	1	Setting prohibited

When the transfer end interrupt is selected, the interrupt is generated when all stop bits have been completely transferred.

Set 1 bit (SLCmn1, SLCmn0 = 0, 1) during UART reception and in the simplified I^2C mode. Set no stop bit (SLCmn1, SLCmn0 = 0, 0) in the CSI mode.

Note When using CSI01 not with EOC01 = 0, error interrupt INTSRE0 may be generated.

Caution Be sure to clear bits 3, 6, and 11 to "0". Be sure to set bit 2 to "1".

Remark m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3)

Figure 14-7. Format of Serial Communication Operation Setting Register mn (SCRmn) (3/3)

Address: F0118H, F0119H (SCR00) to F011EH, F011FH (SCR03), After reset: 0087H R/W F0158H, F0159H (SCR10), F015AH, F015BH (SCR11),

F015CH, F015DH (SCR12), F015EH, F015FH (SCR13)

Symbol SCRmn

15	17	10	12		10	J	U	,	U	5	_	U	_		U
TXE	RXE	DAP	CKP	0	EOC	PTC	PTC	DIR	0	SLC	SLC	0	DLS	DLS	DLS
mn	mn	mn	mn		mn	mn1	mn0	mn		mn1	mn0		mn2	mn1	mn0

DLS	DLS	DLS	Setting of data length in CSI and UART modes							
mn2	mn1	mn0								
1	0	0	5-bit data length (stored in bits 0 to 4 of SDRmn register) (settable in UART mode only)							
1	1	0	7-bit data length (stored in bits 0 to 6 of SDRmn register)							
1	1	1	8-bit data length (stored in bits 0 to 7 of SDRmn register)							
Othe	Other than above Setting prohibited									
Be sui	Be sure to set DLSmn0 = 1 in the simplified I ² C mode.									

Caution Be sure to clear bits 3, 6, and 11 to "0". Be sure to set bit 2 to "1".

Remark m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3)

(5) Higher 7 bits of the serial data register mn (SDRmn)

SDRmn is the transmit/receive data register (16 bits) of channel n. Bits 7 to 0 function as a transmit/receive buffer register, and bits 15 to 9 are used as a register that sets the division ratio of the operation clock (MCK).

If the CCSmn bit of serial mode register mn (SMRmn) is cleared to 0, the clock set by dividing the operating clock by the higher 7 bits of SDRmn is used as the transfer clock.


For the function of the lower 8 bits of SDRmn, see 14.2 Configuration of Serial Array Unit.

SDRmn can be read or written in 16-bit units.

However, the higher 7 bits can be written or read only when the operation is stopped (SEmn = 0). During operation (SEmn = 1), a value is written only to the lower 8 bits of SDRmn. When SDRmn is read during operation, 0 is always read.

Reset signal generation clears this register to 0000H.

Figure 14-8. Format of Serial Data Register mn (SDRmn)



		SD	Rmn[15	5:9]			Transfer clock setting by dividing the operating clock (MCK)
0	0	0	0	0	0	0	MCK/2
0	0	0	0	0	0	1	MCK/4
0	0	0	0	0	1	0	MCK/6
0	0	0	0	0	1	1	MCK/8
	•	•	•	•	•	•	•
•	•	•	•	•	•	•	•
•	•	•	•	•	•	•	•
1	1	1	1	1	1	0	MCK/254
1	1	1	1	1	1	1	MCK/256

Cautions 1. Be sure to clear bit 8 to "0".

- 2. Setting SDRmn[15:9] = (0000000B, 0000001B) is prohibited when UART is used.
- 3. Setting SDRmn[15:9] = 0000000B is prohibited when the simplified I^2C is used. Set SDRmn[15:9] to 0000001B or greater.

Remarks 1. For the function of the lower 8 bits of SDRmn, see 14.2 Configuration of Serial Array Unit.

- 2. m: Unit number (m = 0, 1)
 - n: Channel number (n = 0 to 3)

(6) Serial status register mn (SSRmn)

SSRmn is a register that indicates the communication status and error occurrence status of channel n. The errors indicated by this register are a framing error, parity error, and overrun error.

SSRmn can be read by a 16-bit memory manipulation instruction.

The lower 8 bits of SSRmn can be set with an 8-bit memory manipulation instruction with SSRmnL.

Reset signal generation clears this register to 0000H.

Figure 14-9. Format of Serial Status Register mn (SSRmn) (1/2)

Address: F0100H, F0101H (SSR00) to F0106H, F0107H (SSR03), After reset: 0000H F F0140H, F0141H (SSR10), F0142H, F0143H (SSR11), F0144H, F0145H (SSR12), F0146H, F0147H (SSR13)

Symbol SSRmn

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	0	0	TSF	BFF	0	0	FEF	PEF	OVF
									mn	mn			mn	mn	mn
													Note	Note	Note

TSF	Communication status indication flag of channel n									
mn										
0	Communication is not under execution.									
1	Communication is under execution.									

Because this flag is an updating flag, it is automatically cleared when the communication operation is completed. This flag is cleared also when the STmn/SSmn bit is set to 1.

BFF	Buffer register status indication flag of channel n									
mn										
0	alid data is not stored in the SDRmn register.									
1	Valid data is stored in the SDRmn register.									

This is an updating flag. It is automatically cleared when transfer from the SDRmn register to the shift register is completed. During reception, it is automatically cleared when data has been read from the SDRmn register. This flag is cleared also when the STmn/SSmn bit is set to 1.

This flag is automatically set if transmit data is written to the SDRmn register when the TXEmn bit of the SCRmn register = 1 (transmission or reception mode in each communication mode). It is automatically set if receive data is stored in the SDRmn register when the RXEmn bit of the SCRmn register = 1 (transmission or reception mode in each communication mode). It is also set in case of a reception error.

If data is written to the SDRmn register when BFFmn = 1, the transmit/receive data stored in the register is discarded and an overrun error (OVFmn = 1) is detected.

Note Only SSR12 register does not have FET12, PET12, and OVF12.

Remark m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3)

Figure 14-9. Format of Serial Status Register mn (SSRmn) (2/2)

Address: F0100H, F0101H (SSR00) to F0106H, F0107H (SSR03), After reset: 0000H R

F0140H, F0141H (SSR10), F0142H, F0143H (SSR11), F0144H, F0145H (SSR12), F0146H, F0147H (SSR13)

F0144H, F0145H (55K12), F0146H, F0147H (55K1

Symbol SSRmn

15	14	13	12	11	10	9	8	7	ь	5	4	3	2	ı	U
0	0	0	0	0	0	0	0	0	TSF	BFF	0	0	FEF	PEF	OVF
									mn	mn			mn	mn	mn
													Note	Note	Note

FEF	Framing error detection flag of channel n								
mn									
0	No error occurs.								
1	A framing error occurs during UART reception. <framing cause="" error=""> A framing error occurs if the stop bit is not detected upon completion of UART reception.</framing>								
This is	This is a cumulative flag and is not cleared until 1 is written to the FECTmn bit of the SIRmn register.								

PEF	Parity error detection flag of channel n
mn	
0	Error does not occur.
1	 A parity error occurs during UART reception or ACK is not detected during I²C transmission. <parity cause="" error=""></parity> A parity error occurs if the parity of transmit data does not match the parity bit on completion of UART reception. ACK is not detected if the ACK signal is not returned from the slave in the timing of ACK reception during I²C transmission.
This is	s a cumulative flag and is not cleared until 1 is written to the PECTmn bit of the SIRmn register.

OVF	Overrun error detection flag of channel n							
mn								
0	No error occurs.							
1	An overrun error occurs. <causes error="" of="" overrun=""> • Receive data stored in the SDRmn register is not read and transmit data is written or the next receive data is written. • Transmit data is not ready for slave transmission or reception in the CSI mode.</causes>							
This is	This is a cumulative flag and is not cleared until 1 is written to the OVCTmn bit of the SIRmn register.							

Note Only SSR12 register does not have FET12, PET12, and OVF12.

Remark m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3)

(7) Serial flag clear trigger register mn (SIRmn)

SIRmn is a trigger register that is used to clear each error flag of channel n.

When each bit (FECTmn, PECTmn, OVCTmn) of this register is set to 1, the corresponding bit (FEFmn, PEFmn, OVFmn) of serial status register mn is cleared to 0. Because SIRmn is a trigger register, it is cleared immediately when the corresponding bit of SSRmn is cleared.

SIRmn can be set by a 16-bit memory manipulation instruction.

The lower 8 bits of SIRmn can be set with an 8-bit memory manipulation instruction with SIRmnL.

Reset signal generation clears this register to 0000H.

Figure 14-10. Format of Serial Flag Clear Trigger Register mn (SIRmn)

Address: F0108H, F0109H (SIR00) to F010EH, F010FH (SIR03), After reset: 0000H R/W F0148H, F0149H (SIR10), F014AH, F014BH (SIR11),

F014EH, F014FH (SIR13)

Symbol SIRmn

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	0	0	0	0	0	0	FEC	PEC	OVC
													Tmn	Tmn	Tmn

FEC Tmn	Clear trigger of framing error of channel n							
0	No trigger operation							
1	Clears the FEFmn bit of the SSRmn register to 0.							

PEC	Clear trigger of parity error flag of channel n							
Tmn								
0	No trigger operation							
1	Clears the PEFmn bit of the SSRmn register to 0.							

OVC	Clear trigger of overrun error flag of channel n
Tmn	
0	No trigger operation
1	Clears the OVFmn bit of the SSRmn register to 0.

Caution Be sure to clear bits 15 to 3 to "0".

Remarks 1. m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3)

2. When the SIRmn register is read, 0000H is always read.

(8) Serial channel enable status register m (SEm)

SEm indicates whether data transmission/reception operation of each channel is enabled or stopped.

When 1 is written a bit of serial channel start register 0 (SSm), the corresponding bit of this register is set to 1. When 1 is written a bit of serial channel stop register 0 (STm), the corresponding bit is cleared to 0.

Channel n that is enabled to operate cannot rewrite by software the value of CKOmn of the serial output register m (SOm) to be described below, and a value reflected by a communication operation is output from the serial clock pin

Channel n that stops operation can set the value of CKOmn of the SOm register by software and output its value from the serial clock pin. In this way, any waveform, such as that of a start condition/stop condition, can be created by software.

SEm can be read by a 16-bit memory manipulation instruction.

The lower 8 bits of SEm can be set with an 1-bit or 8-bit memory manipulation instruction with SEmL.

Reset signal generation clears this register to 0000H.

Figure 14-11. Format of Serial Channel Enable Status Register m (SEm)

Address: F0120H, F0121H (SE0), F0160H, F0161H (SE1) After reset: 0000H R Symbol 13 12 SEm SEm SEm 0 0 0 0 0 0 0 0 0 0 SEm SEm 0 0 0

SEm	Indication of operation enable/stop status of channel n
n	
0	Operation stops (stops with the values of the control register and shift register, and the statuses of the serial clock I/O pin, serial data output pin, and the FEF, PEF, and OVF error flags retained Note).
1	Operation is enabled.

Note Bits 6 and 5 (TSFmn, BFFmn) of the SSRmn register are cleared.

Remark m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3)

(9) Serial channel start register m (SSm)

SSm is a trigger register that is used to enable starting communication/count by each channel.

When 1 is written a bit of this register (SSmn), the corresponding bit (SEmn) of serial channel enable status register m (SEm) is set to 1. Because SSmn is a trigger bit, it is cleared immediately when SEmn = 1.

SSm can be set by a 16-bit memory manipulation instruction.

The lower 8 bits of SSm can be set with an 1-bit or 8-bit memory manipulation instruction with SSmL.

Reset signal generation clears this register to 0000H.

Figure 14-12. Format of Serial Channel Start Register m (SSm)

Address: F0122H, F0123H (SS0), F0162H, F0163H (SS1) R/W After reset: 0000H Symbol 15 13 12 11 10 6 5 3 0 SSm 0 0 0 0 0 0 0 0 0 0 0 0 SSm SSm SSm SSm 0

SSmn	Operation start trigger of channel n
0	No trigger operation
1	Sets SEmn to 1 and enters the communication wait status (if a communication operation is already under
	execution, the operation is stopped and the start condition is awaited).

Caution Be sure to clear bits 15 to 4 to "0".

Remarks 1. m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3)

2. When the SSm register is read, 0000H is always read.

(10) Serial channel stop register m (STm)

STm is a trigger register that is used to enable stopping communication/count by each channel.

When 1 is written a bit of this register (STmn), the corresponding bit (SEmn) of serial channel enable status register m (SEm) is cleared to 0. Because STmn is a trigger bit, it is cleared immediately when SEmn = 0.

STm can set written by a 16-bit memory manipulation instruction.

The lower 8 bits of STm can be set with an 1-bit or 8-bit memory manipulation instruction with STmL.

Reset signal generation clears this register to 0000H.

Figure 14-13. Format of Serial Channel Stop Register m (STm)

Address: F0124H, F0125H (ST0), F0164H, F0165H (ST1) After reset: 0000H R/W Symbol 15 13 12 11 10 6 5 3 0 STm 0 0 0 0 0 0 0 0 0 0 0 0 STm STm STm STm 0

STm	Operation stop trigger of channel n
n	
0	No trigger operation
1	Clears SEmn to 0 and stops the communication operation.
	(Stops with the values of the control register and shift register, and the statuses of the serial clock I/O pin,
	serial data output pin, and the FEF, PEF, and OVF error flags retained ^{Note} .)

Note Bits 6 and 5 (TSFmn, BFFmn) of the SSRmn register are cleared.

Caution Be sure to clear bits 15 to 4 to "0".

Remarks 1. m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3)

2. When the STm register is read, 0000H is always read.

(11) Serial output enable register m (SOEm)

SOEm is a register that is used to enable or stop output of the serial communication operation of each channel. Channel n that enables serial output cannot rewrite by software the value of SOmn of the serial output register m (SOm) to be described below, and a value reflected by a communication operation is output from the serial data

output pin.

For channel n, whose serial output is stopped, the SOmn value of the SOm register can be set by software, and that value can be output from the serial data output pin. In this way, any waveform of the start condition and stop condition can be created by software.

SOEm can be set by a 16-bit memory manipulation instruction.

The lower 8 bits of SOEm can be set with an 1-bit or 8-bit memory manipulation instruction with SOEmL.

Reset signal generation clears this register to 0000H.

Figure 14-14. Format of Serial Output Enable Register m (SOEm)

Address: F012AH, F012BH		After reset: 0000H		R/W												
Symbol	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SOE0	0	0	0	0	0	0	0	0	0	0	0	0	0	SOE	SOE	SOE
														02	01	00
Address: F01	6AH, F	016BH	After	reset: 0	000H	R/W										
Symbol	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SOE1	0	0	0	0	0	0	0	0	0	0	0	0	0	SOE	0	SOE
														12		10
	SOE					Se	erial out	tput ena	ble/disa	able of o	hannel	n				
	mn															
	0	Stops	output I	by seria	I comm	unicatio	n opera	ation.								
	1	Enable	es outpu	ut by se	rial com	nmunica	ition op	eration.								

Caution Be sure to clear bits 15 to 3 of SOE0, and bits 1 and 15 to 3 of SOE1 to "0".

Remark m: Unit number (m = 0, 1), n: Channel number (n = 0 to 2), mn = 00 to 02, 10, 12

(12) Serial output register m (SOm)

SOm is a buffer register for serial output of each channel.

The value of bit n of this register is output from the serial data output pin of channel n.

The value of bit (n + 8) of this register is output from the serial clock output pin of channel n.

SOmn of this register can be rewritten by software only when serial output is disabled (SOEmn = 0). When serial output is enabled (SOEmn = 1), rewriting by software is ignored, and the value of the register can be changed only by a serial communication operation.

CKOmn of this register can be rewritten by software only when the channel operation is stopped (SEmn = 0). While channel operation is enabled (SEmn = 1), rewriting by software is ignored, and the value of CKOmn can be changed only by a serial communication operation.

To use the P10/SCK20/SCL20, P11/SI20/SDA20/RxD2/INTP6, P12/SO20/TxD2/TO02, P13/SO10/TxD1/TO04, P14/SI10/SDA10/RxD1/INTP4, P15/SCK10/SCL10/INTP7, P51/TxD3/SDGx (78K0R/LF3: x = 29, 78K0R/LG3: x = 38, 78K0R/LH3: x = 52), P75/SCK01/KR5, P77/SO01/KR7, P80/SCK00/INTP11, or P82/SO00/TxD0 pin as a port function pin, set the corresponding CKOmn and SOmn bits to "1".

SOm can be set by a 16-bit memory manipulation instruction.

Reset signal generation clears this register to 0F0FH.

Figure 14-15. Format of Serial Output Register m (SOm)

Address: F0128H, F0129H)129H	H After reset: 0F0FH		R/W											
Symbol	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SO0	0	0	0	0	1	СКО	СКО	СКО	0	0	0	0	1	SO	so	so
						02	01	00						02	01	00
Address: F0168H, F0169H After reset: 0F0FH						R/W										
Symbol	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SO1	0	0	0	0	1	1	1	СКО	0	0	0	0	1	SO	1	so
								10						12		10
i																
	СКО						Seria	ıl clock	output o	of chan	nel n					
	mn															
	0	Serial	clock o	utput va	lue is "	0".										
	1	Serial	clock o	utput va	lue is "	1".										
	SO		Serial data output of channel n													
	mn															
	0	Serial	data ou	tput val	ue is "C)".										
	1	Serial	data ou	tput val	ue is "1	".										

Caution Be sure to set bits 11 and 3 of SO0, and bits 11 to 9, 3, and 1 of SO1 to "1". And be sure to clear bits 15 to 12 and 7 to 4 of SOm to "0".

Remark m: Unit number (m = 0, 1), n: Channel number (n = 0 to 2), mn = 00 to 02, 10, 12

(13) Serial output level register m (SOLm)

SOLm is a register that is used to set inversion of the data output level of each channel.

This register can be set only in the UART mode. Be sure to set 0000H in the CSI mode and simplifies I²C mode.

Inverting channel n by using this register is reflected on pin output only when serial output is enabled (SOEmn =

1). When serial output is disabled (SOEmn = 0), the value of the SOmn bit is output as is.

Rewriting SOLm is prohibited when the register is in operation (when SEmn = 1).

SOLm can be set by a 16-bit memory manipulation instruction.

The lower 8 bits of SOLm can be set with an 8-bit memory manipulation instruction with SOLmL.

Reset signal generation clears this register to 0000H.

Figure 14-16. Format of Serial Output Level Register m (SOLm)

Address: F0134H, F0135H (SOL0), F0174H, F0175H (SOL1) After reset: 0000H Symbol 15 5 3 0 SOLm 0 0 0 0 0 0 0 0 0 SOL SOL 0 0 0 m2 m0

SOL mn	Selects inversion of the level of the transmit data of channel n in UART mode
0	Communication data is output as is.
1	Communication data is inverted and output.

Caution Be sure to clear bits 15 to 3, 1 to "0".

Remark m: Unit number (m = 0, 1), n: Channel number (n = 0, 2)

(14) Input switch control register (ISC)

ISC is used to realize a LIN-bus communication operation by UART3 in coordination with an external interrupt and the timer array unit.

When bit 0 is set to 1, the input signal of the serial data input (RxD3) pin is selected as an external interrupt (INTP0) that can be used to detect a wakeup signal.

When bit 1 is set to 1, the input signal of the serial data input (RxD3) pin is selected as a timer input, so that the pulse widths of a sync break field and a sync field can be measured by the timer.

ISC can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation clears this register to 00H.

Figure 14-17. Format of Input Switch Control Register (ISC)

Address: FFF	3CH Aft	er reset: 00H	R/W						
Symbol	7	6	;	5	4	3	2	1	0
ISC	0	0)	ISC4	ISC3	ISC2	ISC1	ISC0

ISC1	Switching channel 7 input of timer array unit
0	Uses the input signal of the TI07 pin as a timer input (normal operation).
1	Input signal of RxD3 pin is used as timer input (wakeup signal detection).

ISC0	Switching external interrupt (INTP0) input
0	Uses the input signal of the INTP0 pin as an external interrupt (normal operation).
1	Uses the input signal of the RxD3 pin as an external interrupt (to measure the pulse widths of the sync break field and sync field).

Caution Be sure to clear bits 7 to 5 to "0".

Remark Bits 2 to 4 of ISC are not used with SAU1.

(15) Noise filter enable register 0 (NFEN0)

NFEN0 is used to set whether the noise filter can be used for the input signal from the serial data input pin to each channel.

Disable the noise filter of the pin used for CSI or simplified I²C communication, by clearing the corresponding bit of this register to 0.

Enable the noise filter of the pin used for UART communication, by setting the corresponding bit of this register to

When the noise filter is enabled, CPU/peripheral operating clock (fcLk) is synchronized with 2-clock match detection.

NFEN0 can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation clears this register to 00H.

Figure 14-18. Format of Noise Filter Enable Register 0 (NFEN0)

Address: F00	60H After re	set: 00H R	/W						
Symbol	7	6	5	4	4 3		1	0	
NFEN0	0	SNFEN30	0	SNFEN20	0	SNFEN10	0	SNFEN00	

SNFEN30	Use of noise filter of RxD3/P50/SEGx (78K0R/LF3: x = 30, 78K0R/LG3: x = 39, 78K0R/LH3: x = 53) pin						
0	Noise filter OFF						
1	Noise filter ON						
Set SNFEN30	Set SNFEN30 to 1 to use the RxD3 pin.						
Clear SNFEN	30 to 0 to use the P50 or SEGx pins.						

SNFEN20	Use of noise filter of RxD2/P11/SI20/SDA20/INTP6 pin
0	Noise filter OFF
1	Noise filter ON
	0 to 1 to use the RxD2 pin. I20 to 0 to use the P11, SI20, SDA20 or INTP6 pins.

SNFEN10	Use of noise filter of RxD1/P14/SI10/SDA10/INTP4 pin						
0	Noise filter OFF						
1	Noise filter ON						
Set SNFEN10	Set SNFEN10 to 1 to use the RxD1 pin.						
Clear SNFEN	10 to 0 to use the P14, SI10, SDA10 or INTP4 pins.						

SNFEN00	Use of noise filter of RxD0/P80/SI00/INTP9 pin
0	Noise filter OFF
1	Noise filter ON
	0 to 1 to use the RxD0 pin. 100 to 0 to use the P80, SI00 or INTP9.

Caution Be sure to clear bits 7, 5, 3, and 1 to "0".

(16) Port input mode registers 1, 7 (PIM1, PIM7)

These registers set the input buffer of P10, P11, P14, P15, P75, and P76 in 1-bit units.

PIM1 and PIM7 can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation clears these registers to 00H.

Figure 14-19. Format of Port Input Mode Registers 1, and 7 (PIM1, PIM7)

• 78K0R/L	_F3, 78K0)R/LG3									
Symbol	7	6	5	4	3	2	1	0	Address	After reset	R/W
PIM1	0	0	PIM15	PIM14	0	0	PIM11	PIM10	F0041H	00H	R/W
• 78K0R/L	_H3										
Symbol	7	6	5	4	3	2	1	0	Address	After reset	R/W
PIM1	0	0	PIM15	PIM14	0	0	PIM11	PIM10	F0041H	00H	R/W
•									_		
PIM7	0	PIM76	PIM75	0	0	0	0	0	F0047H	00H	R/W
	PIMmn	1			F	omn pin in	put buffer s	election			
		<u> </u>			((m = 1 and	i 7; n = 0, 1	, 4 to 6)			
	0	Normal in	nput buffer								
	1	TTL inpu	ıt buffer								

(17) Port output mode registers 1, 7, 8 (POM1, POM7, POM8)

These registers set the output mode of P10 to P15, P75, P77, P80 and 82 in 1-bit units.

POM1, POM7, and POM8 can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation clears these registers to 00H.

Figure 14-20. Format of Port Output Mode Registers 1, 7, and 8 (POM1, POM7, POM8)

• 78K0R/L	_F3										
Symbol	7	6	5	4	3	2	1	0	Address	After reset	R/W
POM1	0	0	POM15	POM14	POM13	POM12	POM11	POM10	F0051H	00H	R/W
• 78K0R/L	_G3										
Symbol	7	6	5	4	3	2	1	0	Address	After reset	R/W
POM1	0	0	POM15	POM14	POM13	POM12	POM11	POM10	F0051H	00H	R/W
POM8	0	0	0	0	0	POM82	0	POM80	F0058H	00H	R/W
• 78K0R/L	_H3										
Symbol	7	6	5	4	3	2	1	0	Address	After reset	R/W
POM1	0	0	POM15	POM14	POM13	POM12	POM11	POM10	F0051H	00H	R/W
POM7	POM77	0	POM75	0	0	0	0	0	F0057H	00H	R/W
POM8	0	0	0	0	0	POM82	0	POM80	F0058H	00H	R/W
	POMmn				P	mn pin out	put mode :	selection			
					(m	= 1, 7, and	d 8; n = 0 t	o 5 and 7)			
	0	Normal	output mod	е							
	1	N-ch ope	en-drain ou	tput (VDD t	olerance) ı	mode					

(18) Port mode registers 1, 5, 7, 8 (PM1, PM5, PM7, PM8)

These registers set input/output of ports 1, 5, 7 and 8 in 1-bit units.

When using the P10/SCK20/SCL20, P11/SI20/SDA20/RxD2/INTP6, P12/SO20/TxD2/TO02, P13/SO10/TxD1/TO04, P14/SI10/SDA10/RxD1/INTP4, P15/SCK10/SCL10/INTP7, P51/TxD3/SEGx (78K0R/LF3: x = 29, 78K0R/LG3: x = 38, 78K0R/LH3: x = 52), P75/SCK01/KR5, P77/SO01/KR7, P80/SCK00/INTP11, and P82/SO00/TxD0 pins for serial data output or serial clock output, clear the PM10, PM11, PM12, PM13, PM14, PM15, PM51, PM75, PM77, PM80, and PM82 bits to 0, and set the output latches of P10, P11, P12, P13, P14, P15, P51, P75, P77, P80, and P82 to 1. When using the P10/SCK20/SCL20, P11/SI20/SDA20/RxD2/INTP6, P14/SI10/SDA10/RxD1/INTP4, P15/SCK10/SCL10/INTP7, P50/RxD3/SEGx (78K0R/LF3: x = 30, 78K0R/LG3: x = 39, 78K0R/LH3: x = 53), P75/SCK01/KR5, P76/SI01/KR6, P80/SCK00/INTP11, and P81/SI00/RxD0/INTP9 pins for serial data input or serial clock input, set the PM10, PM11, PM14, PM15, PM50, PM75, PM76, PM80, and PM81 bits to 1. At this time, the

PM1, PM5, PM7, and PM8 can be set by a 1-bit or 8-bit memory manipulation instruction.

output latches of P10, P11, P14, P15, P50, P75, P76, P80, and P81 may be 0 or 1.

Reset signal generation sets these registers to FFH.

Figure 14-21. Format of Port Mode Registers 1, 5, 7, and 8 (PM1, PM5, PM7, PM8)

• 78K0R/L	.F3										
Symbol	7	6	5	4	3	2	1	0	Address	After reset	R/W
PM1	1	1	PM15	PM14	PM13	PM12	PM11	PM10	FFF21H	FFH	R/W
		I	I	I	ı	I	ı		· [
PM5	PM57	PM56	PM55	PM54	PM53	PM52	PM51	PM50	FFF25H	FFH	R/W
701/00/1	00										
• 78K0R/L			_	4	0	0	4	0	A al alua a a	A 61 1	DAM
Symbol	7	6 I	5 I	4 I	3	2 I	1	0	Address	After reset	R/W
PM1	1	PM16	PM15	PM14	PM13	PM12	PM11	PM10	FFF21H	FFH	R/W
PM5	PM57	PM56	PM55	PM54	PM53	PM52	PM51	PM50	FFF25H	FFH	R/W
1 1010	1 10137	1 10130	1 10100	1 1015-1	1 10130	TWOZ	1 10151	1 10130	111 2311		11/00
PM8	1	1	1	1	1	PM82	PM81	PM80	FFF28H	FFH	R/W
<u>'</u>											
• 78K0R/L	.H3										
Symbol	7	6	5	4	3	2	1	0	Address	After reset	R/W
PM1	PM17	PM16	PM15	PM14	PM13	PM12	PM11	PM10	FFF21H	FFH	R/W
1		1	1	1	Т	1	Т	1	ı		
PM5	PM57	PM56	PM55	PM54	PM53	PM52	PM51	PM50	FFF25H	FFH	R/W
PM7	PM77	PM76	PM75	PM74	PM73	PM72	PM71	PM70	FFF27H	FFH	R/W
F IVI7	F IVI / /	FIVI70	FIVI75	FIVI74	FIVI73	FIVI7Z	FIVI7 I	FIVI70	1112/11	FFII	Γ1/ V V
PM8	PM87	PM86	PM85	PM84	PM83	PM82	PM81	PM80	FFF28H	FFH	R/W
		•	•	•		•			l		
	PMmn				I	omn pin I/C) mode se	lection			
			(m = 1, 5, 7, 8; n = 0 to 7)								
	0	Output m	ode (outp	ut buffer or	1)						
	1	Input mo	de (output	buffer off)							

14.4 Operation stop mode

Each serial interface of serial array unit has the operation stop mode.

In this mode, serial communication cannot be executed, thus reducing the power consumption.

In addition, the P10/SCK20/SCL20, P11/SI20/SDA20/RxD2/INTP6, P12/SO20/TxD2/TO02, P13/SO10/TxD1/TO04, P14/SI10/SDA10/RxD1/INTP4, P15/SCK10/SCL10/INTP7, P50/RxD3/SEGx (78K0R/LF3: x=30, 78K0R/LG3: x=39, 78K0R/LH3: x=53), P51/TxD3/SEGx (78K0R/LF3: x=29, 78K0R/LG3: x=38, 78K0R/LH3: x=52), P75/SCK01/KR5, P76/SI01/KR6, P77/SO01/KR7, P80/SCK00/INTP11, P81/SI00/RxD0/INTP9, and P82/SO00/TxD0 pins can be used as ordinary port pins in this mode.

14.4.1 Stopping the operation by units

The stopping of the operation by units is set by using peripheral enable register 0 (PER0).

PER0 is used to enable or disable use of each peripheral hardware macro. Clock supply to a hardware macro that is not used is stopped in order to reduce the power consumption and noise.

To stop the operation of serial array unit 0, set bit 2 (SAU0EN) to 0.

To stop the operation of serial array unit 1, set bit 3 (SAU1EN) to 0.

Figure 14-22. Peripheral Enable Register 0 (PER0) Setting When Stopping the Operation by Units

(a) Peripheral enable register 0 (PER0) ... Set only the bit of SAUm to be stopped to 0. 6 0 5 4 3 2 PER0 RTCEN DACEN ADCEN IIC0EN SAU1EN SAU0EN TAU1EN TAU0EN 0/1 × × 0/1 × Control of SAUm input clock

Control of SAOIII input clock

Caution If SAUmEN = 0, writing to a control register of serial array unit m is ignored, and, even if the register is read, only the default value is read (except for input switch control register (ISC), noise filter enable register (NFEN0), port input mode registers (PIM1, PIM7), port output mode registers (POM1, POM7, POM8), port mode registers (PM1, PM5, PM7, PM8), and port registers (P1, P5, P7, P8)).

Remark m: Unit number (m = 0, 1)

x: Bits not used with serial array units (depending on the settings of other peripheral functions)

0/1: Set to 0 or 1 depending on the usage of the user

Stops supply of input clock


^{1:} Supplies input clock

14.4.2 Stopping the operation by channels

The stopping of the operation by channels is set using each of the following registers.


Figure 14-23. Each Register Setting When Stopping the Operation by Channels (1/2)

• Serial Channel Enable Status Register m (SEm) ... This register indicates whether data transmission/reception operation of each channel is enabled or stopped.




The Sem register is a read-only status register, whose operation is stopped by using the STm register.
 With a channel whose operation is stopped, the value of CKOmn of the Som register can be set by software.

• Serial channel stop register m (STm) ... This register is a trigger register that is used to enable stopping communication/count by each channel.




^{*} Because STmn is a trigger bit, it is cleared immediately when SEmn = 0.

(c) Serial output enable register m (SOEm) ... This register is a register that is used to enable or stop output of the serial communication operation of each channel.



^{*} For channel n, whose serial output is stopped, the SO0n value of the SO0 register can be set by software.



^{*} For channel n, whose serial output is stopped, the SO1n value of the SO1 register can be set by software.

Remark m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3)


: Setting disabled (fixed by hardware), 0/1: Set to 0 or 1 depending on the usage of the user

Figure 14-23. Each Register Setting When Stopping the Operation by Channels (2/2)

(d) Serial output register m (SOm) ... This register is a buffer register for serial output of each channel.

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SO0	0	0	0	0	1	СКО02 0/1	CKO01 0/1	скооо 0/1	0	0	0	0	1	SO02 0/1	SO01 0/1	sooo 0/1
		Ů	Ů	Ů	•	0, 1	0, .	0, .	·	Ů	Ů	Ů	•	0, 1	0, .	0, .
	1.50	rial ala	ak auta	ut valu	o ic "1"				1.0	rial da	a outn	ut value	ic "1"			

^{*} When using pins corresponding to each channel as port function pins, set the corresponding CKO0n and SO0n bits to "1".



^{*} When using pins corresponding to each channel as port function pins, set the corresponding CKO10 and SO1n bits to "1".

Remark m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3)

: Setting disabled (fixed by hardware), 0/1: Set to 0 or 1 depending on the usage of the user

14.5 Operation of 3-Wire Serial I/O (CSI00, CSI01, CSI10, CSI20) Communication

This is a clocked communication function that uses three lines: serial clock (SCK) and serial data (SI and SO) lines. [Data transmission/reception]

- Data length of 7 or 8 bits
- Phase control of transmit/receive data
- · MSB/LSB first selectable
- · Level setting of transmit/receive data

[Clock control]

- · Master/slave selection
- Phase control of I/O clock
- Setting of transfer period by prescaler and internal counter of each channel

[Interrupt function]

• Transfer end interrupt/buffer empty interrupt

[Error detection flag]

Overrun error

The channels supporting 3-wire serial I/O (CSI00, CSI01, CSI10, CSI20) are channels 0 to 2 of SAU0 and channel 0 of SAU1.

Unit	Channel	Used as CSI	Used as UART	Used as Simplified I ² C
0	0	CSI00	UART0	-
	1	CSI01		-
	2	CSI10	UART1	IIC10
	3	-		-
1	0	CSI20	UART2	IIC20
	1	-		1
	2	-	UART3 (supporting LIN-bus)	_
	3	_		_

Remarks 1. For 78K0R/LF3, CSI00 and CSI01 are not mounted.

2. For 78K0R/LG3, CSI01 is not mounted.

3-wire serial I/O (CSI00, CSI01, CIS10, CSI20) performs the following six types of communication operations.

 Master transmission 	(See 14.5.1 .)
Master reception	(See 14.5.2.)
Master transmission/reception	(See 14.5.3.)
 Slave transmission 	(See 14.5.4.)
Slave reception	(See 14.5.5 .)
 Slave transmission/reception 	(See 14.5.6.)

14.5.1 Master transmission

Master transmission is that the 78K0R/Lx3 microcontrollers output a transfer clock and transmit data to another device.

3-Wire Serial I/O	CSI00	CSI01	CSI10	CSI20					
Target channel	Channel 0 of SAU0	Channel 1 of SAU0	Channel 2 of SAU0	Channel 0 of SAU1					
Pins used	SCK00, SO00	SCK01, SO01	SCK10, SO10	SCK20, SO20					
Interrupt	INTCSI00	INTCSI01	INTCSI10	INTCSI20					
	Transfer end interrupt (in can be selected.	single-transfer mode) or bu	uffer empty interrupt (in con	ntinuous transfer mode)					
Error detection flag	None	None							
Transfer data length	7 or 8 bits	7 or 8 bits							
Transfer rate	Max. fclk/4 [MHz], Min. fc	LK/ $(2 \times 2^{11} \times 128)$ [MHz] Note	fclk: System clock frequency	uency					
Data phase	·	ut starts from the start of thut starts half a clock before	•						
Clock phase	Selectable by CKPmn bit CKPmn = 0: Forward CKPmn = 1: Reverse								
Data direction	MSB or LSB first								


Note Use this operation within a range that satisfies the conditions above and the AC characteristics in the electrical specifications (see **CHAPTER 31 ELECTRICAL SPECIFICATIONS**).

Remarks 1. For 78K0R/LF3, CSI00 and CSI01 are not mounted.

2. For 78K0R/LG3, CSI01 is not mounted.


(1) Register setting

Figure 14-24. Example of Contents of Registers for Master Transmission of 3-Wire Serial I/O (CSI00, CSI01, CSI10, CSI20)



(2) Operation procedure

Figure 14-25. Initial Setting Procedure for Master Transmission



Caution After setting the SAUmEN to 1, be sure to set the SPSm register after 4 or more clocks have elapsed.

Starting setting to stop

Setting STm register

Write 1 to the STmn bit of the target channel.

Changing setting of SOEm register and stop the output of the target channel

Stopping communication

Stop communication in midway.

Figure 14-26. Procedure for Stopping Master Transmission


- **Remarks 1.** Even after communication is stopped, the pin level is retained. To resume the operation, re-set the SOm register (see **Figure 14-27 Procedure for Resuming Master Transmission**).
 - **2.** p: CSI number (p = 00, 01, 10, 20)

Starting setting for resumption Disable data output and clock output of the target channel by setting a port Port manipulation (Essential) register and a port mode register. Change the setting if an incorrect division Changing setting of SPSm register (Selective) ratio of the operation clock is set. Change the setting if an incorrect Changing setting of SDRmn register (Selective) transfer baud rate is set. Change the setting if the setting of the Changing setting of SMRmn register (Selective) SMRmn register is incorrect. Change the setting if the setting of the Changing setting of SCRmn register (Selective) SCRmn register is incorrect. Cleared by using SIRmn register if FEF, Clearing error flag (Selective) PEF, or OVF flag remains set. Set the SOEm register and stop the Changing setting of SOEm register (Selective) output of the target channel. Manipulate the SOmn and CKOmn bits Changing setting of SOm register (Selective) and set an initial output level. Set the SOEm register and enable data Changing setting of SOEm register (Selective) output of the target channel. Enable data output and clock output of the target channel by setting a port Port manipulation (Essential) register and a port mode register. Set the SSmn bit of the target channel to (Essential) Writing to SSm register 1 to set SEmn = 1. Sets transmit data to the SIOp register (bits 7 to 0 of the SDRmn register) and start Starting communication (Essential) communication.

Figure 14-27. Procedure for Resuming Master Transmission

(3) Processing flow (in single-transmission mode)

Figure 14-28. Timing Chart of Master Transmission (in Single-Transmission Mode)



Remark m: Unit number (m = 0, 1), n: Channel number (n = 0 to 2), p: CSI number (p = 00, 01, 10, 20)




Figure 14-29. Flowchart of Master Transmission (in Single-Transmission Mode)

Caution After setting the SAUmEN to 1, be sure to set the SPSm register after 4 or more clocks have elapsed.

(4) Processing flow (in continuous transmission mode)

SSmn STmn SEmn **SDRmn** Transmit data 1 Transmit data 2 Transmit data 3 SCKp pin SOp pin Transmit data 2 Transmit data 1 Shift Shift operation Shift operation Shift operation register mn **INTCSIp** Data transmission (8-bit length) Data transmission (8-bit length) Data transmission (8-bit length) MDmn0 **TSFmn BFFmn** <1> <2> <3> <2> <4> <3> <2> <3> <5><6> (Note)

Figure 14-30. Timing Chart of Master Transmission (in Continuous Transmission Mode)

Note When transmit data is written to the SDRmn register while BFFmn = 1, the transmit data is overwritten.

Caution The MDmn0 bit can be rewritten even during operation.

However, rewrite it before transfer of the last bit is started, so that it will be rewritten before the transfer end interrupt of the last transmit data.

Remark m: Unit number (m = 0, 1), n: Channel number (n = 0 to 2), p: CSI number (p = 00, 01, 10, 20)




Figure 14-31. Flowchart of Master Transmission (in Continuous Transmission Mode)

Caution After setting the SAUmEN to 1, be sure to set the SPSm register after 4 or more clocks have elapsed.

Remark <1> to <6> in the figure correspond to <1> to <6> in Figure 14-30 Timing Chart of Master Transmission (in Continuous Transmission Mode).

14.5.2 Master reception

Master reception is that the 78K0R/Lx3 microcontrollers output a transfer clock and receive data from other device.

3-Wire Serial I/O	CSI00	CSI01	CSI10	CSI20					
Target channel	Channel 0 of SAU0	Channel 1 of SAU0	Channel 2 of SAU0	Channel 0 of SAU1					
Pins used	SCK00, SI00	SCK00, Sl00 SCK01, Sl01 SCK10, Sl10 SCK20, Sl20							
Interrupt	INTCSI00	INTCSI00 INTCSI01 INTCSI10 INTCSI20							
	Transfer end interrupt onl	y (Setting the buffer empty	interrupt is prohibited.)						
Error detection flag	Overrun error detection f	Overrun error detection flag (OVFmn) only							
Transfer data length	7 or 8 bits								
Transfer rate	Max. fclk/4 [MHz], Min. fc	$LK/(2 \times 2^{11} \times 128) \text{ [MHz]}^{Note}$	fclk: System clock frequency	uency					
Data phase	•	t starts from the start of the t starts half a clock before t	•						
Clock phase	Selectable by CKPmn bit CKPmn = 0: Forward CKPmn = 1: Reverse								
Data direction	MSB or LSB first								


Note Use this operation within a range that satisfies the conditions above and the AC characteristics in the electrical specifications (see CHAPTER 31 ELECTRICAL SPECIFICATIONS).

Remarks 1. For 78K0R/LF3, CSI00 and CSI01 are not mounted.

2. For 78K0R/LG3, CSI01 is not mounted.

(1) Register setting


Figure 14-32. Example of Contents of Registers for Master Reception of 3-Wire Serial I/O (CSI00, CSI01, CSI20)



(2) Operation procedure


Starting initial setting

Figure 14-33. Initial Setting Procedure for Master Reception



Caution After setting the SAUmEN to 1, be sure to set the SPSm register after 4 or more clocks have elapsed.

Figure 14-34. Procedure for Stopping Master Reception




Remark Even after communication is stopped, the pin level is retained. To resume the operation, re-set the SOm register (see Figure 14-35 Procedure for Resuming Master Reception).

Starting setting for resumption Disable clock output of the target channel by setting a port register and a Port manipulation (Essential) port mode register. Change the setting if an incorrect division Changing setting of SPSm register ratio of the operation clock is set. (Selective) Change the setting if an incorrect Changing setting of SDRmn register transfer baud rate is set. (Selective) Change the setting if the setting of the Changing setting of SMRmn register SMRmn register is incorrect. (Selective) Change the setting if the setting of the Changing setting of SCRmn register SCRmn register is incorrect. (Selective) Manipulate the CKOmn bit and set a Changing setting of SOm register (Selective) clock output level. Clear the SOEm register to 0 and stop Changing setting of SOEm register (Essential) data output of the target channel. Cleared by using SIRmn register if FEF, Clearing error flag (Selective) PEF, or OVF flag remains set. Enable clock output of the target channel by setting a port register and a port mode (Essential) Port manipulation Set the SSmn bit of the target channel to (Essential) Writing to SSm register 1 to set SEmn = 1. Sets dummy data to the SIOp register (bits 7 to 0 of the SDRmn register) and Starting communication (Essential) start communication.

Figure 14-35. Procedure for Resuming Master Reception

(3) Processing flow (in single-reception mode)

Figure 14-36. Timing Chart of Master Reception (in Single-Reception Mode) (Type 1: DAPmn = 0, CKPmn = 0)



Remark m: Unit number (m = 0, 1), n: Channel number (n = 0 to 2), p: CSI number (p = 00, 01, 10, 20)




Figure 14-37. Flowchart of Master Reception (in Single-Reception Mode)

Caution After setting the SAUmEN to 1, be sure to set the SPSm register after 4 or more clocks have elapsed.

14.5.3 Master transmission/reception

Master transmission/reception is that the 78K0R/Lx3 microcontrollers output a transfer clock and transmit/receive data to/from other device.

3-Wire Serial I/O	CSI00	CSI01	CSI10	CSI20
Target channel	Channel 0 of SAU0	Channel 1 of SAU0	Channel 2 of SAU0	Channel 0 of SAU1
Pins used	SCK00, SI00, SO00	SCK01, SI01, SO01	SCK10, SI10, SO10	SCK20, SI20, SO20
Interrupt	INTCSI00	INTCSI01	INTCSI10	INTCSI20
	Transfer end interrupt (in single-transfer mode) or buffer empty interrupt (in continuous transfer mode) can be selected.			
Error detection flag	Overrun error detection flag (OVFmn) only			
Transfer data length	7 or 8 bits			
Transfer rate	Max. fclк/4 [MHz], Min. fclк/(2 × 2 ¹¹ × 128) [MHz] ^{Note} fclк: System clock frequency			
Data phase	Selectable by DAPmn bit DAPmn = 0: Data I/O starts at the start of the operation of the serial clock. DAPmn = 1: Data I/O starts half a clock before the start of the serial clock operation.			
Clock phase	Selectable by CKPmn bit CKPmn = 0: Forward CKPmn = 1: Reverse			
Data direction	MSB or LSB first			


Note Use this operation within a range that satisfies the conditions above and the AC characteristics in the electrical specifications (see CHAPTER 31 ELECTRICAL SPECIFICATIONS).


Remarks 1. For 78K0R/LF3, CSI00 and CSI01 are not mounted.


2. For 78K0R/LG3, CSI01 is not mounted.

(1) Register setting

Figure 14-38. Example of Contents of Registers for Master Transmission/Reception of 3-Wire Serial I/O (CSI00, CSI01, CSI10, CSI20)









Operation mode of channel n 0: Transfer end interrupt 1: Buffer empty interrupt

(e) Serial communication operation setting register mn (SCRmn)



(f) Serial data register mn (SDRmn) (lower 8 bits: SIOp)



Remark m: Unit number (m = 0, 1), n: Channel number (n = 0 to 2), p: CSI number (p = 00, 01, 10, 20)


: Setting is fixed in the CSI master transmission/reception mode, : Setting disabled (set to the initial value)

×: Bit that cannot be used in this mode (set to the initial value when not used in any mode)

0/1: Set to 0 or 1 depending on the usage of the user


(2) Operation procedure

Figure 14-39. Initial Setting Procedure for Master Transmission/Reception



Caution After setting the SAUmEN to 1, be sure to set the SPSm register after 4 or more clocks have elapsed.

Figure 14-40. Procedure for Stopping Master Transmission/Reception



Remark Even after communication is stopped, the pin level is retained. To resume the operation, re-set the SOm register (see **Figure 14-41 Procedure for Resuming Master Transmission/Reception**).


Starting setting for resumption Disable data output and clock output of the target channel by setting a port Port manipulation (Essential) register and a port mode register. Change the setting if an incorrect division Changing setting of SPSm register (Selective) ratio of the operation clock is set. Change the setting if an incorrect Changing setting of SDRmn register (Selective) transfer baud rate is set. Change the setting if the setting of the Changing setting of SMRmn register (Selective) SMRmn register is incorrect. Change the setting if the setting of the Changing setting of SCRmn register (Selective) SCRmn register is incorrect. Cleared by using SIRmn register if FEF, Clearing error flag PEF, or OVF flag remains set. (Selective) Set the SOEm register and stop the Changing setting of SOEm register (Selective) output of the target channel. Manipulate the SOmn and CKOmn bits Changing setting of SOm register (Selective) and set an initial output level. Set the SOEm register and enable the Changing setting of SOEm register (Selective) output of the target channel. Enable data output and clock output of the target channel by setting a port Port manipulation (Essential) register and a port mode register. Set the SSmn bit of the target channel to Writing to SSm register (Essential) 1 and set SEmn to 1. Set transmit data to the SIOp register (bits 7 Starting communication (Essential) to 0 of the SDRmn register) and start communication.

Figure 14-41. Procedure for Resuming Master Transmission/Reception

(3) Processing flow (in single-transmission/reception mode)

Figure 14-42. Timing Chart of Master Transmission/Reception (in Single-Transmission/Reception Mode)

(Type 1: DAPmn = 0, CKPmn = 0)



Remark m: Unit number (m = 0, 1), n: Channel number (n = 0 to 2), p: CSI number (p = 00, 01, 10, 20)

Starting CSI communication Setting SAU1EN and SAU0EN bits of PER0 register to 1 Setting transfer rate by SPSm register SMRmn, SCRmn: Setting communication SDRmn[15:9]: Setting transfer rate Perform initial setting when SEmn = 0. SOm, SOEm: Setting output and SCKp output Port manipulation Writing 1 to SSmn bit Writing transmit data to SIOp (=SDRmn[7:0]) Starting transmission/reception No Transfer end interrupt generated? Yes Reading SIOp (=SDRmn[7:0]) register No Transmission/reception completed? Yes Writing 1 to STmn bit Clearing SAU1EN and SAU0EN bits of PER0 register to 0 End of communication


Figure 14-43. Flowchart of Master Transmission/Reception (in Single-Transmission/Reception Mode)

Caution After setting the SAUmEN to 1, be sure to set the SPSm register after 4 or more clocks have elapsed.

(4) Processing flow (in continuous transmission/reception mode)

Figure 14-44. Timing Chart of Master Transmission/Reception (in Continuous Transmission/Reception Mode)

(Type 1: DAPmn = 0, CKPmn = 0)



- Notes 1. When transmit data is written to the SDRmn register while BFFmn = 1, the transmit data is overwritten.
 - **2.** The transmit data can be read by reading the SDRmn register during this period. At this time, the transfer operation is not affected.
- Caution The MDmn0 bit can be rewritten even during operation.

However, rewrite it before transfer of the last bit is started, so that it has been rewritten before the transfer end interrupt of the last transmit data.

- Remarks 1. <1> to <8> in the figure correspond to <1> to <8> in Figure 14-45 Flowchart of Master Transmission/Reception (in Continuous Transmission/Reception Mode).
 - 2. m: Unit number (m = 0, 1), n: Channel number (n = 0 to 2), p: CSI number (p = 00, 01, 10, 20)

Starting CSI communication Setting SAU1EN and SAU0EN bits of PER0 register to 1 Setting transfer rate by SPSm register SMRmn, SCRmn: Setting communication Perform initial setting when SEmn = 0. SDRmn[15:9]: Setting transfer rate <1> Select the buffer empty interrupt. SOm, SOEm: Setting output and SCKp output Port manipulation Writing 1 to SSmn bit Writing transmit data to <2> SIOp (=SDRmn[7:0]) Nο Buffer empty interrupt generated? Reading receive data to <4> SIOp (=SDRmn[7:0]) Yes Communication data exists? No Clearing 0 to MDmn0 bit TSFmn = 1? No Yes Nο Transfer end interrupt Reading receive data to <7> SIOp (=SDRmn[7:0]) Writing 1 to MDmn0 bit Communication continued? No Writing 1 to STmn bit Clearing SAU1EN and SAU0EN bits of PER0 register to 0 End of communication

Figure 14-45. Flowchart of Master Transmission/Reception (in Continuous Transmission/Reception Mode)

Caution After setting the SAUmEN to 1, be sure to set the SPSm register after 4 or more clocks have elapsed.

Remark <1> to <8> in the figure correspond to <1> to <8> in Figure 14-44 Timing Chart of Master Transmission/Reception (in Continuous Transmission/Reception Mode).

14.5.4 Slave transmission

Slave transmission is that the 78K0R/Lx3 microcontrollers transmit data to another device in the state of a transfer clock being input from another device.

3-Wire Serial I/O	CSI00	CSI01	CSI10	CSI20			
Target channel	Channel 0 of SAU0	Channel 1 of SAU0	Channel 2 of SAU0	Channel 0 of SAU1			
Pins used	SCK00, SO00	SCK01, SO01	SCK10, SO10	SCK20, SO20			
Interrupt	INTCSI00	INTCSI20					
	Transfer end interrupt (in single-transfer mode) or buffer empty interrupt (in continuous transfer mode) can be selected.						
Error detection flag	Overrun error detection flag (OVFmn) only						
Transfer data length	7 or 8 bits						
Transfer rate	Max. fmck/6 [MHz] ^{Notes 1, 2}						
Data phase	Selectable by DAPmn bit DAPmn = 0: Data output starts from the start of the operation of the serial clock. DAPmn = 1: Data output starts half a clock before the start of the serial clock operation.						
Clock phase	Selectable by CKPmn bit CKPmn = 0: Forward CKPmn = 1: Reverse						
Data direction	MSB or LSB first						

- Notes 1. Because the external serial clock input to pins SCK00, SCK01, SCK10, and SCK20 is sampled internally and used, the fastest transfer rate is fmck/6 [MHz].
 - 2. Use this operation within a range that satisfies the conditions above and the AC characteristics in the electrical specifications (see CHAPTER 31 ELECTRICAL SPECIFICATIONS).

Remarks 1. fmck: Operation clock (MCK) frequency of target channel

- 2. For 78K0R/LF3, CSI00 and CSI01 are not mounted.
- 3. For 78K0R/LG3, CSI01 is not mounted.

(1) Register setting

Figure 14-46. Example of Contents of Registers for Slave Transmission of 3-Wire Serial I/O (CSI00, CSI01, CSI10, CSI20)


(a) Serial output register m (SOm) ... Sets only the bits of the target channel. SOm CKOm2 CKOm1 CKOm0 SOm2 SOm1 SOm0 0/1 0/1 0/1 (b) Serial output enable register m (SOEm) ... Sets only the bits of the target channel to 1. SOEm SOEm2 SOEm1 SOEm0 0/1 0/1 0/1 (c) Serial channel start register m (SSm) ... Sets only the bits of the target channel to 1. SSm SSm3 SSm2 SSm1 SSm0 0/1 0/1 0/1 × (d) Serial mode register mn (SMRmn) SMRmn CKSm CCSm STSmi SISmn MDmn2 MDmn MDmn(0/1 0/1 Operation mode of channel n 0: Transfer end interrupt 1: Buffer empty interrupt (e) Serial communication operation setting register mn (SCRmn) **SCRmn** RXEmr TXFmr DAPmr CKPmn =OCmr DIRmn DI Smn2 DI Smn1 DI Smn(PTCmn1 TCmn SI Cmn0 0/1 0/1 0/1 0/1 (f) Serial data register mn (SDRmn) (lower 8 bits: SIOp) SDRmn Baud rate setting Transmit data setting SIOp **Remark** m: Unit number (m = 0, 1), n: Channel number (n = 0 to 2), p: CSI number (p = 00, 01, 10, 20): Setting is fixed in the CSI slave transmission mode, : Setting disabled (set to the initial value)

×: Bit that cannot be used in this mode (set to the initial value when not used in any mode)

0/1: Set to 0 or 1 depending on the usage of the user

(2) Operation procedure

Figure 14-47. Initial Setting Procedure for Slave Transmission



Caution After setting the SAUmEN to 1, be sure to set the SPSm register after 4 or more clocks have elapsed.

Starting setting to stop

Write 1 to the STmn bit of the target channel.

Changing setting of SOEm register and stop the output of the target channel.

Stopping communication

Stop communication in midway.

Figure 14-48. Procedure for Stopping Slave Transmission

Remark Even after communication is stopped, the pin level is retained. To resume the operation, re-set the SOm register (see **Figure 14-49 Procedure for Resuming Slave Transmission**).


Starting setting for resumption Stop the target for communication or wait Manipulating target for communication (Essential) until the target completes its operation. Disable data output of the target channel by setting a port register and a port Port manipulation (Selective) mode register. Change the setting if an incorrect division Changing setting of SPSm register (Selective) ratio of the operation clock is set. Change the setting if the setting of the Changing setting of SMRmn register (Selective) SMRmn register is incorrect. Change the setting if the setting of the Changing setting of SCRmn register (Selective) SCRmn register is incorrect. Cleared by using SIRmn register if FEF, Clearing error flag (Selective) PEF, or OVF flag remains set. Set the SOEm register and stop the Changing setting of SOEm register (Selective) output of the target channel. Manipulate the SOmn and CKOmn bits Changing setting of SOm register (Selective) and set an initial output level. Set the SOEm register and enable the Changing setting of SOEm register (Selective) output of the target channel. Enable data output of the target channel by setting a port register and a port Port manipulation (Essential) mode register. Set the SSmn bit of the target channel to (Essential) Writing to SSm register 1 to set SEmn = 1. Set transmit data to the SIOp register (bits 7 to 0 of the SDRmn register) and wait for a (Essential) Starting communication clock from the master. (Essential) Starting target for communication Start the target for communication.

Figure 14-49. Procedure for Resuming Slave Transmission

(3) Processing flow (in single-transmission mode)

Figure 14-50. Timing Chart of Slave Transmission (in Single-Transmission Mode)

(Type 1: DAPmn = 0, CKPmn = 0)



Remark m: Unit number (m = 0, 1), n: Channel number (n = 0 to 2), p: CSI number (p = 00, 01, 10, 20)





Figure 14-51. Flowchart of Slave Transmission (in Single-Transmission Mode)

Caution After setting the SAUmEN to 1, be sure to set the SPSm register after 4 or more clocks have elapsed.

(4) Processing flow (in continuous transmission mode)

Figure 14-52. Timing Chart of Slave Transmission (in Continuous Transmission Mode)

(Type 1: DAPmn = 0, CKPmn = 0)



Note When transmit data is written to the SDRmn register while BFFmn = 1, the transmit data is overwritten.

Caution The MDmn0 bit can be rewritten even during operation. However, rewrite it before transfer of the last bit is started.




Figure 14-53. Flowchart of Slave Transmission (in Continuous Transmission Mode)

Caution After setting the SAUmEN to 1, be sure to set the SPSm register after 4 or more clocks have elapsed.

Remark <1> to <6> in the figure correspond to <1> to <6> in Figure 14-52 Timing Chart of Slave Transmission (in Continuous Transmission Mode).

14.5.5 Slave reception

Slave reception is that the 78K0R/Lx3 microcontrollers receive data from another device in the state of a transfer clock being input from another device.

3-Wire Serial I/O	CSI00	CSI01	CSI10	CSI20		
Target channel	Channel 0 of SAU0	Channel 1 of SAU0	Channel 2 of SAU0	Channel 0 of SAU1		
Pins used	SCK00, SI00	SCK01, SI01	SCK10, SI10	SCK20, SI20		
Interrupt	INTCSI00	INTCSI01	INTCSI10	INTCSI20		
	Transfer end interrupt only (Setting the buffer empty interrupt is prohibited.)					
Error detection flag	Overrun error detection flag (OVFmn) only					
Transfer data length	7 or 8 bits					
Transfer rate	Max. f _{MCK} /6 [MHz] ^{Notes 1, 2}					
Data phase	Selectable by DAPmn bit DAPmn = 0: Data input starts from the start of the operation of the serial clock. DAPmn = 1: Data input starts half a clock before the start of the serial clock operation.					
Clock phase	Selectable by CKPmn bit CKPmn = 0: Forward CKPmn = 1: Reverse					
Data direction	MSB or LSB first					

- Notes 1. Because the external serial clock input to pins SCK00, SCK01, SCK10, and SCK20 is sampled internally and used, the fastest transfer rate is fmck/6 [MHz].
 - 2. Use this operation within a range that satisfies the conditions above and the AC characteristics in the electrical specifications (see CHAPTER 31 ELECTRICAL SPECIFICATIONS).

Remarks 1. fmck: Operation clock (MCK) frequency of target channel

- 2. For 78K0R/LF3, CSI00 and CSI01 are not mounted.
- 3. For 78K0R/LG3, CSI01 is not mounted.

(1) Register setting


Figure 14-54. Example of Contents of Registers for Slave Reception of 3-Wire Serial I/O (CSI00, CSI01, CSI10, CSI20)

(a) Serial output register m (SOm) SOm CKOm2 CKOm1 CKOm0 SOm2 SOm1 SOm0 X (b) Serial output enable register m (SOEm) ... Clears only the bits of the target channel to 0. SOEm SOEm2 SOEm1 SOEm0 0/1 0/1 0/1 (c) Serial channel start register m (SSm) ... Sets only the bits of the target channel to 1. SSm SSm3 SSm2 SSm1 SSm0 0/1 0/1 0/1 × (d) Serial mode register mn (SMRmn) SMRmn CKSm CCSm STSmi SISmn MDmn2 MDmn1 MDmn0 0/1 Operation mode of channel n 0: Transfer end interrupt (e) Serial communication operation setting register mn (SCRmn) **SCRmn** TXEm RXEm DAPm CKPmr EOCmr PTCmn1 PTCmr DIRmn SLCmn SLCmn DLSmn2 DLSmn DLSmn(0/1 0/1 0/1 0/1 (f) Serial data register mn (SDRmn) (lower 8 bits: SIOp) **SDRmn** (baud rate setting) Receive data register SIOp **Remark** m: Unit number (m = 0, 1), n: Channel number (n = 0 to 2), p: CSI number (p = 00, 01, 10, 20) : Setting is fixed in the CSI slave reception mode, : Setting disabled (set to the initial value) ×: Bit that cannot be used in this mode (set to the initial value when not used in any mode)

0/1: Set to 0 or 1 depending on the usage of the user


(2) Operation procedure

Figure 14-55. Initial Setting Procedure for Slave Reception



Caution After setting the SAUmEN to 1, be sure to set the SPSm register after 4 or more clocks have elapsed.

Figure 14-56. Procedure for Stopping Slave Reception




Starting setting for resumption Stop the target for communication or wait (Essential) Manipulating target for communication until the target completes its operation. Disable clock output of the target channel by setting a port register and a Port manipulation (Essential) port mode register. Change the setting if an incorrect division Changing setting of SPSm register (Selective) ratio of the operation clock is set. Change the setting if the setting of the Changing setting of SMRmn register SMRmn register is incorrect. (Selective) Change the setting if the setting of the Changing setting of SCRmn register (Selective) SCRmn register is incorrect. Change the setting if the setting of the Changing setting of SDRmn register SDRmn register is incorrect. (Selective) Manipulate the CKOmn bit and enable Changing setting of SOm register (Selective) reception. Clear the SOEm register to 0 and stop Changing setting of SOEm register (Essential) data output of the target channel. Cleared by using SIRmn register if FEF, Clearing error flag (Selective) PEF, or OVF flag remains set. Enable clock output of the target channel (Essential) Port manipulation by setting a port register and a port mode register. Set the SSmn bit of the target channel to (Essential) Writing to SSm register 1 to set SEmn = 1. Wait for a clock from the master. (Essential) Starting communication

Figure 14-57. Procedure for Resuming Slave Reception

(3) Processing flow (in single-reception mode)

Figure 14-58. Timing Chart of Slave Reception (in Single-Reception Mode) (Type 1: DAPmn = 0, CKPmn = 0)



Remark m: Unit number (m = 0, 1), n: Channel number (n = 0 to 2), p: CSI number (p = 00, 01, 10, 20)




Figure 14-59. Flowchart of Slave Reception (in Single-Reception Mode)

Caution After setting the SAUmEN to 1, be sure to set the SPSm register after 4 or more clocks have elapsed.

14.5.6 Slave transmission/reception

Slave transmission/reception is that the 78K0R/Lx3 microcontrollers transmit/receive data to/from another device in the state of a transfer clock being input from another device.

3-Wire Serial I/O	CSI00	CSI01	CSI10	CSI20		
Target channel	Channel 0 of SAU0	Channel 1 of SAU0	Channel 2 of SAU0	Channel 0 of SAU1		
Pins used	SCK00, SI00, SO00	SCK01, SI01, SO01	SCK10, SI10, SO10	SCK20, SI20, SO20		
Interrupt	INTCSI00 INTCSI01 INTCSI10 INTCSI20					
	Transfer end interrupt (in single-transfer mode) or buffer empty interrupt (in continuous transfer mode) can be selected.					
Error detection flag	Overrun error detection flag (OVFmn) only					
Transfer data length	7 or 8 bits					
Transfer rate	Max. fmck/6 [MHz] ^{Notes 1, 2}					
Data phase	Selectable by DAPmn bit DAPmn = 0: Data I/O starts from the start of the operation of the serial clock. DAPmn = 1: Data I/O starts half a clock before the start of the serial clock operation.					
Clock phase	Selectable by CKPmn bit CKPmn = 0: Forward CKPmn = 1: Reverse					
Data direction	MSB or LSB first					


- Notes 1. Because the external serial clock input to pins $\overline{SCK00}$, $\overline{SCK01}$, $\overline{SCK10}$, and $\overline{SCK20}$ is sampled internally and used, the fastest transfer rate is fmck/6 [MHz].
 - 2. Use this operation within a range that satisfies the conditions above and the AC characteristics in the electrical specifications (see CHAPTER 31 ELECTRICAL SPECIFICATIONS).

Remarks 1. fmck: Operation clock (MCK) frequency of target channel

- 2. For 78K0R/LF3, CSI00 and CSI01 are not mounted.
- 3. For 78K0R/LG3, CSI01 is not mounted.

(1) Register setting

Figure 14-60. Example of Contents of Registers for Slave Transmission/Reception of 3-Wire Serial I/O (CSI00, CSI01, CSI10, CSI20)



(f) Serial data register mn (SDRmn) (lower 8 bits: SIOp)

0

CKPmn

0/1

RXEmr


1

TXEmr

1

DAPmi

0/1



PTCmn0

0

DIRmr

0/1

0

Cmn

SLCmn

0

0

DLSmn2 DLSmn1

DLSmn(

0/1

Remark m: Unit number (m = 0, 1), n: Channel number (n = 0 to 2), p: CSI number (p = 00, 01, 10, 20)

EOCmn PTCmn1

0


☐: Setting is fixed in the CSI slave transmission/reception mode, ☐: Setting disabled (set to the initial value)

×: Bit that cannot be used in this mode (set to the initial value when not used in any mode)

0/1: Set to 0 or 1 depending on the usage of the user

(2) Operation procedure

Figure 14-61. Initial Setting Procedure for Slave Transmission/Reception



Caution After setting the SAUmEN to 1, be sure to set the SPSm register after 4 or more clocks have elapsed.

Starting setting to stop

Write 1 to the STmn bit of the target channel.

Changing setting of SOEm register

Set the SOEm register and stop the output of the target channel.

Stopping communication

Stop communication in midway.

Figure 14-62. Procedure for Stopping Slave Transmission/Reception

Remark Even after communication is stopped, the pin level is retained. To resume the operation, re-set the SOm register (see **Figure 14-63 Procedure for Resuming Slave Transmission/Reception**).


Starting setting for resumption Stop the target for communication or wait Manipulating target for communication (Essential) until the target completes its operation. Disable data output of the target channel by setting a port register and a port Port manipulation (Essential) mode register. Change the setting if an incorrect division Changing setting of SPSm register (Selective) ratio of the operation clock is set. Change the setting if an incorrect division Changing setting of SDRm register (Selective) ratio of the operation clock is set. Change the setting if the setting of the Changing setting of SMRmn register (Selective) SMRmn register is incorrect. Change the setting if the setting of the Changing setting of SCRmn register (Selective) SCRmn register is incorrect. Cleared by using SIRmn register if FEF, Clearing error flag (Selective) PEF, or OVF flag remains set. Set the SOEm register and stop the Changing setting of SOEm register (Selective) output of the target channel. Manipulate the SOmn bit and set an Changing setting of SOm register (Selective) initial output level. Set the SOEm register and enable the Changing setting of SOEm register (Selective) output of the target channel. Enable data output of the target channel by setting a port register and a port mode Port manipulation (Essential) register. Set the SSmn bit of the target channel to (Essential) Writing to SSm register 1 to set SEmn = 1. Set transmit data to the SIOp register (Essential) Starting communication (bits 7 to 0 of the SDRmn register) and wait for a clock from the master. Start the target for communication. (Essential) Starting target for communication

Figure 14-63. Procedure for Resuming Slave Transmission/Reception

(3) Processing flow (in single-transmission/reception mode)

Figure 14-64. Timing Chart of Slave Transmission/Reception (in Single-Transmission/Reception Mode)

(Type 1: DAPmn = 0, CKPmn = 0)



Remark m: Unit number (m = 0, 1), n: Channel number (n = 0 to 2), p: CSI number (p = 00, 01, 10, 20)


Starting CSI communication Setting SAU1EN and SAU0EN bits of PER0 register to 1 Setting transfer rate by SPSm register SMRmn, SCRmn: Setting communication SDRmn[15:9]: Setting transfer rate Perform initial setting when SEmn = 0. SOm, SOEm: Setting output Port manipulation Writing 1 to SSmn bit Writing transmit data to SIOp (=SDRmn[7:0]) Starting transmission/reception No Transfer end interrupt generated? Yes Reading SIOp (=SDRmn[7:0]) register No Transmission/reception completed? Yes Writing 1 to STmn bit Clearing SAU1EN and SAU0EN bits of PER0 register to 0 End of communication

Figure 14-65. Flowchart of Slave Transmission/Reception (in Single-Transmission/Reception Mode)

Caution After setting the SAUmEN to 1, be sure to set the SPSm register after 4 or more clocks have elapsed.

(4) Processing flow (in continuous transmission/reception mode)

Figure 14-66. Timing Chart of Slave Transmission/Reception (in Continuous Transmission/Reception Mode) (Type 1: DAPmn = 0, CKPmn = 0)



- Notes 1. When transmit data is written to the SDRmn register while BFFmn = 1, the transmit data is overwritten.
 - 2. The transmit data can be read by reading the SDRmn register during this period. At this time, the transfer operation is not affected.
- Caution The MDmn0 bit can be rewritten even during operation.

However, rewrite it before transfer of the last bit is started, so that it will be rewritten before the transfer end interrupt of the last transmit data.

- Remarks 1. <1> to <8> in the figure correspond to <1> to <8> in Figure 14-67 Flowchart of Slave Transmission/Reception (in Continuous Transmission/Reception Mode).
 - 2. m: Unit number (m = 0, 1), n: Channel number (n = 0 to 2), p: CSI number (p = 00, 01, 10, 20)

Starting CSI communication Setting SAU1EN and SAU0EN bits of PER0 register to 1 Setting transfer rate by SPSm register SMRmn, SCRmn: Setting communication Perform initial setting when SEmn = 0. SDRmn[15:9]: Setting transfer rate SOm, SOEm: Setting output <1> Select the buffer empty interrupt. Port manipulation Writing 1 to SSmn bit Writing transmit data to <2> SIOp (=SDRmn[7:0]) No Buffer empty interrupt generated? Yes Reading receive data to SIOp (=SDRmn[7:0]) Yes Communication data exists? No Clearing 0 to MDmn0 bit TSFmn = 1? No Yes Nο Yes Reading receive data to SIOp (=SDRmn[7:0]) Writing 1 to MDmn0 bit Communication continued? <8> Writing 1 to STmn bit Clearing SAU1EN and SAU0EN bits of PER0 register to 0 End of communication

Figure 14-67. Flowchart of Slave Transmission/Reception (in Continuous Transmission/Reception Mode)

Caution After setting the SAUmEN to 1, be sure to set the SPSm register after 4 or more clocks have elapsed.

Remark <1> to <8> in the figure correspond to <1> to <8> in Figure 14-66 Timing Chart of Slave Transmission/Reception (in Continuous Transmission/Reception Mode).

14.5.7 Calculating transfer clock frequency

The transfer clock frequency for 3-wire serial I/O (CSI00, CSI01, CSI10, CSI20) communication can be calculated by the following expressions.

(1) Master

(Transfer clock frequency) = {Operation clock (MCK) frequency of target channel} ÷ (SDRmn[15:9] + 1) ÷ 2 [Hz]

(2) Slave

(Transfer clock frequency) = {Frequency of serial clock (SCK) supplied by master} Note [Hz]

Note The permissible maximum frequency is the smaller of fclk/6 and fmck/2.

- **Remarks 1.** The value of SDRmn[15:9] is the value of bits 15 to 9 of the SDRmn register (0000000B to 11111111B) and therefore is 0 to 127.
 - 2. m: Unit number (m = 0, 1), n: Channel number (n = 0 to 2)

The operation clock (MCK) is determined by serial clock select register m (SPSm) and bit 15 (CKSmn) of serial mode register mn (SMRmn).

SMRmn Register	SPSm Register						Operation C	clock (MCK) Note1		
CKSmn	PRS m13	PRS m12	PRS m11	PRS m10	PRS m03	PRS m02	PRS m01	PRS m00		fclk = 20 MHz
0	Х	Х	Х	Х	0	0	0	0	fclk	20 MHz
	Х	Х	Х	Х	0	0	0	1	fclk/2	10 MHz
	Х	Х	Х	Х	0	0	1	0	fclk/2 ²	5 MHz
	Х	Х	Х	Х	0	0	1	1	fclk/2 ³	2.5 MHz
	Х	Х	Х	Х	0	1	0	0	fclk/2 ⁴	1.25 MHz
	Х	Х	Х	Х	0	1	0	1	fclk/2 ⁵	625 kHz
	Х	Х	Х	Х	0	1	1	0	fclk/2 ⁶	313 kHz
	Х	Х	Х	Х	0	1	1	1	fclk/2 ⁷	156 kHz
	Х	Х	Х	Х	1	0	0	0	fclk/2 ⁸	78.1 kHz
	Х	Х	Х	Χ	1	0	0	1	fclk/29	39.1 kHz
	Х	Х	Х	Х	1	0	1	0	fclk/2 ¹⁰	19.5 kHz
	Х	Х	Х	Х	1	0	1	1	fclk/2 ¹¹	9.77 kHz
	Х	Х	Х	Х	1	1	1	1	INTTM02 if m	
1	0	0	0	0	Х	Х	Х	Х	fclk	20 MHz
	0	0	0	1	Х	Х	Х	Х	fclk/2	10 MHz
	0	0	1	0	Х	Х	Х	Х	fclk/2 ²	5 MHz
	0	0	1	1	Х	Х	Х	Х	fclk/2 ³	2.5 MHz
	0	1	0	0	Χ	Х	Х	Х	fclk/2 ⁴	1.25 MHz
	0	1	0	1	Х	Х	Х	Х	fclκ/2⁵	625 kHz
	0	1	1	0	Χ	Х	Х	Х	fclk/2 ⁶	313 kHz
	0	1	1	1	Х	Х	Х	Х	fclk/2 ⁷	156 kHz
	1	0	0	0	Х	Х	Х	Х	fclk/2 ⁸	78.1 kHz
	1	0	0	1	Χ	Х	Х	Х	fclk/2 ⁹	39.1 kHz
	1	0	1	0	Χ	Х	Х	Х	fclk/2 ¹⁰	19.5 kHz
	1	0	1	1	Х	Х	Х	Х	fclk/2 ¹¹	9.77 kHz
	1	1	1	1	Х	Х	Х	Х	INTTM02 if m	
	•	(Other tl	nan ab	ove		•	•	Setting prohibi	ted
4 \\//	Miles about the sheet all attend for for all and an aire								. 41 1	1

Table 14-2. Selection of operation clock

- Notes 1. When changing the clock selected for fclk (by changing the system clock control register (CKC) value), do so after having stopped (STm = 000FH) the operation of the serial array unit (SAUm). When selecting INTTM02 and INTTM03 for the operation clock, also stop the timer array unit (TAU0) (TT0 = 00FFH).
 - 2. SAUm can be operated at a fixed division ratio of the subsystem clock, regardless of the fclk frequency (main system clock, subsystem clock), by operating the interval timer for which fsub/4 has been selected as the count clock (setting TIS02 (if m = 0) or TIS03 (if m = 1) of the TIS0 register to 1) and selecting INTTM02 and INTTM03 by using the SPSm register in channels 2 and 3 of TAU0. When changing fclk, however, SAUm and TAU0 must be stopped as described in Note 1 above.

Remarks 1. X: Don't care

2. m: Unit number (m = 0, 1), n: Channel number (n = 0 to 2)

14.6 Operation of UART (UART0, UART1, UART2, UART3) Communication

This is a start-stop synchronization function using two lines: serial data transmission (TxD) and serial data reception (RxD) lines. It transmits or receives data in asynchronization with the party of communication (by using an internal baud rate). Full-duplex UART communication can be realized by using two channels, one dedicated to transmission (even channel) and the other to reception (odd channel).

[Data transmission/reception]

- Data length of 5, 7, or 8 bits
- · Select the MSB/LSB first
- · Level setting of transmit/receive data and select of reverse
- · Parity bit appending and parity check functions
- · Stop bit appending

[Interrupt function]

- Transfer end interrupt/buffer empty interrupt
- · Error interrupt in case of framing error, parity error, or overrun error

[Error detection flag]

• Framing error, parity error, or overrun error

The LIN-bus is supported in UART3 (2, 3 channels of unit 1)

[LIN-bus functions]

- · Wakeup signal detection
- Sync break field (SBF) detection
- · Sync field measurement, baud rate calculation

External interrupt (INTP0) or timer array unit (TAU) is used.

UART0 uses channels 0 and 1 of SAU0.

UART1 uses channels 2 and 3 of SAU0.

UART2 uses channels 0 and 1 of SAU1.

UART3 uses channels 2 and 3 of SAU1.

Unit	Channel	Used as CSI	Used as UART	Used as Simplified I ² C
0	0	CSI00	UART0	=
	1	CSI01		_
	2	CSI10	UART1	IIC10
	3	-		-
1	0	CSI20	UART2	IIC20
	1	-		-
	2	-	UART3 (supporting LIN-bus)	-
	3	-		-

Caution When using serial array units 0 and 1 as UARTs, the channels of both the transmitting side (evennumber channel) and the receiving side (odd-number channel) can be used only as UARTs.

Remark For 78K0R/LF3, UART0 is not mounted.



UART performs the following four types of communication operations.

UART transmission (See 14.6.1.)
UART reception (See 14.6.2.)
LIN transmission (UART3 only) (See 14.6.3.)
LIN reception (UART 3 only) (See 14.6.4.)

14.6.1 UART transmission

UART transmission is an operation to transmit data from the 78K0R/Lx3 microcontrollers to another device asynchronously (start-stop synchronization).

Of two channels used for UART, the even channel is used for UART transmission.

UART	UART0	UART1	UART2	UART3			
Target channel	Channel 0 of SAU0	Channel 2 of SAU0	Channel 0 of SAU1	Channel 2 of SAU1			
Pins used	TxD0	TxD1	TxD2	TxD3			
Interrupt	INTST0	INTST1	INTST2	INTST3			
	Transfer end interrupt (in single-transfer mode) or buffer empty interrupt (in continuous transfer mode) can be selected.						
Error detection flag	None						
Transfer data length	5, 7, or 8 bits						
Transfer rate	Max. fмcк/6 [bps] (SDRmn [15:9] = 2 or more), Min. fcLк/(2 × 2 ¹¹ × 128) [bps] ^{Note}						
Data phase	Forward output (default: high level) Reverse output (default: low level)						
Parity bit	The following selectable No parity bit Appending 0 parity Appending even parity Appending odd parity						
Stop bit	The following selectable • Appending 1 bit • Appending 2 bits						
Data direction	MSB or LSB first						


Note Use this operation within a range that satisfies the conditions above and the AC characteristics in the electrical specifications (see CHAPTER 31 ELECTRICAL SPECIFICATIONS).

Remarks 1. fmck: Operation clock (MCK) frequency of target channel fclk: System clock frequency


2. For 78K0R/LF3, UART0 is not mounted.

(1) Register setting

Figure 14-68. Example of Contents of Registers for UART Transmission of UART (UART0, UART1, UART2, UART3) (1/2)



(e) Serial mode register mn (SMRmn)



Operation mode of channel n 0: Transfer end interrupt

1: Buffer empty interrupt

Note Before transmission is started, be sure to set to 1 when the SOLmn bit of the target channel is set to 0, and set to 0 when the SOLmn bit of the target channel is set to 1. The value varies depending on the communication data during communication operation.


Remark m: Unit number (m = 0, 1), n: Channel number (n = 0, 2), q: UART number (q = 0 to 3)

☐: Setting is fixed in the UART transmission mode, ☐: Setting disabled (fixed by hardware)

×: Bit that cannot be used in this mode (set to the initial value when not used in any mode)


0/1: Set to 0 or 1 depending on the usage of the user

Figure 14-68. Example of Contents of Registers for UART Transmission of UART (UART0, UART1, UART2, UART3) (2/2)



(2) Operation procedure

Figure 14-69. Initial Setting Procedure for UART Transmission



Caution After setting the SAUmEN to 1, be sure to set the SPSm register after 4 or more clocks have elapsed.

Starting setting to stop

Write 1 to the STmn bit of the target channel.

Changing setting of SOEm register

Set the SOEmn bit to 0 and stop the output.

Stopping communication

Stop communication in midway.

Figure 14-70. Procedure for Stopping UART Transmission


Remark Even after communication is stopped, the pin level is retained. To resume the operation, re-set the SOm register (see **Figure 14-71 Procedure for Resuming UART Transmission**).

Starting setting for resumption Disable data output of the target channel by setting a port register and a port mode Port manipulation (Essential) register. Change the setting if an incorrect division Changing setting of SPSm register (Selective) ratio of the operation clock is set. Change the setting if an incorrect Changing setting of SDRm register (Selective) transfer baud rate is set. Change the setting if the setting of the Changing setting of SMRmn register (Selective) SMRmn register is incorrect. Change the setting if the setting of the Changing setting of SCRmn register (Selective) SCRmn register is incorrect. Change the setting if the setting of the Changing setting of SOLmn register (Selective) SOLmn register is incorrect. Clear the SOEmn bit to 0 and stop Changing setting of SOEm register (Essential) output. Manipulate the SOmn bit and set an (Essential) Changing setting of SOm register initial output level. Set the SOEmn bit to 1 and enable Changing setting of SOEm register (Essential) output. Enable data output of the target channel by setting a port register and a port mode Port manipulation (Essential) register. Set the SSmn bit of the target channel to Writing to SSm register (Essential) 1 to set SEmn = 1. Sets transmit data to the TXDq register Starting communication (Essential) (bits 7 to 0 of the SDRmn register) and start communication.

Figure 14-71. Procedure for Resuming UART Transmission

(3) Processing flow (in single-transmission mode)

Figure 14-72. Timing Chart of UART Transmission (in Single-Transmission Mode)



Remark m: Unit number (m = 0, 1), n: Channel number (n = 0, 2), q: UART number (q = 0 to 3)

Starting UART communication Setting SAU1EN and SAU0EN bits of PER0 register to 1 Setting transfer rate by SPSm register SMRmn, SCRmn: Setting communication SDRmn[15:9]: Setting transfer rate Perform initial setting when SEmn = 0. SOLmn: Setting output data level SOm, SOEm: Setting output Port manipulation Writing 1 to SSmn bit Writing transmit data to TXDq (=SDRmn[7:0]) Transfer end interrupt generated? No Yes No Transmission completed? Yes Writing 1 to STmn bit Clearing SAU1EN and SAU0EN bits of PER0 register to 0 End of communication

Figure 14-73. Flowchart of UART Transmission (in Single-Transmission Mode)

Caution After setting the SAUmEN to 1, be sure to set the SPSm register after 4 or more clocks have elapsed.

(4) Processing flow (in continuous transmission mode)

SSmn STmn SEmn **SDRmn** Transmit data 1 Transmit data 2 Transmit data 3 TxDq pin Transmit data 3 Transmit data 1 Transmit data 2 Shift Shift operation Shift operation Shift operation register mn INTSTq Data transmission (7-bit length) Data transmission (7-bit length) Data transmission (7-bit length) MDmn0 **TSFmn BFFmn** <2><3> (Note)

Figure 14-74. Timing Chart of UART Transmission (in Continuous Transmission Mode)

Note When transmit data is written to the SDRmn register while BFFmn = 1, the transmit data is overwritten.

Caution The MDmn0 bit can be rewritten even during operation.

However, rewrite it before transfer of the last bit is started, so that it has been rewritten before the transfer end interrupt of the last transmit data.

Remark m: Unit number (m = 0, 1), n: Channel number (n = 0, 2), q: UART number (q = 0 to 3)




Figure 14-75. Flowchart of UART Transmission (in Continuous Transmission Mode)

Caution After setting the SAUmEN to 1, be sure to set the SPSm register after 4 or more clocks have elapsed.

Remark <1> to <5> in the figure correspond to <1> to <5> in Figure 14-74 Timing Chart of UART Transmission (in Continuous Transmission Mode).

14.6.2 UART reception

UART reception is an operation wherein the 78K0R/Lx3 microcontrollers asynchronously receive data from another device (start-stop synchronization).

For UART reception, the odd-number channel of the two channels used for UART is used. The SMR register of both the odd- and even-numbered channels must be set.

UART	UART0	UART1	UART2	UART3								
Target channel	Channel 1 of SAU0	Channel 3 of SAU0	Channel 1 of SAU1	Channel 3 of SAU1								
Pins used	RxD0	RxD1	RxD2	RxD3								
Interrupt	INTSR0	INTSR1	INTSR2	INTSR3								
	Transfer end interrupt onl	Transfer end interrupt only (Setting the buffer empty interrupt is prohibited.)										
Error interrupt	INTSRE0	INTSRE1	INTSRE2	INTSRE3								
Error detection flag	Framing error detection flag (FEFmn) Parity error detection flag (PEFmn) Overrun error detection flag (OVFmn)											
Transfer data length	5, 7 or 8 bits											
Transfer rate	Max. fмcк/6 [bps] (SDRm	n [15:9] = 2 or more), Min.	fcLK/($2 \times 2^{11} \times 128$) [bps] Note									
Data phase	Forward output (default: h	• ,										
Parity bit	The following selectable No parity bit (no parity check) Appending 0 parity (no parity check) Appending even parity Appending odd parity											
Stop bit	Appending 1 bit											
Data direction	MSB or LSB first											


Note Use this operation within a range that satisfies the conditions above and the AC characteristics in the electrical specifications (see **CHAPTER 31 ELECTRICAL SPECIFICATIONS**).

Remarks 1. fmck: Operation clock (MCK) frequency of target channel fclk: System clock frequency

2. For 78K0R/LF3, UART0 is not mounted.

(1) Register setting

Figure 14-76. Example of Contents of Registers for UART Reception of UART (UART0, UART1, UART2, UART3) (1/2)




Caution For the UART reception, be sure to set SMRmr of channel r that is to be paired with channel n.

Remark m: Unit number (m = 0, 1), n: Channel number (n = 1, 3), r: Channel number (r = n - 1), q: UART number (q = 0 to 3) \square : Setting is fixed in the UART reception mode, \square : Setting disabled (set to the initial value) ×: Bit that cannot be used in this mode (set to the initial value when not used in any mode)

0/1: Set to 0 or 1 depending on the usage of the user

Figure 14-76. Example of Contents of Registers for UART Reception of UART (UART0, UART1, UART2, UART3) (2/2)



Caution For the UART reception, be sure to set SMRmr of channel r that is to be paired with channel n.

Remark m: Unit number (m = 0, 1), n: Channel number (n = 1, 3), r: Channel number (r = n - 1), q: UART number (q = 0 to 3)


 \square : Setting is fixed in the UART reception mode, \square : Setting disabled (set to the initial value)

×: Bit that cannot be used in this mode (set to the initial value when not used in any mode)

0/1: Set to 0 or 1 depending on the usage of the user


(2) Operation procedure

Figure 14-77. Initial Setting Procedure for UART Reception



Caution After setting the SAUmEN to 1, be sure to set the SPSm register after 4 or more clocks have elapsed.

Figure 14-78. Procedure for Stopping UART Reception




Starting setting for resumption Stop the target for communication or wait (Essential) Manipulating target for communication until the target completes its operation. Change the setting if an incorrect division (Selective) Changing setting of SPSm register ratio of the operation clock is set. Change the setting if an incorrect (Selective) Changing setting of SDRmn register transfer baud rate is set. Change the setting if the setting of the Changing setting of SMRmn (Selective) SMRmn and SMRmr registers is incorrect. and SMRmr registers Change the setting if the setting of the (Selective) Changing setting of SCRmn register SCRmn register is incorrect. Clear the SOEm register to 0 and stop (Essential) Changing setting of SOEm register data output of the target channel. Cleared by using SIRm register if FEF, (Selective) Clearing error flag PEF, or OVF flag remains set. Set the SSmn bit of the target channel to (Essential) Writing to SSm register 1 to set SEmn = 1. (Essential) Starting communication The start bit is detected.

Figure 14-79. Procedure for Resuming UART Reception

(3) Processing flow

Figure 14-80. Timing Chart of UART Reception



Remark m: Unit number (m = 0, 1), n: Channel number (n = 1, 3), q: UART number (q = 0 to 3)




Figure 14-81. Flowchart of UART Reception

Caution After setting the SAUmEN to 1, be sure to set the SPSm register after 4 or more clocks have elapsed.

14.6.3 LIN transmission

Of UART transmission, UART3 supports LIN communication.

For LIN transmission, channel 2 of unit 1 (SAU1) is used.

UART	UART0	UART3									
Support of LIN communication	Not supported	Not supported	Not supported	Supported							
Target channel	-	Channel 2 of SAU1									
Pins used	_	_	_	TxD3							
Interrupt	_	_	_	INTST3							
	Transfer end interrupt (in single-transfer mode) or buffer empty interrupt (in continuous transfer mode) can be selected.										
Error detection flag	None	None									
Transfer data length	8 bits										
Transfer rate	Max. fмcк/6 [bps] (SDRmn [15:9] = 2 or more), Min. fcьк/(2 × 2 ¹¹ × 128) [bps] ^{Note}										
Data phase	Forward output (defaul Reverse output (defaul	• ,									
Parity bit	The following selectable No parity bit Appending 0 parity Appending even parity Appending odd parity										
Stop bit	The following selectable • Appending 1 bit • Appending 2 bits										
Data direction	MSB or LSB first										

Note Use this operation within a range that satisfies the conditions above and the AC characteristics in the electrical specifications (see **CHAPTER 31 ELECTRICAL SPECIFICATIONS**).

Remarks 1. fmck: Operation clock (MCK) frequency of target channel

fclk: System clock frequency

2. For 78K0R/LF3, UART0 is not mounted.

LIN stands for Local Interconnect Network and is a low-speed (1 to 20 kbps) serial communication protocol designed to reduce the cost of an automobile network.

Communication of LIN is single-master communication and up to 15 slaves can be connected to one master.

The slaves are used to control switches, actuators, and sensors, which are connected to the master via LIN.

Usually, the master is connected to a network such as CAN (Controller Area Network).

A LIN bus is a single-wire bus to which nodes are connected via transceiver conforming to ISO9141.

According to the protocol of LIN, the master transmits a frame by attaching baud rate information to it. A slave receives this frame and corrects a baud rate error from the master. If the baud rate error of a slave is within $\pm 15\%$, communication can be established.

Figure 14-82 outlines a transmission operation of LIN.




Figure 14-82. Transmission Operation of LIN

Notes 1. The baud rate is set so as to satisfy the standard of the wakeup signal and data of 00H is transmitted.

2. A sync break field is defined to have a width of 13 bits and output a low level. Where the baud rate for main transfer is N [bps], therefore, the baud rate of the sync break field is calculated as follows.

(Baud rate of sync break field) = $9/13 \times N$

By transmitting data of 00H at this baud rate, a sync break field is generated.

INTST3 is output upon completion of transmission. INTST3 is also output when SBF transmission is executed.

Remark The interval between fields is controlled by software.




Figure 14-83. Flowchart for LIN Transmission

14.6.4 LIN reception

Of UART reception, UART3 supports LIN communication.

For LIN reception, channel 3 of unit 1 (SAU1) is used.

UART	UART0	UART3									
Support of LIN communication	Not supported	Not supported	Not supported	Supported							
Target channel	Channel 3 of										
Pins used	-	RxD3									
Interrupt	_	_	_	INTSR3							
	Transfer end interrupt only (Setting the buffer empty interrupt is prohibited.)										
Error interrupt	-	INTSRE3									
Error detection flag	Framing error detection flag (FEF13) Parity error detection flag (PEF13) Overrun error detection flag (OVF13)										
Transfer data length	8 bits										
Transfer rate	Max. fмcк/6 [bps] (SDR	mn [15:9] = 2 or more), N	Min. fclk/ $(2 \times 2^{11} \times 128)$ [b]	ps] ^{Note}							
Data phase	Forward output (defaul Reverse output (defaul	• ,									
Parity bit	The following selectable No parity bit Appending 0 parity Appending even parity Appending odd parity										
Stop bit	The following selectable • Appending 1 bit • Appending 2 bits										
Data direction	MSB or LSB first										

Note Use this operation within a range that satisfies the conditions above and the AC characteristics in the electrical specifications (see **CHAPTER 31 ELECTRICAL SPECIFICATIONS**).

Remarks 1. fmck: Operation clock (MCK) frequency of target channel fclk: System clock frequency

2. For 78K0R/LF3, UART0 is not mounted.

Figure 14-84 outlines a reception operation of LIN.




Figure 14-84. Reception Operation of LIN

Here is the flow of signal processing.

- <1> The wakeup signal is detected by detecting an interrupt edge (INTP0) on a pin. When the wakeup signal is detected, enable reception of UART3 (RXE13 = 1) and wait for SBF reception.
- <2> When the start bit of SBF is detected, reception is started and serial data is sequentially stored in the RXD3 register (= bits 7 to 0 of the serial data register 13 (SDR13)) at the set baud rate. When the stop bit is detected, the reception end interrupt request (INTSR3) is generated. When data of low levels of 11 bits or more is detected as SBF, it is judged that SBF reception has been correctly completed. If data of low levels of less than 11 bits is detected as SBF, it is judged that an SBF reception error has occurred, and the system returns to the SBF reception wait status.
- <3> When SBF reception has been correctly completed, start channel 7 of the timer array unit and measure the bit interval (pulse width) of the sync field (see 6.7.5 Operation as input signal high-/low-level width measurement).
- <4> Calculate a baud rate error from the bit interval of sync field (SF). Stop UART3 once and adjust (re-set) the baud
- <5> The checksum field should be distinguished by software. In addition, processing to initialize UART3 after the checksum field is received and to wait for reception of SBF should also be performed by software.

Figure 14-85 shows the configuration of a port that manipulates reception of LIN.

The wakeup signal transmitted from the master of LIN is received by detecting an edge of an external interrupt (INTP0). The length of the sync field transmitted from the master can be measured by using the external event capture operation of the timer array unit (TAU) to calculate a baud-rate error.

By controlling switch of port input (ISC0/ISC1), the input source of port input (RxD3) for reception can be input to the external interrupt pin (INTP0) and timer array unit (TAU).




Figure 14-85. Port Configuration for Manipulating Reception of LIN

Remark ISC0, ISC1: Bits 0 and 1 of the input switch control register (ISC) (See Figure 14-17.)

The peripheral functions used for the LIN communication operation are as follows.

<Peripheral functions used>

- External interrupt (INTP0); Wakeup signal detection
 Usage: To detect an edge of the wakeup signal and the start of communication
- Channel 7 of timer array unit (TAU); Baud rate error detection
 - Usage: To detect the length of the sync field (SF) and divide it by the number of bits in order to detect an error (The interval of the edge input to RxD3 is measured in the capture mode.)
- Channels 2 and 3 (UART3) of serial array unit 1 (SAU1)




Figure 14-86. Flowchart of LIN Reception

14.6.5 Calculating baud rate

(1) Baud rate calculation expression

The baud rate for UART (UART0, UART1, UART2, UART3) communication can be calculated by the following expressions.

(Baud rate) = {Operation clock (MCK) frequency of target channel} \div (SDRmn[15:9] + 1) \div 2 [bps]

Caution Setting SDRmn [15:9] = (0000000B, 0000001B) is prohibited.

- **Remarks 1.** When UART is used, the value of SDRmn[15:9] is the value of bits 15 to 9 of the SDRmn register (0000010B to 11111111B) and therefore is 2 to 127.
 - 2. m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3)

The operation clock (MCK) is determined by serial clock select register m (SPSm) and bit 15 (CKSmn) of serial mode register mn (SMRmn).

Operation Clock (MCK) Note1 SMRmn SPSm Register Register PRS PRS PRS PRS PRS PRS PRS fclk = 20 MHz CKSmn **PRS** m13 m12 m11 m10 m03 m02 m01 m00 Х 20 MHz 0 Χ Х 0 0 0 0 fclk Х Χ Х Χ Χ 0 0 0 1 fclk/2 10 MHz Χ 0 fclk/22 5 MHz Χ Χ Χ Х Χ Χ 0 0 1 1 fclk/23 2.5 MHz Χ 0 0 fclk/24 1.25 MHz Χ Х Χ 0 1 Χ Χ Х fclk/25 625 kHz Х 0 0 Χ Χ Χ Χ 0 1 fclk/26 313 kHz Х Х Х Х 0 1 fclk/27 156 kHz Χ Х Х Χ 1 O 0 0 fclk/28 78.1 kHz Χ Χ Χ Х 1 0 0 1 fclk/29 39.1 kHz Χ fclk/2¹⁰ 19.5 kHz fclk/2¹¹ Х Х Χ Χ 1 0 1 1 9.77 kHz Х Χ Х Χ 1 1 1 INTTM02 if m = 0, 1 INTTM03 if m = 1 Note2 0 0 0 0 Χ Χ Χ 20 MHz Х **f**CLK 0 0 0 1 Χ Х Χ Χ fclk/2 10 MHz 0 0 1 0 Χ Χ Х Χ fclk/22 5 MHz 0 Χ Χ fclk/23 2.5 MHz 0 Χ Χ Χ Χ fclk/24 1 0 0 1.25 MHz 0 Х 625 kHz 1 0 Х Х Х fclk/25 1 Χ Χ Χ 0 1 1 0 Χ fclk/26 313 kHz 0 1 1 1 Χ Χ Х Χ fclk/27 156 kHz 1 0 0 0 Χ Χ Х Х fclk/28 78.1 kHz 39.1 kHz 0 0 1 Х Χ Х Χ fclk/29 1 0 Χ Χ Χ Χ fclk/210 19.5 kHz 1 0 1 1 Х Х fclk/2¹¹ 9.77 kHz 0 Χ Х INTTM02 if m = 0, 1 Χ INTTM03 if m = 1 Note2 Other than above Setting prohibited

Table 14-3. Selection of operation clock

- Notes 1. When changing the clock selected for fclk (by changing the system clock control register (CKC) value), do so after having stopped (STm = 000FH) the operation of the serial array unit (SAUm). When selecting INTTM02 and INTTM03 for the operation clock, also stop the timer array unit (TAU0) (TT0 = 00FFH).
 - 2. SAUm can be operated at a fixed division ratio of the subsystem clock, regardless of the fclk frequency (main system clock, subsystem clock), by operating the interval timer for which fsub/4 has been selected as the count clock (setting TIS02 (if m = 0) or TIS03 (if m = 1) of the TIS0 register to 1) and selecting INTTM02 and INTTM03 by using the SPSm register in channels 2 and 3 of TAU0. When changing fclk, however, SAUm and TAU0 must be stopped as described in Note 1 above.

Remarks 1. X: Don't care

2. m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3)

(2) Baud rate error during transmission

The baud rate error of UART (UART0, UART1, UART2, UART3) communication during transmission can be calculated by the following expression. Make sure that the baud rate at the transmission side is within the permissible baud rate range at the reception side.

(Baud rate error) = (Calculated baud rate value) ÷ (Target baud rate) × 100 – 100 [%]

Here is an example of setting a UART baud rate at fclk = 20 MHz.

UART Baud Rate	fclk = 20 MHz								
(Target Baud Rate)	Operation Clock (MCK)	SDRmn[15:9]	Calculated Baud Rate	Error from Target Baud Rate					
300 bps	fclk/2 ⁹	64	300.48 bps	+0.16 %					
600 bps	fclk/2 ⁸	64	600.96 bps	+0.16 %					
1200 bps	fclk/2 ⁷	64	1201.92 bps	+0.16 %					
2400 bps	fclk/2 ⁶	64	2403.85 bps	+0.16 %					
4800 bps	fclk/2⁵	64	4807.69 bps	+0.16 %					
9600 bps	fclk/2⁴	64	9615.38 bps	+0.16 %					
19200 bps	fclk/2³	64	19230.8 bps	+0.16 %					
31250 bps	fclk/2³	39	31250.0 bps	±0.0 %					
38400 bps	fclk/2 ²	64	38461.5 bps	+0.16 %					
76800 bps	fclk/2	64	76923.1 bps	+0.16 %					
153600 bps	fclk	64	153846 bps	+0.16 %					
312500 bps	fclk	31	312500 bps	±0.0 %					

(3) Permissible baud rate range for reception

The permissible baud rate range for reception during UART (UART0, UART1, UART2, UART3) communication can be calculated by the following expression. Make sure that the baud rate at the transmission side is within the permissible baud rate range at the reception side.

(Maximum receivable baud rate) =
$$\frac{2 \times k \times Nfr}{2 \times k \times Nfr - k + 2} \times Brate$$

(Minimum receivable baud rate) =
$$\frac{2 \times k \times (Nfr - 1)}{2 \times k \times Nfr - k - 2} \times Brate$$


Brate: Calculated baud rate value at the reception side (See 14.6.5 (1) Baud rate calculation expression.)

k: SDRmn[15:9] + 1

Nfr: 1 data frame length [bits]

= (Start bit) + (Data length) + (Parity bit) + (Stop bit)

Figure 14-87. Permissible Baud Rate Range for Reception (1 Data Frame Length = 11 Bits)



As shown in Figure 14-87, the timing of latching receive data is determined by the division ratio set by bits 15 to 9 of the serial data register mn (SDRmn) after the start bit is detected. If the last data (stop bit) is received before this latch timing, the data can be correctly received.

Remark m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3)

14.7 Operation of Simplified I²C (IIC10, IIC20) Communication

This is a clocked communication function to communicate with two or more devices by using two lines: serial clock (SCL) and serial data (SDA). This communication function is designed to execute single communication with devices such as EEPROM, flash memory, and A/D converter, and therefore, can be used only by the master and does not have a wait detection function. Make sure by using software, as well as operating the control registers, that the AC specifications of the start and stop conditions are observed.

[Data transmission/reception]

- Master transmission, master reception (only master function with a single master)
- ACK output function Note and ACK detection function
- Data length of 8 bits
 (When an address is transmitted, the address is specified by the higher 7 bits, and the least significant bit is used for R/W control.)
- · Manual generation of start condition and stop condition

[Interrupt function]

• Transfer end interrupt

[Error detection flag]

- · Parity error (ACK error)
- * [Functions not supported by simplified I²C]
 - · Slave transmission, slave reception
 - · Arbitration loss detection function
 - Wait detection function

Note An ACK is not output when the last data is being received by writing 0 to the SOEmn (SOEm register) bit and stopping the output of serial communication data. See **14.7.3** (2) **Processing flow** for details.

Remarks 1. To use the full-function I²C bus, see CHAPTER 15 SERIAL INTERFACE IICA.

2. m: Unit number (m = 0, 1), n: Channel number (n = 0, 2)

The channels supporting simplified I²C (IIC10, IIC20) are channel 2 of SAU0 and channel 0 of SAU1.

Unit	Channel	Used as CSI	Used as UART	Used as Simplified I ² C
0	0	CSI00	UART0	_
	1	CSI01		-
	2	CSI10	UART1	IIC10
	3	_		-
1	0	CSI20	UART2	IIC20
	1	-	•	-
	2	-	UART3 (supporting LIN-bus)	-
	3	_		_



Simplified I²C (IIC10, IIC20) performs the following four types of communication operations.

Address field transmission (See 14.7.1.)
 Data transmission (See 14.7.2.)
 Data reception (See 14.7.3.)
 Stop condition generation (See 14.7.4.)

14.7.1 Address field transmission

Address field transmission is a transmission operation that first executes in I²C communication to identify the target for transfer (slave). After a start condition is generated, an address (7 bits) and a transfer direction (1 bit) are transmitted in one frame.

Simplified I ² C	IIC10	IIC20						
Target channel	Channel 2 of SAU0	Channel 0 of SAU1						
Pins used	SCL10, SDA10 Note SCL20, SDA20 Note							
Interrupt	INTIIC10	INTIIC20						
	Transfer end interrupt only (Setting the buffer empty	interrupt is prohibited.)						
Error detection flag	Parity error detection flag (PEFmn)							
Transfer data length	8 bits (transmitted with specifying the higher 7 bits as address and the least significant bit as R/W control)							
Transfer rate	Max. fclk/4 [MHz] (SDRmn [15:9] = 1 or more) However, the following condition must be satisfied in • Max. 400 kHz (first mode) • Max. 100 kHz (standard mode)	, ,						
Data level	Forward output (default: high level)							
Parity bit	No parity bit							
Stop bit	Appending 1 bit (for ACK reception timing)							
Data direction	MSB first							

Note To perform communication via simplified I²C, set the data I/O pins (SDA10, SDA20) in the N-ch open-drain output (V_{DD} tolerance) mode (POM14 = 1, POM11 = 1) by using the port output mode register 1 (POM1) (see 4.3 Registers Controlling Port Function for details). When communicating with an external device with a different potential, set the N-ch open-drain output (V_{DD} tolerance) mode (POM15 = 1, POM10 = 1) also for the clock input/output pins (SCL10, SCL20) (see 4.4.4 Connecting to external device with different potential (2.5 V, 3 V) for details).

Remark m: Unit number (m = 0, 1), n: Channel number (n = 0, 2)

(1) Register setting

Figure 14-88. Example of Contents of Registers for Address Field Transmission of Simplified I²C (IIC10, IIC20)

(a) Serial output register m (SOm) ... Sets only the bits of the target channel.

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SOm						CKOm2	CKOm1	CKOm0						SOm2	SOm1	SOm0
	0	0	0	0	1	0/1	×	0/1	0	0	0	0	1	0/1	×	0/1

Start condition is generated by manipulating the SOmn bit.

(b) Serial output enable register m (SOEm) ... Sets only the bits of the target channel.


	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SOEm														SOEm2	SOEm1	SOEm0
	0	0	0	0	0	0	0	0	0	0	0	0	0	0/1	×	0/1

SOEmn = 0 until the start condition is generated, and SOEmn = 1 after generation.

(c) Serial channel start register m (SSm) ... Sets only the bits of the target channel is 1.


	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SSm													SSm3	SSm2	SSm1	SSm0
	0	0	0	0	0	0	0	0	0	0	0	0	×	0/1	×	0/1

(d) Serial mode register mn (SMRmn)



Operation mode of channel n 0: Transfer end interrupt

(e) Serial communication operation setting register mn (SCRmn)



(f) Serial data register mn (SDRmn) (lower 8 bits: SIOr)



Remark m: Unit number (m = 0, 1), n: Channel number (n = 0, 2), r: IIC number (r = 10, 20)


: Setting is fixed in the IIC mode, : Setting disabled (set to the initial value)

×: Bit that cannot be used in this mode (set to the initial value when not used in any mode)

0/1: Set to 0 or 1 depending on the usage of the user

(2) Operation procedure

Figure 14-89. Initial Setting Procedure for Address Field Transmission



Caution After setting the SAUmEN to 1, be sure to set the SPSm register after 4 or more clocks have elapsed.

(3) Processing flow

SEmn SOEmn SDRmn Address field transmission SCLr output **△CKO**mn bit manipulation SDAr output D6 D5 X D4 X D3 D0 \triangle SOmn bit manipulation R/\overline{W} Address SDAr input D7 D6 D4 D3 D2 D1 D0 ∖ack / D5 Shift register mn **INTIICr TSFmn**

Figure 14-90. Timing Chart of Address Field Transmission

Remark m: Unit number (m = 0, 1), n: Channel number (n = 0, 2), r: IIC number (r = 10, 20)




Figure 14-91. Flowchart of Address Field Transmission

14.7.2 Data transmission

Data transmission is an operation to transmit data to the target for transfer (slave) after transmission of an address field. After all data are transmitted to the slave, a stop condition is generated and the bus is released.

Simplified I ² C	IIC10	IIC20							
Target channel	Channel 2 of SAU0	Channel 0 of SAU1							
Pins used	SCL10, SDA10 Note	SCL20, SDA20 Note							
Interrupt	INTIIC10	INTIIC20							
	Transfer end interrupt only (Setting the buffer empty	(Setting the buffer empty interrupt is prohibited.)							
Error detection flag	Parity error detection flag (PEFmn)								
Transfer data length	8 bits								
Transfer rate	Max. fclk/4 [MHz] (SDRmn [15:9] = 1 or more) However, the following condition must be satisfied in • Max. 400 kHz (first mode) • Max. 100 kHz (standard mode)	fclk: System clock frequency each mode of l ² C.							
Data level	Forward output (default: high level)								
Parity bit	No parity bit								
Stop bit	Appending 1 bit (for ACK reception timing)								
Data direction	MSB first								


Note To perform communication via simplified I²C, set the data I/O pins (SDA10, SDA20) in the N-ch open-drain output (V_{DD} tolerance) mode (POM14 = 1, POM11 = 1) by using the port output mode register 1 (POM1) (see 4.3 Registers Controlling Port Function for details). When communicating with an external device with a different potential, set the N-ch open-drain output (V_{DD} tolerance) mode (POM15 = 1, POM10 = 1) also for the clock input/output pins (SCL10, SCL20) (see 4.4.4 Connecting to external device with different potential (2.5 V, 3 V) for details).

Remark m: Unit number (m = 0, 1), n: Channel number (n = 0, 2)


(1) Register setting

Figure 14-92. Example of Contents of Registers for Data Transmission of Simplified I²C (IIC10, IIC20)


(a) Serial output register m (SOm) ... Do not manipulate this register during data transmission/reception.




(b) Serial output enable register m (SOEm) ... Do not manipulate this register during data transmission/reception.




(c) Serial channel start register m (SSm) ... Do not manipulate this register during data transmission/reception.



(d) Serial mode register mn (SMRmn) ... Do not manipulate this register during data transmission/reception.



(e) Serial communication operation setting register mn (SCRmn) ... Do not manipulate the bits of this register, except the TXEmn and RXEmn bits, during data transmission/reception.



(f) Serial data register mn (SDRmn) (lower 8 bits: SIOr)



Note The value varies depending on the communication data during communication operation.

Remark m: Unit number (m = 0, 1), n: Channel number (n = 0, 2), r: IIC number (r = 10, 20)


☐: Setting is fixed in the IIC mode, ☐: Setting disabled (set to the initial value)

x: Bit that cannot be used in this mode (set to the initial value when not used in any mode)

0/1: Set to 0 or 1 depending on the usage of the user


(2) Processing flow

Figure 14-93. Timing Chart of Data Transmission



Remark m: Unit number (m = 0, 1), n: Channel number (n = 0, 2), r: IIC number (r = 10, 20)

Figure 14-94. Flowchart of Data Transmission



14.7.3 Data reception

Data reception is an operation to receive data to the target for transfer (slave) after transmission of an address field. After all data are received to the slave, a stop condition is generated and the bus is released.

Simplified I ² C	IIC10	IIC20
Target channel	Channel 2 of SAU0	Channel 0 of SAU1
Pins used	SCL10, SDA10 Note	SCL20, SDA20 Note
Interrupt	INTIIC10	INTIIC20
	Transfer end interrupt only (Setting the buffer empty	interrupt is prohibited.)
Error detection flag	None	
Transfer data length	8 bits	
Transfer rate	Max. fclk/4 [MHz] (SDRmn [15:9] = 1 or more) However, the following condition must be satisfied in • Max. 400 kHz (first mode) • Max. 100 kHz (standard mode)	fclk: System clock frequency each mode of l ² C.
Data level	Forward output (default: high level)	
Parity bit	No parity bit	
Stop bit	Appending 1 bit (ACK transmission)	
Data direction	MSB first	


Note To perform communication via simplified I²C, set the data I/O pins (SDA10, SDA20) in the N-ch open-drain output (V_{DD} tolerance) mode (POM14 = 1, POM11 = 1) by using the port output mode register 1 (POM1) (see 4.3 Registers Controlling Port Function for details). When communicating with an external device with a different potential, set the N-ch open-drain output (V_{DD} tolerance) mode (POM15 = 1, POM10 = 1) also for the clock input/output pins (SCL10, SCL20) (see 4.4.4 Connecting to external device with different potential (2.5 V, 3 V) for details).

Remark m: Unit number (m = 0, 1), n: Channel number (n = 0, 2)


(1) Register setting

Figure 14-95. Example of Contents of Registers for Data Reception of Simplified I²C (IIC10, IIC20)


(a) Serial output register m (SOm) ... Do not manipulate this register during data transmission/reception.




(b) Serial output enable register m (SOEm) ... Do not manipulate this register during data transmission/reception.




(c) Serial channel start register m (SSm) ... Do not manipulate this register during data transmission/reception.




(d) Serial mode register mn (SMRmn) ... Do not manipulate this register during data transmission/reception.



(e) Serial communication operation setting register mn (SCRmn) ... Do not manipulate the bits of this register, except the TXEmn and RXEmn bits, during data transmission/reception.



(f) Serial data register mn (SDRmn) (lower 8 bits: SIOr)



Note The value varies depending on the communication data during communication operation.

Remark m: Unit number (m = 0, 1), n: Channel number (n = 0, 2), r: IIC number (r = 10, 20)

: Setting is fixed in the IIC mode, : Setting disabled (set to the initial value)


×: Bit that cannot be used in this mode (set to the initial value when not used in any mode)

0/1: Set to 0 or 1 depending on the usage of the user


(2) Processing flow

Figure 14-96. Timing Chart of Data Reception

(a) When starting data reception



(b) When receiving last data



Remark m: Unit number (m = 0, 1), n: Channel number (n = 0, 2), r: IIC number (r = 10, 20)




Figure 14-97. Flowchart of Data Reception


Caution ACK is also output when the last data is received. Communication is then completed by setting "1" to the STmn bit to stop operation and generating a stop condition.

14.7.4 Stop condition generation

After all data are transmitted to or received from the target slave, a stop condition is generated and the bus is released.

(1) Processing flow

Figure 14-98. Timing Chart of Stop Condition Generation



Note During the receive operation, the SOEmn bit is set to 0 before receiving the last data.

Remark m: Unit number (m = 0, 1), n: Channel number (n = 0, 2), r: IIC number (r = 10, 20)




Figure 14-99. Flowchart of Stop Condition Generation

14.7.5 Calculating transfer rate

The transfer rate for simplified I²C (IIC10, IIC20) communication can be calculated by the following expressions.

```
(Transfer rate) = {Operation clock (MCK) frequency of target channel} \div (SDRmn[15:9] + 1) \div 2
```

Caution Setting SDRmn [15:9] = 00000000B is prohibited. Set SDRmn[15:9] to 0000001B or greater.

- **Remarks 1.** The value of SDRmn[15:9] is the value of bits 15 to 9 of the SDRmn register (0000000B to 11111111B) and therefore is 0 to 127.
 - 2. m: Unit number (m = 0, 1), n: Channel number (n = 0, 2)

The operation clock (MCK) is determined by serial clock select register m (SPSm) and bit 15 (CKSmn) of serial mode register mn (SMRmn).

SMRmn Register			5	SPSm F	Registe	r			Operation C	clock (MCK) Note1
CKSmn	PRS m13	PRS m12	PRS m11	PRS m10	PRS m03	PRS m02	PRS m01	PRS m00		fclk = 20 MHz
0	Х	Х	Х	Х	0	0	0	0	fclk	20 MHz
	Х	Х	Х	Х	0	0	0	1	fclk/2	10 MHz
	Х	Х	Х	Х	0	0	1	0	fclk/2 ²	5 MHz
	Х	Х	Х	Х	0	0	1	1	fclk/2 ³	2.5 MHz
	Х	Х	Х	Х	0	1	0	0	fclk/2 ⁴	1.25 MHz
	Х	Х	Х	Х	0	1	0	1	fclk/2 ⁵	625 kHz
	Х	Х	Х	Х	0	1	1	0	fclk/2 ⁶	313 kHz
	Х	Х	Х	Х	0	1	1	1	fclk/2 ⁷	156 kHz
	Х	Х	Х	Х	1	0	0	0	fclk/2 ⁸	78.1 kHz
	Х	Х	Χ	Χ	1	0	0	1	fclk/29	39.1 kHz
	Х	Х	Х	Х	1	0	1	0	fclk/2 ¹⁰	19.5 kHz
	Х	Х	Х	Х	1	0	1	1	fclk/2 ¹¹	9.77 kHz
	Х	Х	Х	Х	1	1	1	1	INTTM02 if m INTTM03 if m	
1	0	0	0	0	Х	Х	Х	Х	fclk	20 MHz
	0	0	0	1	Х	Х	Х	Х	fclk/2	10 MHz
	0	0	1	0	Х	Х	Х	Х	fclk/2 ²	5 MHz
	0	0	1	1	Х	Х	Х	Х	fclk/2 ³	2.5 MHz
	0	1	0	0	Χ	Х	Х	Х	fclk/2 ⁴	1.25 MHz
	0	1	0	1	Х	Х	Х	Х	fclκ/2⁵	625 kHz
	0	1	1	0	Χ	Х	Х	Х	fclk/2 ⁶	313 kHz
	0	1	1	1	Х	Х	Х	Х	fclk/2 ⁷	156 kHz
	1	0	0	0	Х	Х	Х	Х	fclk/2 ⁸	78.1 kHz
	1	0	0	1	Χ	Х	Х	Х	fclk/2 ⁹	39.1 kHz
	1	0	1	0	Х	Х	Х	Х	fclk/2 ¹⁰	19.5 kHz
	1	0	1	1	Х	Х	Х	Х	fclk/2 ¹¹	9.77 kHz
	1	1	1	1	Х	Х	Х	Х	INTTM02 if m	
	•	(Other tl	nan ab	ove		•	•	Setting prohibi	ted
4 \\//	-1	.! 41-	11			,	// /	!	. 4141	1

Table 14-4. Selection of operation clock

- Notes 1. When changing the clock selected for fclk (by changing the system clock control register (CKC) value), do so after having stopped (STm = 000FH) the operation of the serial array unit (SAUm). When selecting INTTM02 and INTTM03 for the operation clock, also stop the timer array unit (TAU0) (TT0 = 00FFH).
 - 2. SAUm can be operated at a fixed division ratio of the subsystem clock, regardless of the fclk frequency (main system clock, subsystem clock), by operating the interval timer for which fsub/4 has been selected as the count clock (setting TIS02 (if m = 0) or TIS03 (if m = 1) of the TIS0 register to 1) and selecting INTTM02 and INTTM03 by using the SPSm register in channels 2 and 3 of TAU0. When changing fclk, however, SAUm and TAU0 must be stopped as described in Note 1 above.

Remarks 1. X: Don't care

2. m: Unit number (m = 0, 1), n: Channel number (n = 0 to 2)

Here is an example of setting an IIC transfer rate where MCK = f_{CLK} = 20 MHz.

IIC Transfer Mode	fclk = 20 MHz										
(Desired Transfer Rate)	Operation Clock (MCK)	SDRmn[15:9]	Calculated Transfer Rate	Error from Desired Transfer Rate							
100 kHz	fclк	99	100 kHz	0.0%							
400 kHz	fclk	24	400 kHz	0.0%							

14.8 Processing Procedure in Case of Error

The processing procedure to be followed if an error of each type occurs is described in Figures 14-100 to 14-102.

Figure 14-100. Processing Procedure in Case of Parity Error or Overrun Error

Software Manipulation	Hardware Status	Remark
Reads SDRmn register.	➤ BFF = 0, and channel n is enabled to receive data.	This is to prevent an overrun error if the next reception is completed during error processing.
Reads SSRmn register.		Error type is identified and the read value is used to clear error flag.
Writes SIRmn register.	➤ Error flag is cleared.	Error can be cleared only during reading, by writing the value read from the SSRmn register to the SIRmn register without modification.

Figure 14-101. Processing Procedure in Case of Framing Error

Software Manipulation	Hardware Status	Remark
Reads SDRmn register.	► BFF = 0, and channel n is enabled to receive data.	This is to prevent an overrun error if the next reception is completed during error processing.
Reads SSRmn register.		Error type is identified and the read value is used to clear error flag.
Writes SIRmn register.	► Error flag is cleared.	Error can be cleared only during reading, by writing the value read from the SSRmn register to the SIRmn register without modification.
Sets STmn bit to 1.	► SEmn = 0, and channel n stops operation.	
Synchronization with other party of communication		Synchronization with the other party of communication is re-established and communication is resumed because it is considered that a framing error has occurred because the start bit has been shifted.
Sets SSmn bit to 1.	► SEmn = 1, and channel n is enabled to operate.	

Remark m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3)

Figure 14-102. Processing Procedure in Case of Parity Error (ACK error) in Simplified I²C Mode

Software Manipulation	Hardware Status	Remark
Reads SDRmn register.	▶ BFF = 0, and channel n is enabled to receive data.	This is to prevent an overrun error if the next reception is completed during error processing.
Reads SSRmn register.		Error type is identified and the read value is used to clear error flag.
Writes SIRmn register.	➤ Error flag is cleared.	Error can be cleared only during reading, by writing the value read from the SSRmn register to the SIRmn register without modification.
Sets STmn bit to 1.	➤ SEmn = 0, and channel n stops operation.	Slave is not ready for reception because ACK is not returned. Therefore, a stop condition is created, the bus is released, and communication is started again from the start condition. Or, a restart
Creates stop condition.		condition is generated and transmission can be redone from
Creates start condition.		address transmission.
Sets SSmn bit to 1.	➤ SEmn = 1, and channel n is enabled to operate.	

Remark m: Unit number (m = 0, 1), n: Channel number (n = 0, 2), mn = 02, 10

14.9 Relationship Between Register Settings and Pins

Tables 14-5 to 14-12 show the relationship between register settings and pins for each channel of serial array units 0 and 1.

Table 14-5. Relationship between register settings and pins (Channel 0 of unit 0: CSI00, UART0 transmission)

SE	MD	MD	SOE	so	СКО	TXE	RXE	РМ	P80	РМ	P81	РМ	P82	Operation mode		Pin Function	า
00 Note1	002	001	00	00	00	00	00	80		81 Note2	Notez	82			SCK00/ INTP11 /P80	SI00/RxD0/ INTP9/ P81 Note2	SO00/ TxD0/P82
0	0	0	0	1	1	0	0	×	×	×	×	×	×	Operation stop	INTP11/	INTP9/P81	P82
	0	1						Note3	Note3	Note3	Note3	Note3	Note3	mode	P80	RxD0/ INTP9/P81	
1	0	0	0	1	1	0	1	1	×	1	×	× Note3	× Note3	Slave CSI00 reception	SCK00 (input)	SI00	P82
			1	0/1	1	1	0	1	×	×	×	0	1	Slave CSI00	SCK00	INTP9/P81	SO00
				Note4						Note3	Note3			transmission	(input)		
			1	O/1 Note4	1	1	1	1	×	1	×	0	1	Slave CSI00	SCK00	SI00	SO00
														transmission/	(input)		
			•		0/4					_				reception	00100	0100	Doo
			0	1	O/1 Note4	0	1	0	1	1	×	× Note3	× Note3	Master CSI00 reception	SCK00 (output)	SI00	P82
			1	0/1	0/1	1	0	0	1	×	×	0	1	Master CSI00	SCK00	INTP9/P81	SO00
				Note4	Note4	'	U		'	Note3	Note3	O	'	transmission	(output)	11111 3/1 01	0000
			1	0/1	0/1	1	1	0	1	1	×	0	1	Master CSI00	SCK00	SI00	SO00
				Note4	Note4									transmission/	(output)		
														reception			
	0	1	1	0/1 Note4	1	1	0	× Note3	× Note3	× Note3	× Note3	0	1	UART0 transmission ^{Note5}	INTP11/ P80	RxD0/ INTP9/P81	TxD0

- Notes 1. The SE0 register is a read-only status register which is set using the SS0 and ST0 registers.
 - 2. When channel 1 of unit 0 is set to UART0 reception, this pin becomes an RxD0 function pin (refer to **Table 14-6**). In this case, operation stop mode or UART0 transmission must be selected for channel 0 of unit 0.
 - 3. This pin can be set as a port function pin.
 - **4.** This is 0 or 1, depending on the communication operation. For details, refer to **14.3 (12) Serial output register m (SOm)**.
 - **5.** When using UART0 transmission and reception in a pair, set channel 1 of unit 0 to UART0 reception (refer to **Table 14-6**).

Remarks 1. X: Don't care

2. For 78K0R/LF3, the channel 0 of unit 0 is not mounted.

TXE RXE SE MD MD SOE SO01 CKO PMP75 PM P76 PM P77 PM P81 Operation Pin Function 012 011 01 01 01 01 01 75 77 81 mode SCK01/ SI01/ SO01/ RxD0/SI00/ Note KR5/ KR6/ KR7/ INTP9/ P81^{Note2} P75 P76 P77 0 0 0 0 1 1 0 0 Operation KR5/ KR6/P76 KR7/ SI00/ Note: Note3 Note3 stop P75 P77 INTP9/P80 0 1 mode 0 1 0 0 1 1 0 1 1 Slave SCK01 SI01 KR7/ SI00/ Note3 Note3 Note3 INTP9/P80 CSI01 (input) P77 reception SCK01 KR6/P76 1 0/11 1 0 1 × Note3 0 1 Slave SO01 SI00/ Note3 Note3 Note3 CSI01 INTP9/P80 (input) transmissior SO01 1 0/11 1 1 1 1 0 1 Slave SCK01 SI01 SI00/ CSI01 (input) INTP9/P80 transmission /reception SCK01 KR7/ 0 1 0/1 0 1 0 1 1 Master SI01 SI00/ Note3 Note3 Note3 CSI01 INTP9/P80 (output) P77 reception KR6/P76 1 0/1 0/1 1 0 0 1 × Note3 0 1 Master SCK01 SO01 SI00/ × Note3 CSI01 (output) INTP9/P80 transmission SCK01 SI01 0/1 0 0 SO01 SI00/ 1 $\Omega/1$ 1 1 1 1 1 Master Note3 CSI01 (output) INTP9/P80 transmission /reception 0 KR6/P76 1 0 1 1 0 1 1 UART0 KR5/ KR7/ RxD0 × Note3 P75 P77 reception

Table 14-6. Relationship between register settings and pins (Channel 1 of unit 0: CSI01, UART0 reception)

- Notes 1. The SE0 register is a read-only status register which is set using the SS0 and ST0 registers.
 - 2. When channel 1 of unit 0 is set to UART0 reception, this pin becomes an RxD0 function pin. In this case, set channel 0 of unit 0 to operation stop mode or UART0 transmission (refer to **Table 14-5**).

 When channel 0 of unit 0 is set to CSI00, this pin cannot be used as an RxD0 function pin. In this case, set
 - 3. This pin can be set as a port function pin.

channel 1 of unit 0 to operation stop mode or CSI01.

- 4. This is 0 or 1, depending on the communication operation. For details, refer to 14.3 (12) Serial output register m (SOm).
- **5.** When using UART0 transmission and reception in a pair, set channel 0 of unit 0 to UART0 transmission (refer to **Table 14-5**).
- The SMR00 register of channel 0 of unit 0 must also be set during UART0 reception. For details, refer to 14.5.2
 (1) Register setting.

- 2. For 78K0R/LF3, the channel 1 of unit 0 is not mounted.
- 3. For 78K0R/LG3, CSI01 is not mounted.

Table 14-7. Relationship between register settings and pins (Channel 2 of unit 0: CSI10, UART1 transmission, IIC10)

SE	MD	MD	SOE	so	СКО	TXE	RXE	РМ	P15	PM14 Note2	P14 Note2	PM13	P13	Operation mode		Pin Function	
02 Note1	022	021	02	02	02	02	02	15		Notez	NOTEZ				SCK10/	SI10/SDA10/	SO10/
															SCL10/ INTP7/P15	RxD1/INTP4 /P14 Note2	TxD1/ TO04/P13
0	0	0	0	1	1	0	0	×	×	×	×	×	×	Operation stop	INTP7/P15	INTP4/P14	TO04/P13
	0	1						Note3	Note3	Note3	Note3	Note3	Note3	mode		RxD1/INTP4/ P14	
	1	0														INTP4/P14	
1	0	0	0	1	1	0	1	1	×	1	×	× Note3	× Note3	Slave CSI10 reception	SCK10 (input)	SI10	TO04/P13
			1	0/1 Note4	1	1	0	1	×	× Note3	× Note3	0	1	Slave CSI10 transmission	SCK10 (input)	INTP4/P14	SO10
			1	0/1 Note4	1	1	1	1	×	1	×	0	1	Slave CSI10 transmission /reception	SCK10 (input)	SI10	SO10
			0	1	O/1 Note4	0	1	0	1	1	×	× Note3	× Note3	Master CSI10 reception	SCK10 (output)	SI10	TO04/P13
			1	0/1 Note4	O/1 Note4	1	0	0	1	× Note3	× Note3	0	1	Master CSI10 transmission	SCK10 (output)	INTP4/P14	SO10
			1	0/1 Note4	O/1 Note4	1	1	0	1	1	×	0	1	Master CSI10 transmission /reception	SCK10 (output)	SI10	SO10
	0	1	1	0/1 Note4	1	1	0	× Note3	× Note3	× Note3	× Note3	0	1	UART1 transmission ^{Note5}	INTP7/P15	RxD1/INTP4/ P14	TxD1
0	1	0	0	O/1 Note6	O/1 Note6	0	0	0	1	0	1	× Note3	× Note3	IIC10	SCL10	SDA10	TO04/P13
						1	0							start condition			
1			1	O/1 Note4	0/1 Note4	1	0	0	1	0	1	× Note3	× Note3	IIC10 address field transmission	SCL10	SDA10	TO04/P13
			1	O/1 Note4	O/1 Note4	1	0	0	1	0	1	× Note3	× Note3	IIC10 data transmission	SCL10	SDA10	TO04/P13
			1	O/1 Note4	0/1 Note4	0	1	0	1	0	1	× Note3	× Note3	IIC10 data reception	SCL10	SDA10	TO04/P13
0			0	0/1 Note7	O/1 Note7	0	0	0	1	0	1	× Note3	× Note3	IIC10	SCL10	SDA10	TO04/P13
				NOIE/	NOIE/	1	0					Notes	Hotes	stop condition			
						0	1										

Notes 1. The SE0 register is a read-only status register which is set using the SS0 and ST0 registers.

- 2. When channel 3 of unit 0 is set to UART1 reception, this pin becomes an RxD1 function pin (refer to **Table 14-8**). In this case, operation stop mode or UART1 transmission must be selected for channel 2 of unit 0.
- 3. This pin can be set as a port function pin.
- **4.** This is 0 or 1, depending on the communication operation. For details, refer to **14.3 (12) Serial output register m (SOm)**.
- 5. When using UART1 transmission and reception in a pair, set channel 3 of unit 0 to UART1 reception (refer to Table 14-8).
- **6.** Set the CKO02 bit to 1 before a start condition is generated. Clear the SO02 bit from 1 to 0 when the start condition is generated.
- 7. Set the CKO02 bit to 1 before a stop condition is generated. Clear the SO02 bit from 0 to 1 when the stop condition is generated.

SE03 Note1 PM14 Note2 P14 Note2 MD032 MD031 TXE03 RXE03 Operation Pin Function mode RxD1/SI10/SDA10/INTP4/ P14 Note2 ×Note3 ×Note3 0 0 0 0 SI10/SDA10/INTP4/P14 1 Operation Note2 stop mode 0 0 UART1 RxD1 1 1 1 1 × reception

Table 14-8. Relationship between register settings and pins (Channel 3 of unit 0: UART1 reception)

- Notes 1. The SE0 register is a read-only status register which is set using the SS0 and ST0 registers.
 - 2. When channel 3 of unit 0 is set to UART1 reception, this pin becomes an RxD1 function pin. In this case, set channel 2 of unit 0 to operation stop mode or UART1 transmission (refer to **Table 14-7**). When channel 2 of unit 0 is set to CSI10 or IIC10, this pin cannot be used as an RxD1 function pin. In this case, set channel 3 of unit 0 to operation stop mode.
 - 3. This pin can be set as a port function pin.
 - **4.** When using UART1 transmission and reception in a pair, set channel 2 of unit 0 to UART1 transmission (refer to **Table 14-7**).
 - 5. The SMR02 register of channel 2 of unit 0 must also be set during UART1 reception. For details, refer to 14.5.2 (1) Register setting.

Table 14-9. Relationship between register settings and pins (Channel 0 of unit 1: CSI20, UART2 transmission, IIC20)

SE	MD	MD	SOE	so		TXE		РМ	P10	РМ	P11 Note2	РМ	P12	Operation mode		Pin Function	
10 Note1	102	101	10	10	10	10	10	10		11 Note2	Note2	12			SCK20/ SCL20/P10	SI20/SDA20/ RxD2/INTP6/ P11 Note2	SO20/ TxD2/ TO02/P12
0	0	0	0	1	1	0	0	× Note3	× Note3	× Note3	× Note3	× Note3	× Note3	Operation stop	P10	INTP6/P11	TO02/P12
	0	1						IVOICO	Notes	Notes	Notes	Notes	Notes	mode		RxD2/INTP6/ P11	
	1	0														INTP6/P11	
1	0	0	0	1	1	0	1	1	×	1	×	× Note3	× Note3	Slave CSI20 reception	SCK20 (input)	SI20	TO02/P12
			1	O/1 Note4	1	1	0	1	×	× Note3	× Note3	0	1	Slave CSI20 transmission	SCK20 (input)	INTP6/P11	SO20
			1	O/1 Note4	1	1	1	1	×	1	×	0	1	Slave CSI20 transmission/reception	SCK20 (input)	SI20	SO20
			0	1	O/1 Note4	0	1	0	1	1	×	× Note3	× Note3	Master CSI20 reception	SCK20 (output)	SI20	TO02/P12
			1	0/1 Note4	O/1 Note4	1	0	0	1	× Note3	× Note3	0	1	Master CSI20 transmission	SCK20 (output)	INTP6/P11	SO20
			1	0/1 Note4	O/1 Note4	1	1	0	1	1	×	0	1	Master CSI20 transmission/reception	SCK20 (output)	SI20	SO20
	0	1	1	O/1 Note4	1	1	0	× Note3	× Note3	× Note3	× Note3	0	1	UART2 transmission Note5	P10	RxD2/INTP6/ P11	TxD2
0	1	0	0	O/1 Note6	O/1 Note6	0	0	0	1	0	1	× Note3	× Note3	IIC20	SCL20	SDA20	TO02/P12
						1	0							start condition			
1			1	0/1 Note4	O/1 Note4	1	0	0	1	0	1	× Note3	× Note3	IIC20 address field transmission	SCL20	SDA20	TO02/P12
			1	O/1 Note4	O/1 Note4	1	0	0	1	0	1	× Note3	× Note3	IIC20 data transmission	SCL20	SDA20	TO02/P12
			1	0/1 Note4	O/1 Note4	0	1	0	1	0	1	× Note3	× Note3	IIC20 data reception	SCL20	SDA20	TO02/P12
0			0	0/1 Note7	O/1 Note7	0	0	0	1	0	1	× Note3	× IIC20		SCL20	SDA20	TO02/P12
						1	0						Note3 Note3	stop condition			
						0	1										

Notes 1. The SE1 register is a read-only status register which is set using the SS1 and ST1 registers.

- 2. When channel 1 of unit 1 is set to UART2 reception, this pin becomes an RxD2 function pin (refer to **Table 14-10**). In this case, operation stop mode or UART2 transmission must be selected for channel 0 of unit 1.
- 3. This pin can be set as a port function pin.
- 4. This is 0 or 1, depending on the communication operation. For details, refer to 14.3 (12) Serial output register m (SOm).
- 5. When using UART2 transmission and reception in a pair, set channel 1 of unit 1 to UART2 reception (refer to **Table 14-10**).
- **6.** Set the CKO10 bit to 1 before a start condition is generated. Clear the SO10 bit from 1 to 0 when the start condition is generated.
- **7.** Set the CKO10 bit to 1 before a stop condition is generated. Clear the SO10 bit from 0 to 1 when the stop condition is generated.

Table 14-10. Relationship between register settings and pins (Channel 1 of unit 1: UART2 reception)

SE11 Note1	MD112	MD111	TXE11	RXE11	PM11 Note2	P11 Note2	Operation	Pin Function
							mode	SI20/SDA20/RxD2/ INTP6/P11 Note2
0	0	1	0	0	Note3 ×	Note3 ×	Operation stop mode	SI20/SDA20/INTP6/P11
1	0	1	0	1	1	×	UART2 reception Note4, 5	RxD2

- Notes 1. The SE1 register is a read-only status register which is set using the SS1 and ST1 registers.
 - 2. When channel 1 of unit 1 is set to UART2 reception, this pin becomes an RxD2 function pin. In this case, set channel 0 of unit 1 to operation stop mode or UART2 transmission (refer to **Table 14-9**).

 When channel 0 of unit 1 is set to CSI20 or IIC20, this pin cannot be used as an RxD2 function pin. In this case,

set channel 1 of unit 1 to operation stop mode.

- 3. This pin can be set as a port function pin.
- **4.** When using UART2 transmission and reception in a pair, set channel 0 of unit 1 to UART2 transmission (refer to **Table 14-9**).
- 5. The SMR10 register of channel 0 of unit 1 must also be set during UART2 reception. For details, refer to 14.5.2 (1) Register setting.

Table 14-11. Relationship between register settings and pins (Channel 2 of unit 1: UART3 transmission)

SE12	MD122	MD121	SOE12	SO12	TXE12	RXE12	PM51	P51	Operation	Pin Function
Note1									mode	TxD3/SEG52/P51
0	0	1	0	1	0	0	× Note2	× Note2	Operation stop mode	SEG52/P51
1	0	1	1	0/1 Note3	1	0	0	1	UART3 transmission	TxD3

- Notes 1. The SE1 register is a read-only status register which is set using the SS1 and ST1 registers.
 - 2. This pin can be set as a port function pin.
 - 3. This is 0 or 1, depending on the communication operation. For details, refer to 14.3 (12) Serial output register m (SOm).
 - **4.** When using UART3 transmission and reception in a pair, set channel 3 of unit 1 to UART3 reception (refer to **Table 14-12**).

Remark X: Don't care

Table 14-12. Relationship between register settings and pins (Channel 3 of unit 1: UART3 reception)

SE13 Note1	MD132	MD131	TXE13	RXE13	PM50	P50	Operation	Pin Function
							mode	RxD3/SEG53/P50
0	0	1	0	0	×Note2	×Note2	Operation stop mode	SEG53/P50
1	0	1	0	1	1	×	UART3 reception Note3, 4	RxD3

- Notes 1. The SE1 register is a read-only status register which is set using the SS1 and ST1 registers.
 - 2. This pin can be set as a port function pin.
 - 3. When using UART3 transmission and reception in a pair, set channel 2 of unit 1 to UART3 transmission (refer to **Table 14-11**).
 - 4. The SMR12 register of channel 2 of unit 1 must also be set during UART3 reception. For details, refer to 14.5.2 (1) Register setting.

CHAPTER 15 SERIAL INTERFACE IICA

<R>

Item	78K0R/LF3	78K0R/LG3	78K0R/LH3
	80 pins	100 pins	128 pins
Serial interface	_	1 ch	
IICA			

15.1 Functions of Serial Interface IICA

Serial interface IICA has the following three modes.

(1) Operation stop mode

This mode is used when serial transfers are not performed. It can therefore be used to reduce power consumption.

(2) I²C bus mode (multimaster supported)

This mode is used for 8-bit data transfers with several devices via two lines: a serial clock (SCL0) line and a serial data bus (SDA0) line.

This mode complies with the I²C bus format and the master device can generated "start condition", "address", "transfer direction specification", "data", and "stop condition" data to the slave device, via the serial data bus. The slave device automatically detects these received status and data by hardware. This function can simplify the part of application program that controls the I²C bus.

Since the SCL0 and SDA0 pins are used for open drain outputs, IICA requires pull-up resistors for the serial clock line and the serial data bus line.

(3) Wakeup mode

The STOP mode can be released by generating an interrupt request signal (INTIICA) when an extension code from the master device or a local address has been received while in STOP mode. This can be set by using the WUP bit of IICA control register 1 (IICCTL1).

Figure 15-1 shows a block diagram of serial interface IICA.




Figure 15-1. Block Diagram of Serial Interface IICA

Figure 15-2 shows a serial bus configuration example.

+ VDD + VDD Serial data bus Master CPU1 Master CPU2 SDA0 SDA0 Slave CPU1 Slave CPU2 Serial clock SCL0 SCL0 Address 0 Address 1 SDA0 Slave CPU3 Address 2 SCL0 SDA0 Slave IC Address 3 SCL0 SDA0 Slave IC Address N SCL0

Figure 15-2. Serial Bus Configuration Example Using I²C Bus

15.2 Configuration of Serial Interface IICA

Serial interface IICA includes the following hardware.

Table 15-1. Configuration of Serial Interface IICA

Item	Configuration
Registers	IICA shift register (IICA) Slave address register (SVA)
Control registers	Peripheral enable register 0 (PER0) IICA control register 0 (IICCTL0) IICA status register (IICS) IICA flag register (IICF) IICA control register 1 (IICCTL1) IICA low-level width setting register (IICWL) IICA high-level width setting register (IICWH) Port mode register 6 (PM6) Port register 6 (P6)

(1) IICA shift register (IICA)

IICA is used to convert 8-bit serial data to 8-bit parallel data and vice versa in synchronization with the serial clock. IICA can be used for both transmission and reception.


The actual transmit and receive operations can be controlled by writing and reading operations to IICA.

Cancel the wait state and start data transfer by writing data to IICA during the wait period.

IICA can be set by an 8-bit memory manipulation instruction.

Reset signal generation clears IICA to 00H.

Figure 15-3. Format of IICA Shift Register (IICA)



Cautions 1. Do not write data to IICA during data transfer.

- Write or read IICA only during the wait period. Accessing IICA in a communication state other than during the wait period is prohibited. When the device serves as the master, however, IICA can be written only once after the communication trigger bit (STT) is set to 1.
- 3. When communication is reserved, write data to IICA after the interrupt triggered by a stop condition is detected.

(2) Slave address register (SVA)

This register stores seven bits of local addresses {A6, A5, A4, A3, A2, A1, A0} when in slave mode.

SVA can be set by an 8-bit memory manipulation instruction.

However, rewriting to this register is prohibited while STD = 1 (while the start condition is detected).

Reset signal generation clears SVA to 00H.

Figure 15-4. Format of Slave Address Register (SVA)

Address: F0234H After reset: 00H R/W

Symbol	7	6	5	4	3	2	1	0
SVA	A6	A 5	A4	А3	A2	A1	A0	O ^{Note}

Note Bit 0 is fixed to 0.

(3) SO latch

The SO latch is used to retain the SDA0 pin's output level.

(4) Wakeup controller

This circuit generates an interrupt request (INTIICA) when the address received by this register matches the address value set to the slave address register (SVA) or when an extension code is received.

(5) Serial clock counter

This counter counts the serial clocks that are output or input during transmit/receive operations and is used to verify that 8-bit data was transmitted or received.

(6) Interrupt request signal generator

This circuit controls the generation of interrupt request signals (INTIICA).

An I²C interrupt request is generated by the following two triggers.

- Falling edge of eighth or ninth clock of the serial clock (set by WTIM bit)
- · Interrupt request generated when a stop condition is detected (set by SPIE bit)

Remark WTIM bit: Bit 3 of IICA control register 0 (IICCTL0)

SPIE bit: Bit 4 of IICA control register 0 (IICCTL0)

(7) Serial clock controller

In master mode, this circuit generates the clock output via the SCL0 pin from a sampling clock.

(8) Serial clock wait controller

This circuit controls the wait timing.

(9) ACK generator, stop condition detector, start condition detector, and ACK detector

These circuits generate and detect each status.

(10) Data hold time correction circuit

This circuit generates the hold time for data corresponding to the falling edge of the serial clock.

(11) Start condition generator

This circuit generates a start condition when the STT bit is set to 1.

However, in the communication reservation disabled status (IICRSV bit = 1), when the bus is not released (IICBSY bit = 1), start condition requests are ignored and the STCF bit is set to 1.

(12) Stop condition generator

This circuit generates a stop condition when the SPT bit is set to 1.



(13) Bus status detector

This circuit detects whether or not the bus is released by detecting start conditions and stop conditions. However, as the bus status cannot be detected immediately following operation, the initial status is set by the STCEN bit.

Remark STT bit: Bit 1 of IICA control register 0 (IICCTL0)

SPT bit: Bit 0 of IICA control register 0 (IICCTL0)

IICRSV bit: Bit 0 of IICA flag register (IICF)
IICBSY bit: Bit 6 of IICA flag register (IICF)
STCF bit: Bit 7 of IICA flag register (IICF)
STCEN bit: Bit 1 of IICA flag register (IICF)

15.3 Registers Controlling Serial Interface IICA

Serial interface IICA is controlled by the following eight registers.

- Peripheral enable register 0 (PER0)
- IICA control register 0 (IICCTL0)
- IICA flag register (IICF)
- IICA status register (IICS)
- IICA control register 1 (IICCTL1)
- IICA low-level width setting register (IICWL)
- IICA high-level width setting register (IICWH)
- Port mode register 6 (PM6)
- Port register 6 (P6)

(1) Peripheral enable register 0 (PER0)

This register is used to enable or disable supplying the clock to the peripheral hardware. Clock supply to a hardware macro that is not used is stopped in order to reduce the power consumption and noise.

When serial interface IICA is used, be sure to set bit 4 (IICAEN) of this register to 1.

PER0 can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation clears this register to 00H.

Figure 15-5. Format of Peripheral Enable Register 0 (PER0)

Address: F00	F0H After res	set: 00H R/V	V					
Symbol	<7>	<6>	<5>	<4>	<3>	<2>	<1>	<0>
PER0	RTCEN	DACEN	ADCEN	IICAEN ^{Note}	SAU1EN	SAU0EN	TAU1EN	TAU0EN

IICAEN	Control of serial interface IICA input clock
0	Stops supply of input clock. SFR used by serial interface IICA cannot be written. Serial interface IICA is in the reset status.
1	Supplies input clock. • SFR used by serial interface IICA can be read/written.

Note 78K0R/LG3, 78K0R/LH3 only

Caution When setting serial interface IICA, be sure to set IICAEN to 1 first. If IICAEN = 0, writing to a control register of serial interface IICA is ignored, and, even if the register is read, only the default value is read.

(2) IICA control register 0 (IICCTL0)

This register is used to enable/stop I²C operations, set wait timing, and set other I²C operations.

IICCTL0 can be set by a 1-bit or 8-bit memory manipulation instruction. However, set the SPIE, WTIM, and ACKE bits while IICE bit = 0 or during the wait period. These bits can be set at the same time when the IICE bit is set from "0" to "1".

Reset signal generation clears this register to 00H.



Figure 15-6. Format of IICA Control Register 0 (IICCTL0) (1/4)

Address: Fo	0230H A	After reset: 00	H R/W					
Symbol	<7>	<6>	<5>	<4>	<3>	<2>	<1>	<0>
IICCTL0	IICE	LREL	WREL	SPIE	WTIM	ACKE	STT	SPT

IICE	I ² C operation enable			
0	Stop operation. Reset the IICA status register (IICS) ^{Note 1} . Stop internal operation.			
1	Enable operation.			
Be sure to	Be sure to set this bit (1) while the SCL0 and SDA0 lines are at high level.			
Condition for	or clearing (IICE = 0)	Condition for setting (IICE = 1)		
Cleared by instruction Reset		Set by instruction		

LREL ^{Notes 2,3}	Exit from communications				
0	Normal operation				
1	This exits from the current communications and sets standby mode. This setting is automatically cleared to 0 after being executed. Its uses include cases in which a locally irrelevant extension code has been received. The SCL0 and SDA0 lines are set to high impedance. The following flags of IICA control register 0 (IICCTL0) and IICA status register (IICS) are cleared to 0. • STT • SPT • MSTS • EXC • COI • TRC • ACKD • STD				
conditions a • After a sto	The standby mode following exit from communications remains in effect until the following communications entry conditions are met. • After a stop condition is detected, restart is in master mode. • An address match or extension code reception occurs after the start condition.				
Condition fo	or clearing (LREL = 0)	Condition for setting (LREL = 1)			
Automatic Reset	ally cleared after execution	Set by instruction			

WREL ^{Notes 2,3}	Wait cancellation				
0	Do not cancel wait	Do not cancel wait			
1	Cancel wait. This setting is automatically cleared after wait is canceled.				
	When WREL is set (wait canceled) during the wait period at the ninth clock pulse in the transmission status (TRC = 1), the SDA0 line goes into the high impedance state (TRC = 0).				
Condition for	or clearing (WREL = 0)	Condition for setting (WREL = 1)			
Automatically cleared after execution Reset		Set by instruction			

Notes 1. The IICS register, the STCF and IICBSY bits of the IICF register, and the CLD and DAD bits of the IICCTL1 register are reset.

- 2. The signal of this bit is invalid while IICE is 0.
- 3. When the LREL and WREL bits are read, 0 is always read.

Caution If the operation of I²C is enabled (IICE = 1) when the SCL0 line is at high level, the SDA0 line is at low level, and DFC of the IICCTL1 register is 1, a start condition will be inadvertently detected immediately. Immediately after enabling I²C to operate (IICE = 1), set LREL (1) by using a 1-bit memory manipulation instruction.

Figure 15-6. Format of IICA Control Register 0 (IICCTL0) (2/4)

SPIE ^{Note 1}	Enable/disable generation of interrupt request when stop condition is detected			
0	Disable			
1	Enable			
If WUP of th	If WUP of the IICCTL1 register is 1, no stop condition interrupt will be generated even if SPIE = 1.			
Condition fo	Condition for clearing (SPIE = 0) Condition for setting (SPIE = 1)			
Cleared by instruction Reset		Set by instruction		

WTIM ^{Note 1}	Control of wait ar	Control of wait and interrupt request generation				
0	Interrupt request is generated at the eighth clo Master mode: After output of eight clocks, cloc	k output is set to low level and wait is set.				
1	Slave mode: After input of eight clocks, the clock is set to low level and wait is set for master device. Interrupt request is generated at the ninth clock's falling edge. Master mode: After output of nine clocks, clock output is set to low level and wait is set. Slave mode: After input of nine clocks, the clock is set to low level and wait is set for master device.					
this bit. The inserted at address, a	An interrupt is generated at the falling edge of the ninth clock during address transfer independently of the setting of this bit. The setting of this bit is valid when the address transfer is completed. When in master mode, a wait is inserted at the falling edge of the ninth clock during address transfers. For a slave device that has received a loca address, a wait is inserted at the falling edge of the ninth clock after an acknowledge (ACK) is issued. However when the slave device has received an extension code, a wait is inserted at the falling edge of the eighth clock.					
Condition fo	or clearing (WTIM = 0)	Condition for setting (WTIM = 1)				
Cleared by instruction Reset		Set by instruction				

ACKE ^{Notes 1, 2}	Acknowledgment control		
0	Disable acknowledgment.		
1	Enable acknowledgment. During the ninth clock period, the SDA0 line is set to low level.		
Condition for	or clearing (ACKE = 0)	Condition for setting (ACKE = 1)	
Cleared by instruction Reset		Set by instruction	

Notes 1. The signal of this bit is invalid while IICE is 0. Set this bit during that period.

2. The set value is invalid during address transfer and if the code is not an extension code.

When the device serves as a slave and the addresses match, an acknowledgment is generated regardless of the set value.

Figure 15-6. Format of IICA Control Register 0 (IICCTL0) (3/4)

STT ^{Note}	Start condition trigger		
0	Do not generate a start condition.		
1	When bus is released (in standby state, when IICBSY = 0): If this bit is set (1), a start condition is generated (startup as the master). When a third party is communicating: • When communication reservation function is enabled (IICRSV = 0) Functions as the start condition reservation flag. When set to 1, automatically generates a start condition after the bus is released. • When communication reservation function is disabled (IICRSV = 1) Even if this bit is set (1), the STT bit is cleared and the STT clear flag (STCF) is set (1). No start condition is generated. In the wait state (when master device):		
For maste For maste	Generates a restart condition after releasing the wait. Cautions concerning set timing For master reception: Cannot be set to 1 during transfer. Can be set to 1 only in the waiting period when ACKE has been cleared to 0 and slave has been notified of final reception. For master transmission: A start condition cannot be generated normally during the acknowledge period. Set to 1 during the wait period that follows output of the ninth clock. Cannot be set to 1 at the same time as SPT.		
Condition fo	or clearing (STT = 0)	Condition for setting (STT = 1)	
Cleared by setting STT to 1 while communication reservation is prohibited. Cleared by loss in arbitration Cleared after start condition is generated by master device Cleared by LREL = 1 (exit from communications) When IICE = 0 (operation stop) Reset		Set by instruction	

Note The signal of this bit is invalid while IICE0 is 0.

Remarks 1. Bit 1 (STT) becomes 0 when it is read after data setting.

2. IICRSV: Bit 0 of IIC flag register (IICF) STCF: Bit 7 of IIC flag register (IICF)

Figure 15-6. Format of IICA Control Register 0 (IICCTL0) (4/4)

SPT	Stop condition trigger			
0	Stop condition is not generated.			
1	Stop condition	Stop condition is generated (termination of master device's transfer).		
Cautions co	ncerning set tin	ning		
• For maste	r reception:	Cannot be set to 1 during transfer	er.	
		Can be set to 1 only in the waiting	ng period when ACKE has been cleared to 0 and slave	
		has been notified of final reception	on.	
 For maste 	r transmission:	A stop condition cannot be gene	rated normally during the acknowledge period.	
		Therefore, set it during the wait	period that follows output of the ninth clock.	
 Cannot be 	e set to 1 at the	same time as STT.		
• SPT can b	e set to 1 only	when in master mode.		
		· ·	g the wait period that follows output of eight clocks, note	
		0 0	I period of the ninth clock. WTIM should be changed from	
			ocks, and SPT should be set to 1 during the wait period	
	s the output of			
Setting SF	PT to 1 and ther	n setting it again before it is cleare	ed to 0 is prohibited.	
Condition fo	Condition for clearing (SPT = 0) Condition for setting (SPT = 1)			
Cleared by loss in arbitration Se			Set by instruction	
Automatic	ally cleared afte	er stop condition is detected	_	
• Cleared by	y LREL = 1 (exi	t from communications)		
When IICE	$\Xi = 0$ (operation	stop)		
• Reset				

Caution When bit 3 (TRC) of the IICA status register (IICS) is set to 1, WREL is set to 1 during the ninth clock and wait is canceled, after which TRC is cleared and the SDA0 line is set to high impedance. Release the wait performed while the TRC bit is 1 (transmission status) by writing to the IICA shift register.

Remark Bit 0 (SPT) becomes 0 when it is read after data setting.

(3) IICA status register (IICS)

This register indicates the status of I²C.

IICS is read by a 1-bit or 8-bit memory manipulation instruction only when STT = 1 and during the wait period. Reset signal generation clears this register to 00H.

Caution Reading the IICS register while the address match wakeup function is enabled (WUP = 1) in STOP mode is prohibited. When the WUP bit is changed from 1 to 0 (wakeup operation is stopped), regardless of the INTIICA interrupt request, the change in status is not reflected until the next start condition or stop condition is detected. To use the wakeup function, therefore, enable (SPIE = 1) the interrupt generated by detecting a stop condition and read the IICS register after the interrupt has been detected.

Remark STT: bit 1 of IICA control register 0 (IICCTL0)
WUP: bit 7 of IICA control register 1 (IICCTL1)

Figure 15-7. Format of IICA Status Register (IICS) (1/3)

Address: FFF51H After reset: 00H Symbol <7> <6> <5> <4> <3> <2> <1> <0> IICS **MSTS** ALD EXC COI TRC **ACKD** STD SPD

MSTS	Master status check flag			
0	Slave device status or communication standby status			
1	Master device communication status			
Condition f	or clearing (MSTS = 0)	Condition for setting (MSTS = 1)		
When a stop condition is detected When ALD = 1 (arbitration loss) Cleared by LREL = 1 (exit from communications) When IICE changes from 1 to 0 (operation stop) Reset		When a start condition is generated		

ALD	Detection of arbitration loss		
0	This status means either that there was no arbitration or that the arbitration result was a "win".		
1	This status indicates the arbitration result was a "loss". MSTS is cleared.		
Condition for clearing (ALD = 0)		Condition for setting (ALD = 1)	
Automatically cleared after IICS is read ^{Note} When IICE changes from 1 to 0 (operation stop) Reset		When the arbitration result is a "loss".	

EXC	Detection of extension code reception		
0	Extension code was not received.		
1	Extension code was received.		
Condition for clearing (EXC = 0)		Condition for setting (EXC = 1)	
When a start condition is detected When a stop condition is detected Cleared by LREL = 1 (exit from communications) When IICE changes from 1 to 0 (operation stop) Reset		When the higher four bits of the received address data is either "0000" or "1111" (set at the rising edge of the eighth clock).	

Note This register is also cleared when a 1-bit memory manipulation instruction is executed for bits other than IICS. Therefore, when using the ALD bit, read the data of this bit before the data of the other bits.

Remark LREL: Bit 6 of IICA control register 0 (IICCTL0)

IICE: Bit 7 of IICA control register 0 (IICCTL0)



Figure 15-7. Format of IICA Status Register (IICS) (2/3)

COI	Detection of matching addresses			
0	Addresses do not match.			
1	Addresses match.			
Condition for clearing (COI = 0)		Condition for setting (COI = 1)		
 When a start condition is detected When a stop condition is detected Cleared by LREL = 1 (exit from communications) When IICE changes from 1 to 0 (operation stop) Reset 		When the received address matches the local address (slave address register (SVA)) (set at the rising edge of the eighth clock).		

TRC	Detection of transmit/receive status			
0	Receive status (other than transmit status). The SDA0 line is set for high impedance.			
1		Transmit status. The value in the SO0 latch is enabled for output to the SDA0 line (valid starting at the falling edge of the first byte's ninth clock).		
Condition f	or clearing (TRC = 0)	Condition for setting (TRC = 1)		
 When a s Cleared b When the stop) Cleared b When the loss) Reset When not Master> When "1" direction Slave> When a s When "0 	ter and slave> stop condition is detected by LREL = 1 (exit from communications) e IICE bit changes from 1 to 0 (operation by WREL = 1 ^{Note} (wait cancel) e ALD bit changes from 0 to 1 (arbitration used for communication (MSTS, EXC, COI = 0) t is output to the first byte's LSB (transfer specification bit) estart condition is detected is input to the first byte's LSB (transfer pecification bit)	<master> When a start condition is generated When 0 (master transmission) is output to the LSB (transfer direction specification bit) of the first byte (during address transfer) <slave></slave> When 1 (slave transmission) is input to the LSB (transfer direction specification bit) of the first byte from the master (during address transfer) </master>		

Note When bit 3 (TRC) of the IICA status register (IICS) is set to 1 (transmission status), bit 5 (WREL) of IICA control register 0 (IICCTL0) is set to 1 during the ninth clock and wait is canceled, after which the TRC bit is cleared (reception status) and the SDA0 line is set to high impedance. Release the wait performed while the TRC bit is 1 (transmission status) by writing to the IICA shift register.

Remark LREL: Bit 6 of IICA control register 0 (IICCTL0)

IICE: Bit 7 of IICA control register 0 (IICCTL0)

Figure 15-7. Format of IICA Status Register (IICS) (3/3)

ACKD	Detection of acknowledge (ACK)			
0	Acknowledge was not detected.			
1	Acknowledge was detected.			
Condition f	or clearing (ACKD = 0)	Condition for setting (ACKD = 1)		
When a stop condition is detected At the rising edge of the next byte's first clock Cleared by LREL = 1 (exit from communications) When IICE changes from 1 to 0 (operation stop) Reset		After the SDA0 line is set to low level at the rising edge of SCL0's ninth clock		

STD	Detection of start condition			
0	Start condition was not detected.	Start condition was not detected.		
1	Start condition was detected. This indicates that the address transfer period is in effect.			
Condition 1	for clearing (STD = 0) Condition for setting (STD = 1)			
At the ris following Cleared I	stop condition is detected ing edge of the next byte's first clock address transfer by LREL = 1 (exit from communications) E changes from 1 to 0 (operation stop)	When a start condition is detected		

SPD	Detection of stop condition		
0	Stop condition was not detected.		
1	Stop condition was detected. The master device's communication is terminated and the bus is released.		
Condition f	Condition for clearing (SPD = 0) Condition for setting (SPD = 1)		
At the rising edge of the address transfer byte's first clock following setting of this bit and detection of a start condition When IICE changes from 1 to 0 (operation stop) Reset		When a stop condition is detected	

Remark LREL: Bit 6 of IICA control register 0 (IICCTL0)

IICE: Bit 7 of IICA control register 0 (IICCTL0)

(4) IICA flag register (IICF)

This register sets the operation mode of I²C and indicates the status of the I²C bus.

IICF can be set by a 1-bit or 8-bit memory manipulation instruction. However, the STCF and IICBSY bits are readonly.

The IICRSV bit can be used to enable/disable the communication reservation function.

STCEN can be used to set the initial value of the IICBSY bit.

IICRSV and STCEN can be written only when the operation of I^2C is disabled (bit 7 (IICE) of IICA control register 0 (IICCTL0) = 0). When operation is enabled, the IICF register can be read.

Reset signal generation clears this register to 00H.



Figure 15-8. Format of IICA Flag Register (IICF)

Address	: FFF52H	After re	eset: 00H	R/W ^{Not}	te				
Symbol	<7>	<6>	5	4	3	2	<1>	<0>	
IICF	STCF	IICBSY	0	0	0	0	STCEN	IICRSV	

STCF	STT clear flag		
0	Generate start condition		
1	Start condition generation unsuccessful: clear STT flag		
Condition	n for clearing (STCF = 0)	Condition for setting (STCF = 1)	
Cleared by STT = 1 When IICE = 0 (operation stop) Reset		Generating start condition unsuccessful and STT cleared to 0 when communication reservation is disabled (IICRSV = 1).	

IICBSY	I ² C bus status flag			
0	Bus release status (communication initial status when STCEN = 1)			
1	Bus communication status (communication initial status when STCEN = 0)			
Condition	n for clearing (IICBSY = 0)	Condition for setting (IICBSY = 1)		
	ion of stop condition IICE = 0 (operation stop)	 Detection of start condition Setting of IICE when STCEN = 0 		

STCEN	Initial start enable trigger				
0	After operation is enabled (IICE = 1), enable generation of a start condition upon detection of a stop condition.				
1	After operation is enabled (IICE = 1), enable generation of a start condition without detecting a stop condition.				
Condition	for clearing (STCEN = 0)	Condition for setting (STCEN = 1)			
Cleared by instruction Detection of start condition Reset		Set by instruction			

IICRSV	Communication reservation function disable bit			
0	Enable communication reservation			
1	Disable communication reservation			
Condition	for clearing (IICRSV = 0)	Condition for setting (IICRSV = 1)		
Cleared by instruction Reset		Set by instruction		

Note Bits 6 and 7 are read-only.

Cautions 1. Write to STCEN only when the operation is stopped (IICE = 0).

- As the bus release status (IICBSY = 0) is recognized regardless of the actual bus status when STCEN = 1, when generating the first start condition (STT = 1), it is necessary to verify that no third party communications are in progress in order to prevent such communications from being destroyed.
- 3. Write to IICRSV only when the operation is stopped (IICE = 0).

Remark STT: Bit 1 of IICA control register 0 (IICCTL0)

IICE: Bit 7 of IICA control register 0 (IICCTL0)



(5) IICA control register 1 (IICCTL1)

This register is used to set the operation mode of I²C and detect the statuses of the SCL0 and SDA0 pins. IICCTL1 can be set by a 1-bit or 8-bit memory manipulation instruction. However, the CLD and DAD bits are read-only.

Set the IICCTL1 register, except the WUP bit, while operation of I²C is disabled (bit 7 (IICE) of IICA control register 0 (IICCTL0) is 0).

Reset signal generation clears this register to 00H.

Figure 15-9. Format of IICA Control Register 1 (IICCTL1) (1/2)

Address: F0231H		After reset: 00	OH R/W	Note 1				
Symbol	7	6	<5>	<4>	<3>	<2>	1	0
IICCTL1	WUP	0	CLD	DAD	SMC	DFC	0	0

WUP	Control of address match wakeup						
0	Stops operation of address match wakeup function in STOP mode.						
1	Enables operation of address match wakeup function in STOP mode.						

To shift to STOP mode when WUP = 1, execute the STOP instruction at least three clocks after setting (1) the WUP bit (see **Figure 15-22 Flow When Setting WUP = 1**).

Clear (0) the WUP bit after the address has matched or an extension code has been received. The subsequent communication can be entered by the clearing (0) WUP bit. (The wait must be released and transmit data must be written after the WUP bit has been cleared (0).)

The interrupt timing when the address has matched or when an extension code has been received, while WUP = 1, is identical to the interrupt timing when WUP = 0. (A delay of the difference of sampling by the clock will occur.) Furthermore, when WUP = 1, a stop condition interrupt is not generated even if the SPIE bit is set to 1. When WUP = 0 is set by a source other than an interrupt from serial interface IICA, operation as the master device cannot be performed until the subsequent start condition or stop condition is detected. Do not output a start condition by setting (1) the STT bit, without waiting for the detection of the subsequent start condition or stop condition.

Condition for clearing (WUP = 0)	Condition for setting (WUP = 1)
Cleared by instruction (after address match or extension code reception)	Set by instruction (when the MSTS, EXC, and COI bits are "0", and the STD bit also "0" (communication not entered)) Note 2

Notes 1. Bits 4 and 5 are read-only.

2. The status of the IICA status register (IICS) must be checked and the WUP bit must be set during the period shown below.




Figure 15-9. Format of IICA Control Register 1 (IICCTL1) (2/2)

CLD	Detection of SCL0 pin level (valid only when IICE = 1)			
0	The SCL0 pin was detected at low level.			
1	The SCL0 pin was detected at high level.			
Condition for	or clearing (CLD = 0)	Condition for setting (CLD = 1)		
When the SCL0 pin is at low level When IICE = 0 (operation stop) Reset		When the SCL0 pin is at high level		

DAD	Detection of SDA0 pin level (valid only when IICE = 1)			
0	The SDA0 pin was detected at low level.			
1	The SDA0 pin was detected at high level.			
Condition for clearing (DAD = 0)		Condition for setting (DAD = 1)		
When the SDA0 pin is at low level When IICE = 0 (operation stop) Reset		When the SDA0 pin is at high level		

SMC	Operation mode switching				
0	Operates in standard mode.				
1	Operates in fast mode.				

DFC	Digital filter operation control
0	Digital filter off.
1	Digital filter on.

Digital filter can be used only in fast mode.

In fast mode, the transfer clock does not vary, regardless of the DFC bit being set (1) or cleared (0).

The digital filter is used for noise elimination in fast mode.

Remark IICE: Bit 7 of IICA control register 0 (IICCTL0)

(6) IICA low-level width setting register (IICWL)

This register is used to set the low-level width of the SCL0 pin signal that is output by serial interface IICA.

The IICWL register can be set by an 8-bit memory manipulation instruction.

Set the IICWL register while operation of I²C is disabled (bit 7 (IICE) of IICA control register 0 (IICCTL0) is 0).

Reset signal generation sets this register to FFH.

Figure 15-10. Format of IICA Low-Level Width Setting Register (IICWL)

Address: F0232H		After res	et: FFH	R/W				
Symbol	7	6	5	4	3	2	1	0
IICWL								

(7) IICA high-level width setting register (IICWH)

This register is used to set the high-level width of the SCL0 pin signal that is output by serial interface IICA.

The IICWH register can be set by an 8-bit memory manipulation instruction.

Set the IICWH register while operation of I²C is disabled (bit 7 (IICE) of IICA control register 0 (IICCTL0) is 0).

Reset signal generation sets this register to FFH.

Figure 15-11. Format of IICA High-Level Width Setting Register (IICWH)

Address: F0233H		After res	et: FFH	R/W					
Symbol	7	6	5	4	3	2	1	0	
IICWH									

Remark For how to set the transfer clock by using the IICWL and IICWH registers, see 15.4.2 Setting transfer clock by using IICWL and IICWH registers.

(8) Port mode register 6 (PM6)

This register sets the input/output of port 6 in 1-bit units.

When using the P60/SCL0 pin as clock I/O and the P61/SDA0 pin as serial data I/O, clear PM60 and PM61, and the output latches of P60 and P61 to 0.

Set IICE (bit 7 of IICA control register 0 (IICCTL0)) to 1 before setting the output mode because the P60/SCL0 and P61/SDA0 pins output a low level (fixed) when IICE is 0.

PM6 can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation sets this register to FFH.

Figure 15-12. Format of Port Mode Register 6 (PM6)

Address: FFF26H		After reset: FFH R/W						
Symbol	7	6	5	4	3	2	1	0
PM6	1	1	1	1	1	1	PM61	PM60

PM6n	P6n pin I/O mode selection (n = 0, 1)		
0	Output mode (output buffer on)		
1	Input mode (output buffer off)		

15.4 I2C Bus Mode Functions

15.4.1 Pin configuration

The serial clock pin (SCL0) and serial data bus pin (SDA0) are configured as follows.

- (1) SCL0...... This pin is used for serial clock input and output.
 - This pin is an N-ch open-drain output for both master and slave devices. Input is Schmitt input.
- (2) SDA0 This pin is used for serial data input and output.

This pin is an N-ch open-drain output for both master and slave devices. Input is Schmitt input.

Since outputs from the serial clock line and the serial data bus line are N-ch open-drain outputs, an external pull-up resistor is required.

Slave device

Master device

SCL0

SCL0

SCL0

Clock output

Vss

Clock input

SDA0

Data output

Vss

Data input

Data input

Data input

Figure 15-13. Pin Configuration Diagram

15.4.2 Setting transfer clock by using IICWL and IICWH registers

(1) Setting transfer clock on master side

Transfer clock =
$$\frac{f_{CLK}}{IICWL + IICWH + f_{CLK}(t_R + t_F)}$$

At this time, the optimal setting values of IICWL and IICWH are as follows.

(The fractional parts of all setting values are rounded up.)

• When the fast mode

$$\begin{split} & \text{IICWL} = \frac{0.52}{\text{Transfer clock}} \times \text{fclk} \\ & \text{IICWH} = (\frac{0.48}{\text{Transfer clock}} - \text{tr} - \text{tr}) \times \text{fclk} \end{split}$$

• When the standard mode

$$\begin{split} & \text{IICWL} = \frac{0.47}{\text{Transfer clock}} \times \text{fclk} \\ & \text{IICWH} = (\frac{0.53}{\text{Transfer clock}} - \text{tr} - \text{tr}) \times \text{fclk} \end{split}$$

(2) Setting IICWL and IICWH on slave side

(The fractional parts of all setting values are truncated.)

• When the fast mode

IICWL = 1.3
$$\mu$$
s × fclk
IICWH = (1.2 μ s – tr – tF) × fclk

• When the standard mode

IICWL = 4.7
$$\mu$$
s × fclk
IICWH = (5.3 μ s – tr – tf) × fclk

Caution Note the minimum folk operation frequency when setting the transfer clock. The minimum folk operation frequency for serial interface IICA is determined according to the mode.

Fast mode: fclk = 3.5 MHz (MIN.) Standard mode: fclk = 1 MHz (MIN.)

Remarks 1. Calculate the rise time (t_R) and fall time (t_F) of the SDA0 and SCL0 signals separately, because they differ depending on the pull-up resistance and wire load.

IICWL: IICA low-level width setting register
 IICWH: IICA high-level width setting register
 tF: SDA0 and SCL0 signal falling times
 tR: SDA0 and SCL0 signal rising times

fclk: CPU/peripheral hardware clock frequency

15.5 I²C Bus Definitions and Control Methods

The following section describes the I²C bus's serial data communication format and the signals used by the I²C bus. Figure 15-14 shows the transfer timing for the "start condition", "address", "data", and "stop condition" output via the I²C bus's serial data bus.

SCL0 1-7 8 9 1-8 9 1-8 9 SDA0 Start Address R/W ACK Data ACK Stop condition

Figure 15-14. I²C Bus Serial Data Transfer Timing

The master device generates the start condition, slave address, and stop condition.

The acknowledge (ACK) can be generated by either the master or slave device (normally, it is output by the device that receives 8-bit data).

The serial clock (SCL0) is continuously output by the master device. However, in the slave device, the SCL0's low level period can be extended and a wait can be inserted.

15.5.1 Start conditions

A start condition is met when the SCL0 pin is at high level and the SDA0 pin changes from high level to low level. The start conditions for the SCL0 pin and SDA0 pin are signals that the master device generates to the slave device when starting a serial transfer. When the device is used as a slave, start conditions can be detected.




Figure 15-15. Start Conditions

A start condition is output when bit 1 (STT) of IICA control register 0 (IICCTL0) is set (1) after a stop condition has been detected (SPD: Bit 0 of the IICA status register (IICS) = 1). When a start condition is detected, bit 1 (STD) of IICS is set (1).


15.5.2 Addresses

The address is defined by the 7 bits of data that follow the start condition.

An address is a 7-bit data segment that is output in order to select one of the slave devices that are connected to the master device via the bus lines. Therefore, each slave device connected via the bus lines must have a unique address.

The slave devices include hardware that detects the start condition and checks whether or not the 7-bit address data matches the data values stored in the slave address register (SVA). If the address data matches the SVA values, the slave device is selected and communicates with the master device until the master device generates a start condition or stop condition.

Figure 15-16. Address



Note INTIICA is not issued if data other than a local address or extension code is received during slave device operation.

Addresses are output when a total of 8 bits consisting of the slave address and the transfer direction described in 15.5.3 Transfer direction specification are written to the IICA shift register (IICA). The received addresses are written to IICA.


The slave address is assigned to the higher 7 bits of IICA.

15.5.3 Transfer direction specification

In addition to the 7-bit address data, the master device sends 1 bit that specifies the transfer direction.

When this transfer direction specification bit has a value of "0", it indicates that the master device is transmitting data to a slave device. When the transfer direction specification bit has a value of "1", it indicates that the master device is receiving data from a slave device.

Figure 15-17. Transfer Direction Specification



Note INTIICA is not issued if data other than a local address or extension code is received during slave device operation.

15.5.4 Acknowledge (ACK)

ACK is used to check the status of serial data at the transmission and reception sides.

The reception side returns ACK each time it has received 8-bit data.

The transmission side usually receives \overline{ACK} after transmitting 8-bit data. When \overline{ACK} is returned from the reception side, it is assumed that reception has been correctly performed and processing is continued. Whether \overline{ACK} has been detected can be checked by using bit 2 (ACKD) of the IICA status register (IICS).

When the master receives the last data item, it does not return \overline{ACK} and instead generates a stop condition. If a slave does not return \overline{ACK} after receiving data, the master outputs a stop condition or restart condition and stops transmission. If \overline{ACK} is not returned, the possible causes are as follows.

- <1> Reception was not performed normally.
- <2> The final data item was received.
- <3> The reception side specified by the address does not exist.


To generate \overline{ACK} , the reception side makes the SDA0 line low at the ninth clock (indicating normal reception).

Automatic generation of \overline{ACK} is enabled by setting bit 2 (ACKE) of IICA control register 0 (IICCTL0) to 1. Bit 3 (TRC) of the IICS register is set by the data of the eighth bit that follows 7-bit address information. Usually, set ACKE to 1 for reception (TRC = 0).

If a slave can receive no more data during reception (TRC = 0) or does not require the next data item, then the slave must inform the master, by clearing ACKE to 0, that it will not receive any more data.

When the master does not require the next data item during reception (TRC = 0), it must clear ACKE to 0 so that \overline{ACK} is not generated. In this way, the master informs a slave at the transmission side that it does not require any more data (transmission will be stopped).

Figure 15-18. ACK



When the local address is received, \overline{ACK} is automatically generated, regardless of the value of ACKE. When an address other than that of the local address is received, \overline{ACK} is not generated (NACK).

When an extension code is received, ACK is generated if ACKE is set to 1 in advance.

How ACK is generated when data is received differs as follows depending on the setting of the wait timing.


- When 8-clock wait state is selected (bit 3 (WTIM) of IICCTL0 register = 0):
 By setting ACKE to 1 before releasing the wait state, ACK is generated at the falling edge of the eighth clock of the SCL0 pin.
- When 9-clock wait state is selected (bit 3 (WTIM) of IICCTL0 register = 1):
 ACK is generated by setting ACKE to 1 in advance.

15.5.5 Stop condition

When the SCL0 pin is at high level, changing the SDA0 pin from low level to high level generates a stop condition.

A stop condition is a signal that the master device generates to the slave device when serial transfer has been completed. When the device is used as a slave, stop conditions can be detected.

Figure 15-19. Stop Condition



A stop condition is generated when bit 0 (SPT) of IICA control register 0 (IICCTL0) is set to 1. When the stop condition is detected, bit 0 (SPD) of the IICA status register (IICS) is set to 1 and INTIICA is generated when bit 4 (SPIE) of IICCTL0 is set to 1.

15.5.6 Wait

The wait is used to notify the communication partner that a device (master or slave) is preparing to transmit or receive data (i.e., is in a wait state).

Setting the SCL0 pin to low level notifies the communication partner of the wait state. When wait state has been canceled for both the master and slave devices, the next data transfer can begin.

Figure 15-20. Wait (1/2)

(1) When master device has a nine-clock wait and slave device has an eight-clock wait (master transmits, slave receives, and ACKE = 1)





Figure 15-20. Wait (2/2)

(2) When master and slave devices both have a nine-clock wait (master transmits, slave receives, and ACKE = 1)



Generate according to previously set ACKE value

Remark ACKE: Bit 2 of IICA control register 0 (IICCTL0) WREL: Bit 5 of IICA control register 0 (IICCTL0)

A wait may be automatically generated depending on the setting of bit 3 (WTIM) of IICA control register 0 (IICCTL0). Normally, the receiving side cancels the wait state when bit 5 (WREL) of the IICCTL0 register is set to 1 or when FFH is written to the IICA shift register (IICA), and the transmitting side cancels the wait state when data is written to the IICA register.

- By setting bit 1 (STT) of IICCTL0 to 1
- By setting bit 0 (SPT) of IICCTL0 to 1

15.5.7 Canceling wait

The I²C usually cancels a wait state by the following processing.

- Writing data to IICA shift register (IICA)
- Setting bit 5 (WREL) of IICA control register 0 (IICCTL0) (canceling wait)
- Setting bit 1 (STT) of IICCTL0 register (generating start condition) Note
- Setting bit 0 (SPT) of IICCTL0 register (generating stop condition)^{Note}

Note Master only

When the above wait canceling processing is executed, the I²C cancels the wait state and communication is resumed. To cancel a wait state and transmit data (including addresses), write the data to IICA.

To receive data after canceling a wait state, or to complete data transmission, set bit 5 (WREL) of IICA control register 0 (IICCTL0) to 1.

To generate a restart condition after canceling a wait state, set bit 1 (STT) of IICCTL0 to 1.

To generate a stop condition after canceling a wait state, set bit 0 (SPT) of IICCTL0 to 1.

Execute the canceling processing only once for one wait state.

If, for example, data is written to IICA after canceling a wait state by setting WREL to 1, an incorrect value may be output to SDA0 because the timing for changing the SDA0 line conflicts with the timing for writing IICA.

In addition to the above, communication is stopped if IICE is cleared to 0 when communication has been aborted, so that the wait state can be canceled.

If the I²C bus has deadlocked due to noise, processing is saved from communication by setting bit 6 (LREL) of IICCTL0, so that the wait state can be canceled.

Caution If a processing to cancel a wait state executed when WUP (bit 7 of IICA control register 1 (IICCTL1)) = 1, the wait state will not be canceled.

15.5.8 Interrupt request (INTIICA) generation timing and wait control

The setting of bit 3 (WTIM) of IICA control register 0 (IICCTL0) determines the timing by which INTIICA is generated and the corresponding wait control, as shown in Table 15-2.

Table 15-2. INTIICA Generation Timing and Wait Control

WTIM	During Slave Device Operation			During Master Device Operation			
	Address	Data Reception	Data Transmission	Address	Data Reception	Data Transmission	
0	9 ^{Notes 1, 2}	8 ^{Note 2}	8 ^{Note 2}	9	8	8	
1	9 ^{Notes 1, 2}	9 ^{Note 2}	9 ^{Note 2}	9	9	9	

Notes 1. The slave device's INTIICA signal and wait period occurs at the falling edge of the ninth clock only when there is a match with the address set to the slave address register (SVA).

At this point, \overline{ACK} is generated regardless of the value set to IICCTL0's bit 2 (ACKE). For a slave device that has received an extension code, INTIICA occurs at the falling edge of the eighth clock.

However, if the address does not match after restart, INTIICA is generated at the falling edge of the 9th clock, but wait does not occur.

2. If the received address does not match the contents of the slave address register (SVA) and extension code is not received, neither INTIICA nor a wait occurs.

Remark The numbers in the table indicate the number of the serial clock's clock signals. Interrupt requests and wait control are both synchronized with the falling edge of these clock signals.

(1) During address transmission/reception

- Slave device operation: Interrupt and wait timing are determined depending on the conditions described in Notes 1 and 2 above, regardless of the WTIM bit.
- Master device operation: Interrupt and wait timing occur at the falling edge of the ninth clock regardless of the WTIM bit.

(2) During data reception

· Master/slave device operation: Interrupt and wait timing are determined according to the WTIM bit.

(3) During data transmission

· Master/slave device operation: Interrupt and wait timing are determined according to the WTIM bit.

(4) Wait cancellation method

The four wait cancellation methods are as follows.

- Writing data to IICA shift register (IICA)
- Setting bit 5 (WREL) of IICA control register 0 (IICCTL0) (canceling wait)
- Setting bit 1 (STT) of IICCTL0 register (generating start condition) Note
- Setting bit 0 (SPT) of IICCTL0 register (generating stop condition)^{Note}

Note Master only.

When an 8-clock wait has been selected (WTIM = 0), the presence/absence of \overline{ACK} generation must be determined prior to wait cancellation.

(5) Stop condition detection

INTIICA is generated when a stop condition is detected (only when SPIE = 1).



15.5.9 Address match detection method

In I²C bus mode, the master device can select a particular slave device by transmitting the corresponding slave address. Address match can be detected automatically by hardware. An interrupt request (INTIICA) occurs when the address set to the slave address register (SVA) matches the slave address sent by the master device, or when an extension code has been received.

15.5.10 Error detection

In I²C bus mode, the status of the serial data bus (SDA0) during data transmission is captured by the IICA shift register (IICA) of the transmitting device, so the IICA data prior to transmission can be compared with the transmitted IICA data to enable detection of transmission errors. A transmission error is judged as having occurred when the compared data values do not match.

15.5.11 Extension code

- (1) When the higher 4 bits of the receive address are either "0000" or "1111", the extension code reception flag (EXC) is set to 1 for extension code reception and an interrupt request (INTIICA) is issued at the falling edge of the eighth clock. The local address stored in the slave address register (SVA) is not affected.
- (2) The settings below are specified if 11110xx0 is transferred from the master by using a 10-bit address transfer when the SVA register is set to 11110xx0. Note that INTIICA occurs at the falling edge of the eighth clock.

Higher four bits of data match: EXC = 1
 Seven bits of data match: COI = 1

Remark EXC: Bit 5 of IICA status register (IICS)

COI: Bit 4 of IICA status register (IICS)

(3) Since the processing after the interrupt request occurs differs according to the data that follows the extension code, such processing is performed by software.

If the extension code is received while a slave device is operating, then the slave device is participating in communication even if its address does not match.

For example, after the extension code is received, if you do not wish to operate the target device as a slave device, set bit 6 (LREL) of the IICA control register 0 (IICCTL0) to 1 to set the standby mode for the next communication operation.

Table 15-3. Bit Definitions of Main Extension Code

Slave Address	R/W Bit	Description
0000 000	0	General call address
11110xx	0	10-bit slave address specification (for address authentication)
1111 0 x x	1	10-bit slave address specification (for read command issuance after address match)

Remark For extension codes other than the above, refer to THE I²C-BUS SPECIFICATION published by NXP.

15.5.12 Arbitration

When several master devices simultaneously generate a start condition (when STT is set to 1 before STD is set to 1), communication among the master devices is performed as the number of clocks are adjusted until the data differs. This kind of operation is called arbitration.

When one of the master devices loses in arbitration, an arbitration loss flag (ALD) in the IICA status register (IICS) is set (1) via the timing by which the arbitration loss occurred, and the SCL0 and SDA0 lines are both set to high impedance, which releases the bus.

The arbitration loss is detected based on the timing of the next interrupt request (the eighth or ninth clock, when a stop condition is detected, etc.) and the ALD = 1 setting that has been made by software.

For details of interrupt request timing, see 15.5.8 Interrupt request (INTIICA) generation timing and wait control.

Remark STD: Bit 1 of IICA status register (IICS) STT: Bit 1 of IICA control register 0 (IICCTL0)

Figure 15-21. Arbitration Timing Example




Table 15-4. Status During Arbitration and Interrupt Request Generation Timing

Status During Arbitration	Interrupt Request Generation Timing
During address transmission	At falling edge of eighth or ninth clock following byte transfer ^{Note 1}
Read/write data after address transmission	
During extension code transmission	
Read/write data after extension code transmission	
During data transmission	
During ACK transfer period after data transmission	
When restart condition is detected during data transfer	
When stop condition is detected during data transfer	When stop condition is generated (when SPIE = 1) ^{Note 2}
When data is at low level while attempting to generate a restart condition	At falling edge of eighth or ninth clock following byte transfer ^{Note 1}
When stop condition is detected while attempting to generate a restart condition	When stop condition is generated (when SPIE = 1) ^{Note 2}
When data is at low level while attempting to generate a stop condition	At falling edge of eighth or ninth clock following byte transfer ^{Note 1}
When SCL0 is at low level while attempting to generate a restart condition	

- Notes 1. When WTIM (bit 3 of IICA control register 0 (IICCTL0)) = 1, an interrupt request occurs at the falling edge of the ninth clock. When WTIM = 0 and the extension code's slave address is received, an interrupt request occurs at the falling edge of the eighth clock.
 - 2. When there is a chance that arbitration will occur, set SPIE = 1 for master device operation.

Remark SPIE: Bit 4 of IICA control register 0 (IICCTL0)

15.5.13 Wakeup function

The I²C bus slave function is a function that generates an interrupt request signal (INTIICA) when a local address and extension code have been received.

This function makes processing more efficient by preventing unnecessary INTIICA signal from occurring when addresses do not match.

When a start condition is detected, wakeup standby mode is set. This wakeup standby mode is in effect while addresses are transmitted due to the possibility that an arbitration loss may change the master device (which has generated a start condition) to a slave device.

However, when a stop condition is detected, bit 4 (SPIE) of IICA control register 0 (IICCTL0) is set regardless of the wakeup function, and this determines whether interrupt requests are enabled or disabled.

To use the wakeup function in the STOP mode, set WUP to 1. Addresses can be received regardless of the operation clock. An interrupt request signal (INTIICA) is also generated when a local address and extension code have been received. Operation returns to normal operation by using an instruction to clear (0) the WUP bit after this interrupt has been generated.

Figure 15-22 shows the flow for setting WUP = 1 and Figure 15-23 shows the flow for setting WUP = 0 upon an address match.




Figure 15-22. Flow When Setting WUP = 1

Yes

WuP = 0

Wait

Wait

Waits for 5 clocks.


Figure 15-23. Flow When Setting WUP = 0 upon Address Match (Including Extension Code Reception)

Executes processing corresponding to the operation to be executed after checking the operation state of serial interface IICA.

Use the following flows to perform the processing to release the STOP mode other than by an interrupt request (INTIICA) generated from serial interface IICA.

- Master device operation: Flow shown in Figure 15-24
- Slave device operation: Same as the flow in Figure 15-23

Figure 15-24. When Operating as Master Device after Releasing STOP Mode other than by INTIICA



Executes processing corresponding to the operation to be executed after checking the operation state of serial interface IICA. $\frac{1}{2} \int_{-\infty}^{\infty} \frac{1}{2} \left(\frac{1}{2} \int_{-\infty}^{\infty} \frac{1}{2}$

15.5.14 Communication reservation

(1) When communication reservation function is enabled (bit 0 (IICRSV) of IICA flag register (IICF) = 0)

To start master device communications when not currently using a bus, a communication reservation can be made to enable transmission of a start condition when the bus is released. There are two modes under which the bus is not used.

- · When arbitration results in neither master nor slave operation
- When an extension code is received and slave operation is disabled (ACK is not returned and the bus was released by setting bit 6 (LREL) of IICA control register 0 (IICCTL0) to 1 and saving communication).

If bit 1 (STT) of IICCTL0 is set to 1 while the bus is not used (after a stop condition is detected), a start condition is automatically generated and wait state is set.

If an address is written to the IICA shift register (IICA) after bit 4 (SPIE) of IICCTL0 was set to 1, and it was detected by generation of an interrupt request signal (INTIICA) that the bus was released (detection of the stop condition), then the device automatically starts communication as the master. Data written to IICA before the stop condition is detected is invalid.

When STT has been set to 1, the operation mode (as start condition or as communication reservation) is determined according to the bus status.

- If the bus has been released a start condition is generated
- If the bus has not been released (standby mode)...... communication reservation

Check whether the communication reservation operates or not by using MSTS (bit 7 of the IICA status register (IICS)) after STT is set to 1 and the wait time elapses.

Use software to secure the wait time calculated by the following expression.

Wait time from setting STT = 1 to checking the MSTS flag: (IICWL setting value + IICWH setting value + 4 clocks) / f_{CLK} + $t_F \times 2$


Remark IICWL: IICA low-level width setting register

IICWH: IICA high-level width setting register
tr: SDA0 and SCL0 signal falling times

fclk: CPU/peripheral hardware clock frequency

Figure 15-25 shows the communication reservation timing.

Figure 15-25. Communication Reservation Timing



Generate by master device with bus mastership

Remark IICA: IICA shift register

STT: Bit 1 of IICA control register 0 (IICCTL0)

STD: Bit 1 of IICA status register (IICS)
SPD: Bit 0 of IICA status register (IICS)

Communication reservations are accepted via the timing shown in Figure 15-26. After bit 1 (STD) of the IICA status register (IICS) is set to 1, a communication reservation can be made by setting bit 1 (STT) of IICA control register 0 (IICCTL0) to 1 before a stop condition is detected.

Figure 15-26. Timing for Accepting Communication Reservations




Figure 15-27 shows the communication reservation protocol.




Figure 15-27. Communication Reservation Protocol

Notes 1. The wait time is calculated as follows.

(IICWL setting value + IICWH setting value + 4 clocks) / fclk + tF × 2

2. The communication reservation operation executes a write to the IICA shift register (IICA) when a stop condition interrupt request occurs.

Remark STT: Bit 1 of IICA control register 0 (IICCTL0)

MSTS: Bit 7 of IICA status register (IICS)

IICA: IICA shift register

IICWL: IICA low-level width setting register
IICWH: IICA high-level width setting register
tr: SDA0 and SCL0 signal falling times
fclk: CPU/peripheral hardware clock frequency

(2) When communication reservation function is disabled (bit 0 (IICRSV) of IICA flag register (IICF) = 1)

When bit 1 (STT) of IICA control register 0 (IICCTL0) is set to 1 when the bus is not used in a communication during bus communication, this request is rejected and a start condition is not generated. The following two statuses are included in the status where bus is not used.

- When arbitration results in neither master nor slave operation
- When an extension code is received and slave operation is disabled (ACK is not returned and the bus was released by setting bit 6 (LREL) of IICCTL0 to 1 and saving communication)

To confirm whether the start condition was generated or request was rejected, check STCF (bit 7 of IICF). It takes up to 5 clocks until STCF is set to 1 after setting STT = 1. Therefore, secure the time by software.

15.5.15 Cautions

(1) When STCEN = 0

Immediately after I²C operation is enabled (IICE = 1), the bus communication status (IICBSY = 1) is recognized regardless of the actual bus status. When changing from a mode in which no stop condition has been detected to a master device communication mode, first generate a stop condition to release the bus, then perform master device communication.

When using multiple masters, it is not possible to perform master device communication when the bus has not been released (when a stop condition has not been detected).

Use the following sequence for generating a stop condition.

- <1> Set IICA control register 1 (IICCTL1).
- <2> Set bit 7 (IICE) of IICA control register 0 (IICCTL0) to 1.
- <3> Set bit 0 (SPT) of IICCTL0 to 1.

(2) When STCEN = 1

Immediately after I^2C operation is enabled (IICE = 1), the bus released status (IICBSY = 0) is recognized regardless of the actual bus status. To generate the first start condition (STT = 1), it is necessary to confirm that the bus has been released, so as to not disturb other communications.

(3) If other I²C communications are already in progress

If I^2C operation is enabled and the device participates in communication already in progress when the SDA0 pin is low and the SCL0 pin is high, the macro of I^2C recognizes that the SDA0 pin has gone low (detects a start condition). If the value on the bus at this time can be recognized as an extension code, \overline{ACK} is returned, but this interferes with other I^2C communications. To avoid this, start I^2C in the following sequence.

- <1> Clear bit 4 (SPIE) of IICCTL0 to 0 to disable generation of an interrupt request signal (INTIICA) when the stop condition is detected.
- <2> Set bit 7 (IICE) of IICCTL0 to 1 to enable the operation of I2C.
- <3> Wait for detection of the start condition.
- <4> Set bit 6 (LREL) of IICCTL0 to 1 before ACK is returned (4 to 80 clocks after setting IICE to 1), to forcibly disable detection.
- (4) Setting STT and SPT (bits 1 and 0 of IICCTL0) again after they are set and before they are cleared to 0 is prohibited.
- (5) When transmission is reserved, set SPIE (bit 4 of IICTL0) to 1 so that an interrupt request is generated when the stop condition is detected. Transfer is started when communication data is written to IICA after the interrupt request is generated. Unless the interrupt is generated when the stop condition is detected, the device stops in the wait state because the interrupt request is not generated when communication is started. However, it is not necessary to set SPIE to 1 when MSTS (bit 7 of IICS) is detected by software.

15.5.16 Communication operations

The following shows three operation procedures with the flowchart.

(1) Master operation in single master system

The flowchart when using the 78K0R/Lx3 microcontrollers as the master in a single master system is shown below. This flowchart is broadly divided into the initial settings and communication processing. Execute the initial settings at startup. If communication with the slave is required, prepare the communication and then execute communication processing.

(2) Master operation in multimaster system

In the I²C bus multimaster system, whether the bus is released or used cannot be judged by the I²C bus specifications when the bus takes part in a communication. Here, when data and clock are at a high level for a certain period (1 frame), the 78K0R/Lx3 microcontrollers take part in a communication with bus released state. This flowchart is broadly divided into the initial settings, communication waiting, and communication processing. The processing when the 78K0R/Lx3 microcontrollers loose in arbitration and are specified as the slave is omitted here, and only the processing as the master is shown. Execute the initial settings at startup to take part in a communication. Then, wait for the communication request as the master or wait for the specification as the slave. The actual communication is performed in the communication processing, and it supports the transmission/reception with the slave and the arbitration with other masters.

(3) Slave operation

An example of when the 78K0R/Lx3 microcontrollers are used as the I²C bus slave is shown below.

When used as the slave, operation is started by an interrupt. Execute the initial settings at startup, then wait for the INTIICA interrupt occurrence (communication waiting). When an INTIICA interrupt occurs, the communication status is judged and its result is passed as a flag over to the main processing.

By checking the flags, necessary communication processing is performed.

(1) Master operation in single-master system





Figure 15-28. Master Operation in Single-Master System

Note Release (SCL0 and SDA0 pins = high level) the I²C bus in conformance with the specifications of the product that is communicating. If EEPROM is outputting a low level to the SDA0 pin, for example, set the SCL0 pin in the output port mode, and output a clock pulse from the output port until the SDA0 pin is constantly at high level.

Remark Conform to the specifications of the product that is communicating, with respect to the transmission and reception formats.

(2) Master operation in multi-master system


Figure 15-29. Master Operation in Multi-Master System (1/3)



Note Confirm that the bus is released (CLD bit = 1, DAD bit = 1) for a specific period (for example, for a period of one frame). If the SDA0 pin is constantly at low level, decide whether to release the I²C bus (SCL0 and SDA0 pins = high level) in conformance with the specifications of the product that is communicating.

Enables reserving communication. Prepares for starting communication STT = 1 (generates a start condition). Secure wait time Note by software. Wait Communication processing MSTS = 1? Yes INTIICA Nο interrupt occurs? Waits for bus release (communication being reserved). Yes EXC = 1 or COI =1? Wait state after stop condition was detected and start condition Yes was generated by the communication reservation function. С Slave operation

Figure 15-29. Master Operation in Multi-Master System (2/3)



Note The wait time is calculated as follows.

(IICWL setting value + IICWH setting value + 4 clocks) / $fclk + tF \times 2$

Remark IICWL: IICA low-level width setting register

IICWH: IICA high-level width setting register
tr: SDA0 and SCL0 signal falling times
fclk: CPU/peripheral hardware clock frequency




Figure 15-29. Master Operation in Multi-Master System (3/3)

Remarks 1. Conform to the specifications of the product that is communicating, with respect to the transmission and reception formats.


- 2. To use the device as a master in a multi-master system, read the MSTS bit each time interrupt INTIICA has occurred to check the arbitration result.
- **3.** To use the device as a slave in a multi-master system, check the status by using the IICS and IICF registers each time interrupt INTIICA has occurred, and determine the processing to be performed next.

(3) Slave operation

The processing procedure of the slave operation is as follows.

Basically, the slave operation is event-driven. Therefore, processing by the INTIICA interrupt (processing that must substantially change the operation status such as detection of a stop condition during communication) is necessary.

In the following explanation, it is assumed that the extension code is not supported for data communication. It is also assumed that the INTIICA interrupt servicing only performs status transition processing, and that actual data communication is performed by the main processing.



Therefore, data communication processing is performed by preparing the following three flags and passing them to the main processing instead of INTIICA.

<1> Communication mode flag

This flag indicates the following two communication statuses.

- Clear mode: Status in which data communication is not performed
- Communication mode: Status in which data communication is performed (from valid address detection to stop condition detection, no detection of ACK from master, address mismatch)

<2> Ready flag

This flag indicates that data communication is enabled. Its function is the same as the INTIICA interrupt for ordinary data communication. This flag is set by interrupt servicing and cleared by the main processing. Clear this flag by interrupt servicing when communication is started. However, the ready flag is not set by interrupt servicing when the first data is transmitted. Therefore, the first data is transmitted without the flag being cleared (an address match is interpreted as a request for the next data).

<3> Communication direction flag

This flag indicates the direction of communication. Its value is the same as TRC.

The main processing of the slave operation is explained next.

Start serial interface IICA and wait until communication is enabled. When communication is enabled, execute communication by using the communication mode flag and ready flag (processing of the stop condition and start condition is performed by an interrupt. Here, check the status by using the flags).

The transmission operation is repeated until the master no longer returns \overline{ACK} . If \overline{ACK} is not returned from the master, communication is completed.

For reception, the necessary amount of data is received. When communication is completed, \overline{ACK} is not returned as the next data. After that, the master generates a stop condition or restart condition. Exit from the communication status occurs in this way.




Figure 15-30. Slave Operation Flowchart (1)

Remark Conform to the specifications of the product that is in communication, regarding the transmission and reception formats.

An example of the processing procedure of the slave with the INTIICA interrupt is explained below (processing is performed assuming that no extension code is used). The INTIICA interrupt checks the status, and the following operations are performed.

- <1> Communication is stopped if the stop condition is issued.
- <2> If the start condition is issued, the address is checked and communication is completed if the address does not match. If the address matches, the communication mode is set, wait is cancelled, and processing returns from the interrupt (the ready flag is cleared).
- <3> For data transmit/receive, only the ready flag is set. Processing returns from the interrupt with the I²C bus remaining in the wait state.

Remark <1> to <3> above correspond to <1> to <3> in Figure 15-31 Slave Operation Flowchart (2).




Figure 15-31. Slave Operation Flowchart (2)

15.5.17 Timing of I²C interrupt request (INTIICA) occurrence

The timing of transmitting or receiving data and generation of interrupt request signal INTIICA, and the value of the IICS register when the INTIICA signal is generated are shown below.

Remark ST: Start condition

AD6 to AD0: Address

 R/\overline{W} : Transfer direction specification

ACK: Acknowledge

D7 to D0: Data


SP: Stop condition



(1) Master device operation

(a) Start ~ Address ~ Data ~ Data ~ Stop (transmission/reception)

(i) When WTIM = 0



▲1: IICS = 1000×110B

▲2: IICS = 1000×000B

 \blacktriangle 3: IICS = 1000×000B (Sets WTIM to 1)^{Note}

▲4: IICS = 1000××00B (Sets SPT to 1) Note

△5: IICS = 00000001B


Note To generate a stop condition, set WTIM to 1 and change the timing for generating the INTIICA interrupt request signal.

Remark ▲: Always generated

 \triangle : Generated only when SPIE = 1

x: Don't care

(ii) When WTIM = 1



▲1: IICS = 1000×110B

▲2: IICS = 1000×100B

 $\triangle 3$: IICS = 1000××00B (Sets SPT to 1)


△4: IICS = 00000001B

Remark A: Always generated

 \triangle : Generated only when SPIE = 1

(b) Start ~ Address ~ Data ~ Start ~ Address ~ Data ~ Stop (restart)

(i) When WTIM = 0



▲1: IICS = 1000×110B

 \triangle 2: IICS = 1000×000B (Sets WTIM to 1)^{Note 1}

▲3: IICS = $1000 \times \times 00B$ (Clears WTIM to $0^{\text{Note 2}}$, sets STT to 1)

▲4: IICS = 1000×110B

 \blacktriangle 5: IICS = 1000×000B (Sets WTIM to 1)^{Note 3}

 \blacktriangle 6: IICS = 1000××00B (Sets SPT to 1)

△7: IICS = 00000001B


- **Notes 1.** To generate a start condition, set WTIM to 1 and change the timing for generating the INTIICA interrupt request signal.
 - 2. Clear WTIM to 0 to restore the original setting.
 - **3.** To generate a stop condition, set WTIM to 1 and change the timing for generating the INTIICA interrupt request signal.

Remark ▲: Always generated

 \triangle : Generated only when SPIE = 1

x: Don't care

(ii) When WTIM = 1



▲1: IICS = 1000×110B

 \triangle 2: IICS = 1000××00B (Sets STT to 1)

▲3: IICS = 1000×110B

▲4: IICS = 1000××00B (Sets SPT to 1)


△5: IICS = 00000001B

Remark ▲: Always generated

 \triangle : Generated only when SPIE = 1

(c) Start ~ Code ~ Data ~ Data ~ Stop (extension code transmission)

(i) When WTIM = 0



▲1: IICS = 1010×110B

▲2: IICS = 1010×000B

 \blacktriangle 3: IICS = 1010×000B (Sets WTIM to 1)^{Note}

▲4: IICS = 1010××00B (Sets SPT to 1)

△5: IICS = 00000001B


Note To generate a stop condition, set WTIM to 1 and change the timing for generating the INTIICA interrupt request signal.

Remark ▲: Always generated

 \triangle : Generated only when SPIE = 1

x: Don't care

(ii) When WTIM = 1



▲1: IICS = 1010×110B

▲2: IICS = 1010×100B

 \blacktriangle 3: IICS = 1010××00B (Sets SPT to 1)

△4: IICS = 00001001B

Remark ▲: Always generated

 \triangle : Generated only when SPIE = 1

(2) Slave device operation (slave address data reception)

(a) Start ~ Address ~ Data ~ Data ~ Stop

(i) When WTIM = 0

_									
	ST	AD6 to AD0	R/W	ACK	D7 to D0	ĀCK	D7 to D0	ACK	SP

▲1: IICS = 0001×110B

▲2: IICS = 0001×000B

▲3: IICS = 0001×000B


△4: IICS = 00000001B

Remark ▲: Always generated

 \triangle : Generated only when SPIE = 1

x: Don't care

(ii) When WTIM = 1



▲1: IICS = 0001×110B

▲2: IICS = 0001×100B

▲3: IICS = 0001××00B


△4: IICS = 00000001B

Remark ▲: Always generated


 \triangle : Generated only when SPIE = 1

(b) Start ~ Address ~ Data ~ Start ~ Address ~ Data ~ Stop

(i) When WTIM = 0 (after restart, matches with SVA)




(ii) When WTIM = 1 (after restart, matches with SVA)




(c) Start ~ Address ~ Data ~ Start ~ Code ~ Data ~ Stop

(i) When WTIM = 0 (after restart, does not match address (= extension code))




(ii) When WTIM = 1 (after restart, does not match address (= extension code))




(d) Start ~ Address ~ Data ~ Start ~ Address ~ Data ~ Stop

(i) When WTIM = 0 (after restart, does not match address (= not extension code))



(ii) When WTIM = 1 (after restart, does not match address (= not extension code))




(3) Slave device operation (when receiving extension code)

The device is always participating in communication when it receives an extension code.

(a) Start ~ Code ~ Data ~ Data ~ Stop

(i) When WTIM = 0



▲1: IICS = 0010×010B

▲2: IICS = 0010×000B

▲3: IICS = 0010×000B


△4: IICS = 00000001B

Remark ▲: Always generated

 \triangle : Generated only when SPIE = 1

x: Don't care

(ii) When WTIM = 1



▲1: IICS = 0010×010B

▲2: IICS = 0010×110B

▲3: IICS = 0010×100B

▲4: IICS = 0010××00B


△5: IICS = 00000001B

Remark ▲: Always generated


 \triangle : Generated only when SPIE = 1

(b) Start ~ Code ~ Data ~ Start ~ Address ~ Data ~ Stop

(i) When WTIM = 0 (after restart, matches SVA)




(ii) When WTIM = 1 (after restart, matches SVA)




(c) Start ~ Code ~ Data ~ Start ~ Code ~ Data ~ Stop

(i) When WTIM = 0 (after restart, extension code reception)




(ii) When WTIM = 1 (after restart, extension code reception)




(d) Start ~ Code ~ Data ~ Start ~ Address ~ Data ~ Stop

(i) When WTIM = 0 (after restart, does not match address (= not extension code))



(ii) When WTIM = 1 (after restart, does not match address (= not extension code))



(4) Operation without communication


(a) Start ~ Code ~ Data ~ Data ~ Stop

(5) Arbitration loss operation (operation as slave after arbitration loss)

When the device is used as a master in a multi-master system, read the MSTS bit each time interrupt request signal INTIICA has occurred to check the arbitration result.

(a) When arbitration loss occurs during transmission of slave address data

(i) When WTIM = 0




▲2: IICS = 0001×000B ▲3: IICS = 0001×000B △4: IICS = 0000001B

Remark ▲: Always generated

 \triangle : Generated only when SPIE = 1

(ii) When WTIM = 1



▲1: IICS = 0101×110B

▲2: IICS = 0001×100B

▲3: IICS = 0001××00B

△4: IICS = 00000001B

Remark ▲: Always generated

 \triangle : Generated only when SPIE = 1

x: Don't care

(b) When arbitration loss occurs during transmission of extension code

(i) When WTIM = 0



▲1: IICS = 0110×010B

▲2: IICS = 0010×000B


▲3: IICS = 0010×000B

△4: IICS = 00000001B

Remark ▲: Always generated

 \triangle : Generated only when SPIE = 1

(ii) When WTIM = 1



▲1: IICS = 0110×010B

▲2: IICS = 0010×110B

▲3: IICS = 0010×100B

▲4: IICS = 0010××00B

△5: IICS = 00000001B

Remark ▲: Always generated


 \triangle : Generated only when SPIE = 1

x: Don't care

(6) Operation when arbitration loss occurs (no communication after arbitration loss)

When the device is used as a master in a multi-master system, read the MSTS bit each time interrupt request signal INTIICA has occurred to check the arbitration result.

(a) When arbitration loss occurs during transmission of slave address data (when WTIM = 1)



Remark ▲: Always generated

 \triangle : Generated only when SPIE = 1

(b) When arbitration loss occurs during transmission of extension code

ST AD6 to AD0 R/W ACK D7 to D0 ACK D7 to D0 \triangle 2

A1: IICS = 0110×010B

Sets LREL = 1 by software \triangle 2: IICS = 00000001B


Remark ▲: Always generated

 \triangle : Generated only when SPIE = 1


x: Don't care

(c) When arbitration loss occurs during transmission of data

(i) When WTIM = 0




(ii) When WTIM = 1




(d) When loss occurs due to restart condition during data transfer


(i) Not extension code (Example: unmatches with SVA)



(ii) Extension code




(e) When loss occurs due to stop condition during data transfer



(f) When arbitration loss occurs due to low-level data when attempting to generate a restart condition

(i) When WTIM = 0



▲1: IICS = 1000×110B

▲2: IICS = 1000×000B (Sets WTIM to 1)

▲3: IICS = 1000×100B (Clears WTIM to 0)


▲4: IICS = 01000000B △5: IICS = 00000001B

Remark ▲: Always generated

 \triangle : Generated only when SPIE = 1

x: Don't care

(ii) When WTIM = 1



▲1: IICS = 1000×110B

▲2: IICS = 1000×100B (Sets STT to 1)


▲3: IICS = 01000100B △4: IICS = 00000001B

Remark ▲: Always generated

 \triangle : Generated only when SPIE = 1

(g) When arbitration loss occurs due to a stop condition when attempting to generate a restart condition

(i) When WTIM = 0



▲1: IICS = 1000×110B

▲2: IICS = 1000×000B (Sets WTIM to 1)

 \blacktriangle 3: IICS = 1000××00B (Sets STT to 1)


△4: IICS = 01000001B

Remark ▲: Always generated

 \triangle : Generated only when SPIE = 1

x: Don't care

(ii) When WTIM = 1



▲1: IICS = 1000×110B

▲2: IICS = 1000××00B (Sets STT to 1)


△3: IICS = 01000001B

Remark ▲: Always generated

 \triangle : Generated only when SPIE = 1

(h) When arbitration loss occurs due to low-level data when attempting to generate a stop condition

(i) When WTIM = 0




Remark ▲: Always generated

 \triangle : Generated only when SPIE = 1

x: Don't care

(ii) When WTIM = 1



15.6 Timing Charts

When using the I²C bus mode, the master device outputs an address via the serial bus to select one of several slave devices as its communication partner.

After outputting the slave address, the master device transmits the TRC bit (bit 3 of the IICA status register (IICS)), which specifies the data transfer direction, and then starts serial communication with the slave device.


Figures 15-32 and 15-33 show timing charts of the data communication.

The IICA shift register (IICA)'s shift operation is synchronized with the falling edge of the serial clock (SCL0). The transmit data is transferred to the SO latch and is output (MSB first) via the SDA0 pin.

Data input via the SDA0 pin is captured into IICA at the rising edge of SCL0.

Figure 15-32. Example of Master to Slave Communication (When 9-Clock Wait Is Selected for Master, 9-Clock Wait Is Selected for Slave) (1/4)

(1) Start condition ~ address ~ data



Notes 1. Write data to IICA, not setting the WREL bit, in order to cancel a wait state during master transmission.

- **2.** Make sure that the time between the fall of the SDA0 pin signal and the fall of the SCL0 pin signal is at least $4.0 \mu s$ when specifying standard mode and at least $0.6 \mu s$ when specifying fast mode.
- 3. To cancel slave wait, write "FFH" to IICA or set the WREL bit.

The meanings of <1> to <6> in (1) Start condition ~ address ~ data in Figure 15-32 are explained below.


- <1> The start condition trigger is set by the master device (STT = 1) and a start condition (SDA0 = 0 and SCL0 = 1) is generated once the bus data line goes low (SDA0 = 0). When the start condition is subsequently detected, the master device enters the master device communication status (MSTS = 1). The master device is ready to communicate once the bus clock line goes low (SCL0 = 0) after the hold time has elapsed.
- <2> The master device writes the address + W (transmission) to the IICA shift register (IICA) and transmits the slave address.
- <3> If the address received matches the address of a slave device Note, that slave device sends an ACK by hardware to the master device. The ACK is detected by the master device (ACKD = 1) at the rising edge of the 9th clock.
- <4> The master device issues an interrupt (INTIICA: end of address transmission) at the falling edge of the 9th clock, and the slave device whose address matched the transmitted slave address also issues an interrupt (INTIICA: address match). The master device and slave device also set a wait status (SCL0 = 0)^{Note} when the addresses match.
- <5> The master device writes the data to transmit to the IICA register and releases the wait status that it set by the master device.
- <6> If the slave device releases the wait status (WREL = 1), the master device starts transferring data to the slave device.

Note If the transmitted address does not match the address of the slave device, the slave device does not return an ACK to the master device (NACK: SDA0 = 1). The slave device also does not issue the INTIICA interrupt (address match) and does not set a wait status. The master device, however, issues the INTIICA interrupt (end of address transmission) regardless of whether it receives an ACK or NACK.

Remark <1> to <15> in Figure 15-32 represent the entire procedure for communicating data using the I²C bus. Figure 15-32 (1) Start condition ~ address ~ data shows the processing from <1> to <6>, Figure 15-32 (2) Address ~ data ~ data shows the processing from <3> to <10>, and Figure 15-32 (3) Data ~ data ~ stop condition shows the processing from <7> to <15>.

Figure 15-32. Example of Master to Slave Communication (When 9-Clock Wait Is Selected for Master, 9-Clock Wait Is Selected for Slave) (2/4)

(2) Address ~ data ~ data



Notes 1. Write data to IICA, not setting the WREL bit, in order to cancel a wait state during master transmission.


2. To cancel slave wait, write "FFH" to IICA or set the WREL bit.

The meanings of <3> to <10> in (2) Address ~ data ~ data in Figure 15-32 are explained below.

- <3> If the address received matches the address of a slave device Note, that slave device sends an ACK by hardware to the master device. The ACK is detected by the master device (ACKD = 1) at the rising edge of the 9th clock.
- <4> The master device issues an interrupt (INTIICA: end of address transmission) at the falling edge of the 9th clock, and the slave device whose address matched the transmitted slave address also issues an interrupt (INTIICA: address match). The master device and slave device also set a wait status (SCL0 = 0)^{Note} when the addresses match.
- <5> The master device writes the data to transmit to the IICA shift register (IICA) and releases the wait status that it set by the master device.
- <6> If the slave device releases the wait status (WREL = 1), the master device starts transferring data to the slave device.
- <7> When data transfer is complete, the slave device sends an ACK by hardware to the master device. The ACK is detected by the master device (ACKD = 1) at the rising edge of the 9th clock.
- <8> The master device and slave device set a wait status (SCL0 = 0) at the falling edge of the 9th clock, and both the master device and slave device issue an interrupt (INTIICA: end of transfer).
- <9> The master device writes the data to transmit to the IICA register and releases the wait status that it set by the master device.
- <10> The slave device reads the received data and releases the wait status (WREL = 1). The master device then starts transferring data to the slave device.
- Note If the transmitted address does not match the address of the slave device, the slave device does not return an ACK to the master device (NACK: SDA0 = 1). The slave device also does not issue the INTIICA interrupt (address match) and does not set a wait status. The master device, however, issues the INTIICA interrupt (end of address transmission) regardless of whether it receives an ACK or NACK.
- Remark <1> to <15> in Figure 15-32 represent the entire procedure for communicating data using the I²C bus. Figure 15-32 (1) Start condition ~ address ~ data shows the processing from <1> to <6>, Figure 15-32 (2) Address ~ data ~ data shows the processing from <3> to <10>, and Figure 15-32 (3) Data ~ data ~ stop condition shows the processing from <7> to <15>.

Figure 15-32. Example of Master to Slave Communication (When 9-Clock Wait Is Selected for Master, 9-Clock Wait Is Selected for Slave) (3/4)

(3) Data ~ data ~ Stop condition



Notes 1. Write data to IICA, not setting the WREL bit, in order to cancel a wait state during master transmission.

- 2. Make sure that the time between the rise of the SCL0 pin signal and the generation of the stop condition after a stop condition has been issued is at least 4.0 μ s when specifying standard mode and at least 0.6 μ s when specifying fast mode.
- 3. To cancel slave wait, write "FFH" to IICA or set the WREL bit.


The meanings of <7> to <15> in (3) Data ~ data ~ stop condition in Figure 15-32 are explained below.

- <7> When data transfer is complete, the slave device sends an ACK by hardware to the master device. The ACK is detected by the master device (ACKD = 1) at the rising edge of the 9th clock.
- <8> The master device and slave device set a wait status (SCL0 = 0) at the falling edge of the 9th clock, and both the master device and slave device issue an interrupt (INTIICA: end of transfer).
- <9> The master device writes the data to transmit to the IICA shift register (IICA) and releases the wait status that it set by the master device.
- <10> The slave device reads the received data and releases the wait status (WREL = 1). The master device then starts transferring data to the slave device.
- <11> When data transfer is complete, the slave device sends an ACK by hardware to the master device. The ACK is detected by the master device (ACKD = 1) at the rising edge of the 9th clock.
- <12> The master device and slave device set a wait status (SCL0 = 0) at the falling edge of the 9th clock, and both the master device and slave device issue an interrupt (INTIICA: end of transfer).
- <13> The slave device reads the received data and releases the wait status (WREL = 1).
- <14> After a stop condition trigger is set, the bus data line is cleared (SDA0 = 0) and the bus clock line is set (SCL0 = 1). The stop condition is then generated by setting the bus data line (SDA0 = 1) after the stop condition setup time has elapsed.
- <15> When a stop condition is generated, the slave device detects the stop condition and issues an interrupt (INTIICA: stop condition).

Remark <1> to <15> in Figure 15-32 represent the entire procedure for communicating data using the I²C bus. Figure 15-32 (1) Start condition ~ address ~ data shows the processing from <1> to <6>, Figure 15-32 (2) Address ~ data ~ data shows the processing from <3> to <10>, and Figure 15-32 (3) Data ~ data ~ stop condition shows the processing from <7> to <15>.

Figure 15-32. Example of Master to Slave Communication (When 9-Clock Wait Is Selected for Master, 9-Clock Wait Is Selected for Slave) (4/4)

(4) Data ~ restart condition ~ address



Notes 1. Make sure that the time between the rise of the SCL0 pin signal and the generation of the start condition after a restart condition has been issued is at least 4.7 μ s when specifying standard mode and at least 0.6 μ s when specifying fast mode.


2. To cancel slave wait, write "FFH" to IICA or set the WREL bit.

The following describes the operations in Figure 15-32 (4) Data \sim restart condition \sim address. After the operations in steps <7> and <8>, the operations in steps <1> to <3> are performed. These steps return the processing to step <3>, the data transmission step.

- <7> When data transfer is complete, the slave device sends an ACK by hardware to the master device. The ACK is detected by the master device (ACKD = 1) at the rising edge of the 9th clock.
- <8> The master device and slave device set a wait status (SCL0 = 0) at the falling edge of the 9th clock, and both the master device and slave device issue an interrupt (INTIICA: end of transfer).
- <i> The slave device reads the received data and releases the wait status (WREL = 1).
- <ii> The start condition trigger is set again by the master device (STT = 1) and a start condition (SDA0 = 0 and SCL0 = 1) is generated once the bus clock line goes high (SCL0 = 1) and the bus data line goes low (SDA0 = 0) after the restart condition setup time has elapsed. When the start condition is subsequently detected, the master device is ready to communicate once the bus clock line goes low (SCL0 = 0) after the hold time has elapsed.
- <iii> The master device writes the address + R/W (transmission) to the IICA shift register (IICA) and transmits the slave address.

Figure 15-33. Example of Slave to Master Communication (When 8-Clock Wait Is Selected for Master, 9-Clock Wait Is Selected for Slave) (1/3)

(1) Start condition ~ address ~ data



Notes 1. To cancel master wait, write "FFH" to IICA or set the WREL bit.

- **2.** Make sure that the time between the fall of the SDA0 pin signal and the fall of the SCL0 pin signal is at least 4.0 μ s when specifying standard mode and at least 0.6 μ s when specifying fast mode.
- 3. Write data to IICA, not setting the WREL bit, in order to cancel a wait state during slave transmission.

The meanings of <1> to <7> in (1) Start condition ~ address ~ data in Figure 15-33 are explained below.


- <1> The start condition trigger is set by the master device (STT = 1) and a start condition (SDA0 = 0 and SCL0 = 1) is generated once the bus data line goes low (SDA0 = 0). When the start condition is subsequently detected, the master device enters the master device communication status (MSTS = 1). The master device is ready to communicate once the bus clock line goes low (SCL0 = 0) after the hold time has elapsed.
- <2> The master device writes the address + W (transmission) to the IICA shift register (IICA) and transmits the slave address.
- <3> If the address received matches the address of a slave device Note, that slave device sends an ACK by hardware to the master device. The ACK is detected by the master device (ACKD = 1) at the rising edge of the 9th clock.
- <4> The master device issues an interrupt (INTIICA: end of address transmission) at the falling edge of the 9th clock, and the slave device whose address matched the transmitted slave address also issues an interrupt (INTIICA: address match). The master device and slave device also set a wait status (SCL0 = 0)^{Note} when the addresses match.
- <5> The timing at which the master device sets the wait status changes to the 8th clock (WTIM = 0).
- <6> The slave device writes the data to transmit to the IICA register and releases the wait status that it set by the slave device.
- <7> If the master device releases the wait status (WREL = 1), the slave device starts transferring data to the master device

Note If the transmitted address does not match the address of the slave device, the slave device does not return an ACK to the master device (NACK: SDA0 = 1). The slave device also does not issue the INTIICA interrupt (address match) and does not set a wait status. The master device, however, issues the INTIICA interrupt (end of address transmission) regardless of whether it receives an ACK or NACK.

Remark <1> to <19> in Figure 15-33 represent the entire procedure for communicating data using the I²C bus. Figure 15-33 (1) Start condition ~ address ~ data shows the processing from <1> to <7>, Figure 15-33 (2) Address ~ data ~ data shows the processing from <3> to <12>, and Figure 15-33 (3) Data ~ data ~ stop condition shows the processing from <8> to <19>.

Figure 15-33. Example of Slave to Master Communication (When 8-Clock Wait Is Selected for Master, 9-Clock Wait Is Selected for Slave) (2/3)

(2) Address ~ data ~ data



Notes 1. To cancel master wait, write "FFH" to IICA or set the WREL bit.

2. Write data to IICA, not setting the WREL bit, in order to cancel a wait state during slave transmission.

The meanings of <3> to <12> in (2) Address ~ data ~ data in Figure 15-33 are explained below.


- <3> If the address received matches the address of a slave device Note, that slave device sends an ACK by hardware to the master device. The ACK is detected by the master device (ACKD = 1) at the rising edge of the 9th clock.
- <4> The master device issues an interrupt (INTIICA: end of address transmission) at the falling edge of the 9th clock, and the slave device whose address matched the transmitted slave address also issues an interrupt (INTIICA: address match). The master device and slave device also set a wait status (SCL0 = 0)^{Note} when the addresses match.
- <5> The timing at which the master device sets the wait status changes to the 8th clock (WTIM = 0).
- <6> The slave device writes the data to transmit to the IICA shift register (IICA) and releases the wait status that it set by the slave device.
- <7> If the master device releases the wait status (WREL = 1), the slave device starts transferring data to the master device.
- <8> The master device sets a wait status (SCL0 = 0) at the falling edge of the 8th clock, and issues an interrupt (INTIICA: end of transfer). The master device then sends an ACK by hardware to the slave device.
- <9> The master device reads the received data and releases the wait status (WREL = 1).
- <10> The ACK is detected by the slave device (ACKD = 1) at the rising edge of the 9th clock.
- <11> The slave device set a wait status (SCL0 = 0) at the falling edge of the 9th clock, and the slave device issue an interrupt (INTIICA: end of transfer).
- <12> The slave device writes the data to transmit to the IICA register and releases the wait status that it set by the slave device. The slave device then starts transferring data to the master device.

Note If the transmitted address does not match the address of the slave device, the slave device does not return an ACK to the master device (NACK: SDA0 = 1). The slave device also does not issue the INTIICA interrupt (address match) and does not set a wait status. The master device, however, issues the INTIICA interrupt (end of address transmission) regardless of whether it receives an ACK or NACK.

Remark <1> to <19> in Figure 15-33 represent the entire procedure for communicating data using the I²C bus. Figure 15-33 (1) Start condition ~ address ~ data shows the processing from <1> to <7>, Figure 15-33 (2) Address ~ data ~ data shows the processing from <3> to <12>, and Figure 15-33 (3) Data ~ data ~ stop condition shows the processing from <8> to <19>.

Figure 15-33. Example of Slave to Master Communication (When 8-Clock and 9-Clock Wait Is Selected for Master, 9-Clock Wait Is Selected for Slave) (3/3)

(3) Data ~ data ~ stop condition



 $\textbf{Notes 1.} \ \ \textbf{To cancel a wait state, write "FFH" to IICA or set the WREL bit.}$

- 2. Make sure that the time between the rise of the SCL0 pin signal and the generation of the stop condition after a stop condition has been issued is at least 4.0 μs when specifying standard mode and at least 0.6 μs when specifying fast mode.
- 3. Write data to IICA, not setting the WREL bit, in order to cancel a wait state during slave transmission.
- 4. If a wait state during slave transmission is canceled by setting the WREL bit, the TRC bit will be cleared.

The meanings of <8> to <19> in (3) Data ~ data ~ stop condition in Figure 15-33 are explained below.

- <8> The master device sets a wait status (SCL0 = 0) at the falling edge of the 8th clock, and issues an interrupt (INTIICA: end of transfer). The master device then sends an ACK by hardware to the slave device.
- <9> The master device reads the received data and releases the wait status (WREL = 1).
- <10> The ACK is detected by the slave device (ACKD = 1) at the rising edge of the 9th clock.
- <11> The slave device set a wait status (SCL0 = 0) at the falling edge of the 9th clock, and the slave device issue an interrupt (INTIICA: end of transfer).
- <12> The slave device writes the data to transmit to the IICA shift register (IICA) and releases the wait status that it set by the slave device. The slave device then starts transferring data to the master device.
- <13> The master device issues an interrupt (INTIICA: end of transfer) at the falling edge of the 8th clock, and sets a wait status (SCL0 = 0). Because ACK control (ACKE = 1) is performed, the bus data line is at the low level (SDA0 = 0) at this stage.
- <14> The master device sets NACK as the response (ACKE = 0) and changes the timing at which it sets the wait status to the 9th clock.
- <15> If the master device releases the wait status (WREL = 1), the slave device detects the NACK (ACK = 0) at the rising edge of the 9th clock.
- <16> The master device and slave device set a wait status (SCL0 = 0) at the falling edge of the 9th clock, and both the master device and slave device issue an interrupt (INTIICA: end of transfer).
- <17> When the master device issues a stop condition (SPT = 1), the bus data line is cleared (SDA0 = 0) and the master device releases the wait status. The master device then waits until the bus clock line is set (SCL0 = 1).
- <18> The slave device acknowledges the NACK, halts transmission, and releases the wait status (WREL = 1) to end communication. Once the slave device releases the wait status, the bus clock line is set (SCL0 = 1).
- <19> Once the master device recognizes that the bus clock line is set (SCL0 = 1) and after the stop condition setup time has elapsed, the master device sets the bus data line (SDA0 = 1) and issues a stop condition. The slave device detects the generated stop condition and both the master device and slave device issue an interrupt (INTIICA: stop condition).
- Remark <1> to <19> in Figure 15-33 represent the entire procedure for communicating data using the I²C bus. Figure 15-33 (1) Start condition ~ address ~ data shows the processing from <1> to <7>, Figure 15-33 (2) Address ~ data ~ data shows the processing from <3> to <12>, and Figure 15-33 (3) Data ~ data ~ stop condition shows the processing from <8> to <19>.

CHAPTER 16 LCD CONTROLLER/DRIVER

<R>

Item	78K0R/LF3	78K0R/LG3	78K0R/LH3
	80 pins	100 pins	128 pins
LCD	Segment signal outputs: 31	Segment signal outputs: 40	Segment signal outputs: 54
Controller/driver	Common signal outputs: 8	Common signal outputs: 8	Common signal outputs: 8

16.1 Functions of LCD Controller/Driver

The functions of the LCD controller/driver in the 78K0R/Lx3 microcontrollers are as follows.

- (1) The LCD driver voltage generator can switch internal voltage boosting method, capacitor split method, and external resistance division method.
- (2) Automatic output of segment and common signals based on automatic display data memory read
- (3) Six different display modes:
 - Static
 - 1/2 duty (1/2 bias)
 - 1/3 duty (1/2 bias)
 - 1/3 duty (1/3 bias)
 - 1/4 duty (1/3 bias)
 - 1/8 duty (1/4 bias)
- (4) Six different frame frequencies, selectable in each display mode
- (5) The reference voltage to be generated when operating the voltage boost circuit can be selected from 20 stages (contrast adjustment).
- (6) The data display of the LCD display data memory can be selected from three types.
 - Displaying an A-pattern area (lower four bits)
 - Displaying a B-pattern area (higher four bits)
 - Alternately displaying A-pattern and B-pattern areas (blinking display corresponding to the constant-period interrupt (INTRTC) timing of the real-time counter (RTC))
- (7) 78K0R/LF3: Segment signal outputs: 31Note (SEG0 to SEG30),

Common signal outputs: 8 Note (COM0 to COM7)

78K0R/LG3: Segment signal outputs: 40^{Note} (SEG0 to SEG39),

Common signal outputs: 8 Note (COM0 to COM7)

78K0R/LH3: Segment signal outputs: 54Note (SEG0 to SEG53),

Common signal outputs: 8 Note (COM0 to COM7)

Note The four segment signal outputs (SEG0 to SEG3) and four common signal outputs (COM4 to COM7) are alternate-function pins. COM4 to COM7 can be used only when eight-time-slice mode is selected by the setting of the LCD display mode register (LCDM).

Table 16-1 lists the maximum number of pixels that can be displayed in each display mode.

Table 16-1. Maximum Number of Pixels (1/3)

(a) 78K0R/LF3

LCD Driver Voltage Generator	Bias Mode	Number of Time Slices	Common Signals Used	Number of Segments	Maximum Number of Pixels
External resistance division	-	Static	COM0 (COM1 to COM3)	31	31 (31 segment signals, 1 common signal) ^{Note 1}
	1/2	2	COM0, COM1		62 (31 segment signals, 2 common signals) ^{Note 2}
		3	COM0 to COM2		93 (31 segment signals,
	1/3	3	COM0 to COM2		3 common signals) ^{Note 3}
		4	COM0 to COM3		124 (31 segment signals, 4 common signals) ^{Note 4}
	1/4	8	COM0 to COM7	27	216 (27 segment signals, 8 common signals) ^{Note 5}
Internal voltage boosting	1/3	3	COM0 to COM2	31	93 (31 segment signals, 3 common signals) ^{Note}
		4	COM0 to COM3		124 (31 segment signals, 4 common signals) ^{Note 4}
	1/4	8	COM0 to COM7	27	216 (27 segment signals, 8 common signals) ^{Note 5}
Capacitor Split	1/3	3	COM0 to COM2	31	93 (31 segment signals, 3 common signals) ^{Note3}
		4	COM0 to COM3		124 (31 segment signals, 4 common signals) ^{Note 4}

Notes 1. 3-digit LCD panel, each digit having an 8-segment ∄ configuration.

- 2. 7-digit LCD panel, each digit having a 4-segment **B**. configuration.
- 3. 11-digit LCD panel, each digit having a 3-segment 且 configuration.
- 4. 15-digit LCD panel, each digit having a 2-segment ∄ configuration.
- 5. 27-digit LCD panel, each digit having a 1-segment ∄ configuration.

Table 16-1. Maximum Number of Pixels (2/3)

(b) 78K0R/LG3

LCD Driver Voltage Generator	Bias Mode	Number of Time Slices	Common Signals Used	Number of Segments	Maximum Number of Pixels
External resistance division	-	Static	COM0 (COM1 to COM3)	40	40 (40 segment signals, 1 common signal) ^{Note 1}
	1/2	2	COM0, COM1		80 (40 segment signals, 2 common signals) ^{Note 2}
		3	COM0 to COM2		120 (40 segment signals,
	1/3	3	COM0 to COM2		3 common signals) ^{Note 3}
		4	COM0 to COM3		160 (40 segment signals, 4 common signals) ^{Note 4}
	1/4	8	COM0 to COM7	36	288 (36 segment signals, 8 common signals) ^{Note 5}
Internal voltage boosting	1/3	3	COM0 to COM2	40	120 (40 segment signals, 3 common signals) ^{Note3}
		4	COM0 to COM3		160 (40 segment signals, 4 common signals) ^{Note 4}
	1/4	8	COM0 to COM7	36	288 (36 segment signals, 8 common signals) ^{Note 5}
capacitor split	1/3	3	COM0 to COM2	40	120 (40 segment signals, 3 common signals) ^{Note}
		4	COM0 to COM3		160 (40 segment signals, 4 common signals) ^{Note 4}

Notes 1. 5-digit LCD panel, each digit having an 8-segment ■ configuration.

- 2. 10-digit LCD panel, each digit having a 4-segment **B**. configuration.
- 3. 15-digit LCD panel, each digit having a 3-segment configuration.
- 4. 20-digit LCD panel, each digit having a 2-segment configuration.
- 5. 36-digit LCD panel, each digit having a 1-segment **□** configuration.

Table 16-1. Maximum Number of Pixels (3/3)

(b) 78K0R/LG3

LCD Driver Voltage Generator	Bias Mode	Number of Time Slices	Common Signals Used	Number of Segments	Maximum Number of Pixels
External resistance division	-	Static	COM0 (COM1 to COM3)	54	54 (54 segment signals, 1 common signal) ^{Note 1}
	1/2	2	COM0, COM1		108 (54 segment signals, 2 common signals) ^{Note 2}
		3	COM0 to COM2		162 (54 segment signals,
	1/3	3	COM0 to COM2		3 common signals) ^{Note 3}
		4	COM0 to COM3		216 (54 segment signals, 4 common signals) ^{Note 4}
	1/4	8	COM0 to COM7	50	400 (50 segment signals, 8 common signals) ^{Note 5}
Internal voltage boosting	1/3	3	COM0 to COM2	54	162 (54 segment signals, 3 common signals) ^{Note3}
		4	COM0 to COM3		216 (54 segment signals, 4 common signals) ^{Note 4}
	1/4	8	COM0 to COM7	50	400 (50 segment signals, 8 common signals) ^{Note 5}
Capacitor Split	1/3	3	COM0 to COM2	54	162 (54 segment signals, 3 common signals) ^{Note}
		4	COM0 to COM3		216 (54 segment signals, 4 common signals) ^{Note 4}

Notes 1. 6-digit LCD panel, each digit having an 8-segment ■ configuration.

- 2. 13-digit LCD panel, each digit having a 4-segment **B**. configuration.
- 3. 20-digit LCD panel, each digit having a 3-segment ■. configuration.
- 4. 27-digit LCD panel, each digit having a 2-segment 且 configuration.
- 5. 50-digit LCD panel, each digit having a 1-segment **∃**. configuration.

16.2 Configuration of LCD Controller/Driver


The LCD controller/driver consists of the following hardware.

Table 16-2. Configuration of LCD Controller/Driver

Item	Configuration
Display outputs	78K0R/LF3: 31 segment signals ^{Note} (SEG0 to SEG30), 8 common signals ^{Note} (COM0 to COM7) 78K0R/LG3: 40 segment signals ^{Note} (SEG0 to SEG39), 8 common signals ^{Note} (COM0 to COM7) 78K0R/LH3: 54 segment signals ^{Note} (SEG0 to SEG53), 8 common signals ^{Note} (COM0 to COM7)
Control registers	LCD mode register (LCDMD) LCD display mode register (LCDM) LCD clock control register 0 (LCDC0) LCD boost level control register (VLCD) Port function register (PFALL) Segment enable register (SEGEN) Input switch control register (ISC)

Note The four segment signal outputs (SEG0 to SEG3) and four common signal outputs (COM4 to COM7) are alternate-function pins. COM4 to COM7 can be used only when eight-time-slice mode is selected by the setting of the LCD display mode register (LCDM).

Figure 16-1. Block Diagram of LCD Controller/Driver



Remark 78K0R/LF3: 31 segment signals (SEG0 to SEG30), 8 common signals (COM0 to COM7)

78K0R/LG3: 40 segment signals (SEG0 to SEG39), 8 common signals (COM0 to COM7)

78K0R/LH3: 54 segment signals (SEG0 to SEG53), 8 common signals (COM0 to COM7)

16.3 Registers Controlling LCD Controller/Driver

The following seven registers are used to control the LCD controller/driver.

- LCD mode register (LCDMD)
- LCD display mode register (LCDM)
- LCD clock control register 0 (LCDC0)
- LCD boost level control register (VLCD)
- Port function register (PFALL)
- · Segment enable register (SEGEN)
- Input switch control register (ISC)

(1) LCD mode register (LCDMD)

LCDMD sets the LCD drive voltage generator.

LCDMD is set using a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation sets LCDMD to 00H.

Figure 16-2. Format of LCD Mode Register (LCDMD)

Address	: FFF40H	After reset: 00H	R/W					
Symbol	7	6	5	4	3	2	1	0
LCDMD	0	0	MDSET1	MDSET0	0	0	0	0

MDSET1	MDSET0	LCD drive voltage generator selection
0	0	External resistance division method
0	1	Internal voltage boosting method
1	0	Capacitor split method
1	1	Setting prohibited

Caution Bits 0 to 3, 6 and 7 must be set to 0.

(2) LCD display mode register (LCDM)

LCDM is a register that enables/disables display operation, enables/disables voltage boost circuit or capacitor split circuit operation, and sets the display data area and the display mode.

LCDM is set using a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation sets LCDM to 00H.

Figure 16-3. Format of LCD Display Mode Register (LCDM)

Address: FFF41H After reset: 00H R/W

Symbol	<7>	<6>	<5>	<4>	<3>	2	1	0
LCDM	LCDON	SCOC	VLCON	BLON	LCDSEL	LCDM2	LCDM1	LCDM0

LCDON	SCOC	LCD display enable/disable
0	0	Output ground level to segment/common pin
0	1	Display off (all segment outputs are deselected.)
1	0	Output ground level to segment/common pin
1	1	Display on

VLCON	Voltage boost circuit or capacitor split circuit operation enable/disable
0	Stops voltage boost circuit or capacitor split circuit operation
1	Enables voltage boost circuit or capacitor split circuit operation

BLON	LCDSEL	Display data area control
0	0	Displaying an A-pattern area data (lower four bits of LCD display data memory)
0	1	Displaying a B-pattern area data (higher four bits of LCD display data memory)
1	0	Alternately displaying A-pattern and B-pattern area data (blinking display corresponding to
1	1	the constant-period interrupt (INTRTC) timing of the real-time counter (RTC))

LCDM2	LCDM1	LCDM0		LCD con	troller/driver	display mode	selection	
			External	resistance	Internal voltage		Capacitor split method	
			division	method	boosting	boosting method		
			Number of	Bias mode	Number of	Bias mode	Number of	Bias mode
			time slices		time slices		time slices	
0	0	0	4	1/3	4	1/3	4	1/3
0	0	1	3	1/3	3	1/3	3	1/3
0	1	0	2	1/2	4	1/3	4	1/3
0	1	1	3	1/2	4	1/3	4	1/3
1	0	0	Static		Setting prohibited			
1	1	1	8	1/4	8	1/4	4	1/3
Other than abo	Other than above			Setting prohibited				

- Cautions 1. When LCD display is not performed or necessary, set SCOC and VLCON to 0, in order to reduce power consumption.
 - 2. When the external resistance division method has been set (MDSET1 = MDSET0 = 0), do not set VLCON to 1.
 - 3. Set BLON and LCDSEL to 0 when 8 has been selected as the number of time slices for the display mode.
 - 4. To use the internal voltage boosting method, specify the reference voltage by using the VLCD register (or perform a reset to use the default value of the reference voltage), wait for the reference voltage setup time (2 ms (min.)), and then set VLCON to 1.



- Caution 5. To manipulate VLCON when using the internal voltage boosting method or capacitor split method, follow the procedure below.
 - A. To stop the operation of the voltage boosting/capacitor split circuit after switching display status from on to off:
 - 1) Set to display off status by setting LCDON = 0.
 - 2) Disable outputs of all the segment buffers and common buffers by setting SCOC = 0.
 - 3) Stop the operation of the voltage boosting/capacitor split circuit by setting VLCON = 0.
 - B. To stop the operation of the voltage boosting/capacitor split circuit during display on status: Setting prohibited. Be sure to stop the operation of the voltage boosting/capacitor split circuit after setting display off.
 - C. To set display on from stop status of the voltage boosting/capacitor split circuit:
 - 1) Start the operation of the voltage boosting/capacitor split circuit by setting VLCON = 1, then wait for the voltage boosting/capacitor split wait time (see CHAPTER 31 ELECTRICAL SPECIFICATIONS).
 - 2) Set all the segment buffers and common buffers to non-display output status by setting SCOC = 1.
 - 3) Set display on by setting LCDON = 1.

(3) LCD clock control register (LCDC0)

LCDC0 specifies the LCD source clock and LCD clock.

The frame frequency is determined according to the LCD clock and the number of time slices.

LCDC0 is set using an 8-bit memory manipulation instruction.

Reset signal generation sets LCDC0 to 00H.

Figure 16-4. Format of LCD Clock Control Register (LCDC0)

Address: FFF42H After reset: 00H		R/W						
Symbol	7	6	5	4	3	2	1	0
LCDC0	0	0	LCDC5	LCDC4	0	LCDC2	LCDC1	LCDC0

LCDC5	LCDC4	LCD source clock (flcd) selection
0	0	fsuв
0	1	fcLk/2 ⁶
1	0	fcLk/2 ⁷
1	1	fclk/2 ⁸

LCDC2	LCDC1	LCDC0	LCD clock (LCDCL) selection
0	0	0	flcD/2 ⁴
0	0	1	fLCD/2 ⁵
0	1	0	flcD/2 ⁶
0	1	1	flcd/2 ⁷
1	0	0	fLCD/2 ⁸
1	0	1	flcD/2 ⁹
Other than above			Setting prohibited

Cautions 1. Bits 3, 6, and 7 must be set to 0.

2. Set the LCD clock (LCDCL) to no more than 512 Hz when the internal voltage boost method has been set.

Remark fclk: CPU/Peripheral hardware clock frequency

fsub: Subsystem clock frequency

(4) LCD boost level control register (VLCD)

This register is used to select the reference voltage that is to be generated when operating the voltage boost circuit (contrast adjustment). The reference voltage can be selected from 20 stages.

VLCD is set using an 8-bit memory manipulation instruction.

Reset signal generation sets VLCD to 0FH.

Figure 16-5. Format of LCD Boost Level Control Register (VLCD)

Address: FFF43H After reset: 0FH		R/W						
Symbol	7	6	5	4	3	2	1	0
VLCD	0	0	0	VLCD4	VLCD3	VLCD2	VLCD1	VLCD0

VLCD4	VLCD3	VLCD2	VLCD1	VLCD0	Reference voltage	VLC	o voltage
					selection	1/3 bias	1/4 bias
					(contrast adjustment)		
0	0	0	0	0	1.75 V	5.25 V	Setting
0	0	0	0	1	1.70 V	5.10 V	prohibited Note
0	0	0	1	0	1.65 V	4.95 V	
0	0	0	1	1	1.60 V	4.80 V	
0	0	1	0	0	1.55 V	4.65 V	
0	0	1	0	1	1.50 V	4.50 V	
0	0	1	1	0	1.45 V	4.35 V	
0	0	1	1	1	1.40 V	4.20 V	
0	1	0	0	0	1.35 V	4.05 V	
0	1	0	0	1	1.30 V	3.90 V	5.20 V
0	1	0	1	0	1.25 V	3.75 V	5.00 V
0	1	0	1	1	1.20 V	3.60 V	4.80 V
0	1	1	0	0	1.15 V	3.45 V	4.60 V
0	1	1	0	1	1.10 V	3.30 V	4.40 V
0	1	1	1	0	1.05 V	3.15 V	4.20 V
0	1	1	1	1	1.00 V	3.00 V	4.00 V
					(default)		
1	0	0	0	0	0.95 V	2.85 V	3.80 V
1	0	0	0	1	0.90 V	2.70 V	3.60 V
1	0	0	1	0	0.85 V	2.55 V	3.40 V
1	0	0	1	1	0.80 V	2.40 V	3.20 V
	(Other than abov	e		Setting prohibited		

Note These settings are prohibited because $V_{LC0} > 5.5 \text{ V}$.

Cautions 1. The VLCD setting is valid only when the voltage boost circuit is operating.

- 2. Bits 5 to 7 must be set to 0.
- 3. Be sure to change the VLCD value after having stopped the operation of the voltage boost circuit (VLCON = 0).
- 4. These values above may change after device evaluation.
- 5. To use the internal voltage boosting method, specify the reference voltage by using the VLCD register (or perform a reset to use the default value of the reference voltage), wait for the reference voltage setup time (2 ms (min.)), and then set VLCON to 1.

(5) Port function register (PFALL)

This register sets whether to use pins P50 to P57, P90 to P97, P100 to P102, and P140 to P147 as port pins (other than segment output pins) or segment output pins.

PFALL is set using a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation sets PFALL to 00H.

Remark The port pins to be used alternatively with the segment output pins vary, depending on the product.

78K0R/LF3: P50 to P57, P90 to P92, P100, P140 to P147
78K0R/LG3: P50 to P57, P90 to P97, P100, P140 to P147

• 78K0R/LH3: P50 to P57, P90 to P97, P100 to P102, P140 to P147

Figure 16-6. Format of Port Function Register (PFALL) (1/2)

Address	: F0080H	After reset: 00H	R/W					
Symbol	7	6	5	4	3	2	1	0
PFALL	0	PF14H	PF14L	PF10	PF9H ^{Note}	PF9L	PF5H	PF5L

PF14H	Port/segment outputs specification of the P144 to P147 pins
0	Used the P144 to P147 pins as port (other than segment output)
1	Used the P144 to P147 pins as segment output

	PF14L	Port/segment outputs specification of the P140 to P143 pins
ľ	0	Used the P140 to P143 pins as port (other than segment output)
I	1	Used the P140 to P143 pins as segment output

PF10	Port/segment outputs specification of the P100 to P102 pins
0	Used the P100 to P102 pins as port (other than segment output)
1	Used the P100 to P102 pins as segment output

PF9H	Port/segment outputs specification of the P94 to P97 pins
0	Used the P94 to P97 pins as port (other than segment output)
1	Used the P94 to P97 pins as segment output

PF9L	Port/segment outputs specification of P90 to P93 pins
0	Used the P90 to P93 pins as port (other than segment output)
1	Used the P90 to P93 pins as segment output

Note 78K0R/LG3, 78K0R/LH3 only



Figure 16-6. Format of Port Function Register (PFALL) (2/2)

I	PF5H	Port/segment outputs specification of the P54 to P57 pins
ſ	0	Used the P54 to P57 pins as port (other than segment output)
I	1	Used the P54 to P57 pins as segment output

PF5L	Port/segment outputs specification of P50 to P53 pins
0	Used the P50 to P53 pins as port (other than segment output)
1	Used the P50 to P53 pins as segment output

Caution For 78K0R/LF3, bits 3 and 7 must be set to 0. For 78K0R/LG3 and 78K0R/LH3, bit 7 must be set to 0.

(6) Segment enable register (SEGEN)

SEGEN is a register that is used to enable or disable segment output to segment output only pins.

SEGEN is set using a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation sets SEGEN to 00H.

Remark The segment output only pins vary, depending on the product.

78K0R/LF3: SEG8 to SEG1078K0R/LG3: SEG8 to SEG14

• 78K0R/LH3: SEG8 to SEG26

Figure 16-7. Format of Segment Enable Register (SEGEN)

• 78	K0R/LF3									
Address	: F0081H Aft	er reset: 00H	R/W							
Symbol	7	6	5	4	3	2	1	0		
SEGEN	0	0	0	0	0	0	0	SEGEN0		
• 78K0R/LG3 Address: F0081H After reset: 00H R/W										
Symbol	7	6	5	4	3	2	1	0		
SEGEN	0	0	0	0	0	0	SEGEN1	SEGEN0		
• 78	BK0R/LH3									
Address	: F0081H Aft	er reset: 00H	R/W							
Symbol	7	6	5	4	3	2	1	0		
SEGEN										

SEGENn	Output enable/disable to segment output only pins (n = 0 to 4)
0	Disables segment output
1	Enables segment output

Cautions 1. SEGEN can be written only once after reset release.

2. For 78K0R/LF3, bits 1 to 7 must be set to 0. For 78K0R/LG3, bits 2 to 7 must be set to 0. For 78K0R/LH3, bits 5 to 7 must be set to 0.

The segment output only pins operated by SEGEN4 to SEGEN0 are as follows.

SEGEN register	Segment output only pins							
	78K0R/LF3	78K0R/LG3	78K0R/LH3					
SEGE4	-	-	SEG24 to SEG26 pins					
SEGE3	_	-	SEG20 to SEG23 pins					
SEGE2	-	-	SEG16 to SEG19 pins					
SEGE1	-	SEG12 to SEG14 pins	SEG12 to SEG15 pins					
SEGE0	SEG8 to SEG10 pins	SEG8 to SEG11 pins	SEG8 to SEG11 pins					

(7) Input switch control register (ISC)

The segment output pins to be used alternatively with the TI04, TI02, and RxD3 pins are internally connected with a Schmitt trigger buffer. To use these pins as segment outputs, input to the Schmitt trigger buffer must be disabled, in order to prevent through-currents from entering.

ISC is set using a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation sets ISC to 00H.

Remark The segment output pins to be used alternatively with the Tl02, Tl04, and RxD3 pins vary, depending on the product.

78K0R/LF3: TI04/SEG27/P53, TI02/SEG28/P52, RxD3/SEG30/P50
 78K0R/LG3: TI04/SEG36/P53, TI02/SEG37/P52, RxD3/SEG39/P50
 78K0R/LH3: TI04/SEG50/P53, TI02/SEG51/P52, RxD3/SEG53/P50

Figure 16-8. Format of Input Switch Control Register (ISC)

Address	: FFF3CH	After reset: 00H	R/W					
Symbol	7	6	5	4	3	2	1	0
ISC	0	0	0	ISC4	ISC3	ISC2	ISC1	ISC0

ISC4	TI04/SEGxx/P53 schmitt trigger buffer control
0	Disables input
1	Enables input

ISC3	TI02/SEGxx/P52 schmitt trigger buffer control
0	Disables input
1	Enables input

ISC2	RxD3/SEGxx/P50 schmitt trigger buffer control
0	Disables input
1	Enables input

Caution Be sure to clear bits 5 to 7 to "0".

Remark Bits 0 and 1 of ISC are not used with the LCD controller driver.

To use the TI04/SEGxx/P53, TI02/SEGxx/P52, and RxD3/SEGxx/P50 pins, set the PF5L and ISCn (n = 2 to 4) bits as follows, according to the function to be used.

PF5L	ISCn	Pin function
0	0	Port output (default)
0	1	Port input, timer input, or serial data input
1	0	Segment output
1	1	Setting prohibited

16.4 LCD Display Data Memory

The LCD display data memory is mapped at addresses F0400H to F041FH (78K0R/LF3), F0400H to F0427H (78K0R/LG3) or F0400H to F0435H (78K0R/LH3). Data in the LCD display data memory can be displayed on the LCD panel using the LCD controller/driver.

Figure 16-9 to 16-11 show the relationship between the contents of the LCD display data memory and the segment/common outputs.

The areas not to be used for display can be used as normal RAM.

Figure 16-9. Relationship Between LCD Display Data Memory Contents and Segment/Common Outputs (78K0R/LF3)

B-pattern area A-pattern area b7 b6 b5 b3 b2 b1 F041EH SEG30 F041DH SEG29 F041CH SEG28 F0405H SEG5 F0404H SEG4 F0403H SEG3 F0402H SEG2 F0401H SFG1 F0400H SEG0 COM3 COM2 COM1 COM0 COM3 COM2 COM1 COM0

(a) Static, 2-time-slice, 3-time-slice, and 4-time-slice


(b) 8-time-slice

	b7	b6	b5	b4	b3	b2	b1	b0	
F041EH									SEG30
F041DH									SEG29
F041CH									SEG28
F0405H									SEG5
F0404H									SEG4
F0403H	Note	Note	Note	Note	Note	Note	Note	Note	SEG3
F0402H	Note	Note	Note	Note	Note	Note	Note	Note	SEG2
F0401H	Note	Note	Note	Note	Note	Note	Note	Note	SEG1
F0400H	Note	Note	Note	Note	Note	Note	Note	Note	SEG0
	COM7	COM6	COM5	COM4	COM3	COM2	COM1	COM0	

Note The COM4 to COM7 pins and SEG0 to SEG3 pins are used alternatively. To use the LCD display data memory when the number of time slices is eight, the area of F0400H to F0403H can be used for a purpose other than display, because it is not used for LCD display.

Figure 16-10. Relationship Between LCD Display Data Memory Contents and Segment/Common Outputs (78K0R/LG3)

(a) Static, 2-time-slice, 3-time-slice, and 4-time-slice




(b) 8-time-slice

	b7	b6	b5	b4	b3	b2	b1	b0	
F0427H									SEG39
F0426H									SEG38
F0425H									SEG37
F0405H									SEG5
F0404H									SEG4
F0403H	Note	Note	Note	Note	Note	Note	Note	Note	SEG3
F0402H	Note	Note	Note	Note	Note	Note	Note	Note	SEG2
F0401H	Note	Note	Note	Note	Note	Note	Note	Note	SEG1
F0400H	Note	Note	Note	Note	Note	Note	Note	Note	SEG0
	COM7	COM6	COM5	COM4	COM3	COM2	COM1	COM0	

Note The COM4 to COM7 pins and SEG0 to SEG3 pins are used alternatively. To use the LCD display data memory when the number of time slices is eight, the area of F0400H to F0403H can be used for a purpose other than display, because it is not used for LCD display.

Figure 16-11. Relationship Between LCD Display Data Memory Contents and Segment/Common Outputs (78K0R/LH3)

(a) Static, 2-time-slice, 3-time-slice, and 4-time-slice



(b) 8-time-slice

	b7	b6	b5	b4	b3	b2	b1	b0	
F0435H									SEG53
F0434H									SEG52
F0433H									SEG51
					i i				
F0405H									SEG5
F0404H									SEG4
F0403H	Note	Note	Note	Note	Note	Note	Note	Note	SEG3
F0402H	Note	Note	Note	Note	Note	Note	Note	Note	SEG2
F0401H	Note	Note	Note	Note	Note	Note	Note	Note	SEG1
F0400H	Note	Note	Note	Note	Note	Note	Note	Note	SEG0
	COM7	COM6	COM5	COM4	COM3	COM2	COM1	COMO	

Note The COM4 to COM7 pins and SEG0 to SEG3 pins are used alternatively. To use the LCD display data memory when the number of time slices is eight, the area of F0400H to F0403H can be used for a purpose other than display, because it is not used for LCD display.

To use the LCD display data memory when the number of time slices is static, two, three, or four, the lower four bits and higher four bits of each address of the LCD display data memory become an A-pattern area and a B-pattern area, respectively.

The correspondences between A-pattern area data and COM signals are as follows: bit $0 \Leftrightarrow COM0$, bit $1 \Leftrightarrow COM1$, bit $2 \Leftrightarrow COM2$, and bit $3 \Leftrightarrow COM3$.

The correspondences between B-pattern area data and COM signals are as follows: bit $4 \Leftrightarrow COM0$, bit $5 \Leftrightarrow COM1$, bit $6 \Leftrightarrow COM2$, and bit $7 \Leftrightarrow COM3$.

A-pattern area data will be displayed on the LCD panel when BLON = LCDSEL = 0 has been selected, and B-pattern area data will be displayed on the LCD panel when BLON = 0 and LCDSEL = 1 have been selected.

When BLON = 1 has been selected, A-pattern and B-pattern areas will be alternately displayed, according to the constant-period interrupt (INTRTC) timing of the real-time counter (RTC).




Figure 16-12. Example of Display Data When Blinking Display Has Been Selected

16.5 Setting LCD Controller/Driver

Set the LCD controller/driver using the following procedure.

(1) External resistance division method

- <1> Set the external resistance division method via the MDSET0 and MDSET1 bits (bits 4 and 5 of the LCDMD register) (MDSET0 = MDSET1 = 0).
- To use segment output only pins, use the SEGEN register to enable segment output to them.
 To use segment output pins, which are alternatively used with port pins, use the PFALL register to set them to segment output. In addition, to use the segment output pins, which are alternatively used with the TI04, TI02, and RxD3 pins, use the ISC register to disable input to the Schmitt trigger buffer.
- <3> Set the display data in LCD display RAM.
- <4> Set the number of time slices and the bias mode via the LCDM0 to LCDM2 bits (bits 0 to 2 of the LCDM register).
 - When setting Static, 2-time-slice, 3-time-slice, or 4-time-slice → Go to step <5>
 - When setting 8-time-slice → Go to step <6>
- <5> Select the display data area via the LCDSEL and BLON bits (bits 3 and 4 of the LCDM register).
- <6> Set the LCD source clock and LCD clock via the LCDC0 register.
- <7> Set (SCOC = 1) the SCOC bit (bit 6 of the LCDM register).
 Non-selected waveforms are output from all the segment and common pins, and the non-display status is entered.
- <8> Start output corresponding to each data memory by setting (LCDON = 1) the LCDON bit (bit 7 of the LCDM register).

(2) Internal voltage boosting method

- <1> Set the internal voltage boosting method via the MDSET0 and MDSET1 bits (bits 4 and 5 of the LCDMD register) (MDSET0 = 1, MDSET1 = 0).
- To use segment output only pins, use the SEGEN register to enable segment output to them. To use segment output pins, which are alternatively used with port pins, use the PFALL register to set them to segment output. In addition, to use the segment output pins, which are alternatively used with the TI04, TI02, and RxD3 pins, use the ISC register to disable input to the Schmitt trigger buffer.
- <3> Set the display data in LCD display RAM.
- <4> Set the number of time slices and the bias mode via the LCDM0 to LCDM2 bits (bits 0 to 2 of the LCDM register).
 - When setting Static, 2-time-slice, 3-time-slice, or 4-time-slice \rightarrow Go to step <5>
 - When setting 8-time-slice → Go to step <6>
 - (Only 1/3 bias mode and 1/4 bias mode can be set for the internal voltage boost method.)
- <5> Select the display data area via the LCDSEL and BLON bits (bits 3 and 4 of the LCDM register).
- <6> Set the LCD source clock and LCD clock via the LCDC0 register.
- <7> Set the reference voltage (adjust the contrast) via the VLCD register.
- <8> Wait for the reference voltage setup time (2 ms (min.)) after setting of the VLCD register.
- <9> Set (VLCON = 1) the VLCON bit (bit 5 of the LCDM register) to start the voltage boost circuit operation.
- <10> Wait for the voltage boost wait time after setting of VLCON (see CHAPTER 31 ELECTRICAL SPECIFICATIONS).
- <11> Set (SCOC = 1) the SCOC bit (bit 6 of the LCDM register).

 Non-selected waveforms are output from all the segment and common pins, and the non-display status is entered
- <12> Start output corresponding to each data memory by setting (LCDON = 1) the LCDON bit (bit 7 of the LCDM register).

Caution When stopping the operation of the voltage boost circuit, be sure to set SCOC and LCDON to 0 before setting VLCON to 0.

(3) Capacitor split method

- <1> Set the capacitor split method via the MDSET0 and MDSET1 bits (bits 4 and 5 of the LCDMD register) (MDSET0 = 0, MDSET1 = 1).
- To use segment output only pins, use the SEGEN register to enable segment output to them. To use segment output pins, which are alternatively used with port pins, use the PFALL register to set them to segment output. In addition, to use the segment output pins, which are alternatively used with the Tl04, Tl02, and RxD3 pins, use the ISC register to disable input to the Schmitt trigger buffer.
- <3> Set the display data in LCD display RAM.
- <4> Set the number of time slices and the bias mode via the LCDM0 to LCDM2 bits (bits 0 to 2 of the LCDM register).
 - (Only 1/3 bias mode can be set for the capacitor split method)
- <5> Select the display data area via the LCDSEL and BLON bits (bits 3 and 4 of the LCDM register).
- <6> Set the LCD source clock and LCD clock via the LCDC0 register.
- <7> Set (VLCON = 1) the VLCON bit (bit 5 of the LCDM register) to start the voltage reduction circuit operation.
- <8> Wait for the voltage capacitor split wait time after setting of VLCON (see CHAPTER 31 ELECTRICAL SPECIFICATIONS).



- <9> Set (SCOC = 1) the SCOC bit (bit 6 of the LCDM register).
 Non-selected waveforms are output from all the segment and common pins, and the non-display status is entered.
- <10> Start output corresponding to each data memory by setting (LCDON = 1) the LCDON bit (bit 7 of the LCDM register).

Caution When stopping the operation of the capacitor split circuit, be sure to set SCOC and LCDON to 0 before setting VLCON to 0.

16.6 Common and Segment Signals

Each pixel of the LCD panel turns on when the potential difference between the corresponding common and segment signals becomes higher than a specific voltage (LCD drive voltage, VLCD). The pixels turn off when the potential difference becomes lower than VLCD.

Applying DC voltage to the common and segment signals of an LCD panel causes deterioration. To avoid this problem, this LCD panel is driven by AC voltage.

(1) Common signals

Each common signal is selected sequentially according to a specified number of time slices at the timing listed in Table 16-3. In the static display mode, the same signal is output to COM0 to COM3.

In the two-time-slice mode, leave the COM2 and COM3 pins open. In the three-time-slice mode, leave the COM3 pin open.

Use the COM4 to COM7 pins other than in the eight-time-slice mode as open or segment pins.

COM Signal COM₀ COM₁ COM2 сомз COM4 COM5 COM6 COM7 Number of Time Slices Static display mode Note Note Note Note Two-time-slice mode Open Open Note Note Note Note Three-time-slice mode Open Note Note Note Note Four-time-slice mode Note Note Note Note Eight-time-slice mode

Table 16-3. COM Signals

Note Use the pins as open or segment pins.

(2) Segment signals

The segment signals correspond to the LCD display data memory (refer to **16.4 LCD Display Data Memory**). When the number of time slices is eight, bits 0 to 7 of each byte are read in synchronization with COM0 to COM7, respectively. If a bit is 1, it is converted to the select voltage, and if it is 0, it is converted to the deselect voltage.

The conversion results are output to the segment pins (SEG4 to SEG53).

When the number of time slices is number other than eight, bits 0 to 3 of each byte in A-pattern area are read in synchronization with COM0 to COM3, and bits 4 to 7 of each byte in B-pattern area are read in synchronization with COM0 to COM3, respectively. If a bit is 1, it is converted to the select voltage, and if it is 0, it is converted to the deselect voltage. The conversion results are output to the segment pins (SEG0 to SEG53).

Check, with the information given above, what combination of front-surface electrodes (corresponding to the segment signals) and rear-surface electrodes (corresponding to the common signals) forms display patterns in the LCD display data memory, and write the bit data that corresponds to the desired display pattern on a one-to-one basis.

LCD display data memory bits 1 to 3, bits 2 and 3, bit 3, and F0400H to F0403H are not used for LCD display in the static display, two-time slot, three-time slot, and eight-time slot modes, respectively. So these bits can be used for purposes other than display.

Remark The mounted segment output pins vary depending on the product.

78K0R/LF3: SEG0 to SEG30
 78K0R/LG3: SEG0 to SEG39
 78K0R/LH3: SEG0 to SEG53

(3) Output waveforms of common and segment signals

The voltages listed in Table 16-4 are output as common and segment signals.

When both common and segment signals are at the select voltage, a display on-voltage of $\pm V_{LCD}$ is obtained. The other combinations of the signals correspond to the display off-voltage.

Table 16-4. LCD Drive Voltage

(a) Static display mode

Segment Sig	gnal Select Signal Level	Deselect Signal Level
Common Signal	Vss/VLco	V _{LC0} /Vss
VLC0/Vss	-VLCD/+VLCD	0 V/0 V

(b) 1/2 bias method

	Segment Signal	Select Signal Level	Deselect Signal Level
Common Signal		Vss/VLco	VLco/Vss
Select signal level	VLC0/Vss	-VLCD/+VLCD	0 V/0 V
Deselect signal level	VLC1 = VLC2	$-\frac{1}{2}V_{LCD}/+\frac{1}{2}V_{LCD}$	$+\frac{1}{2}V_{LCD}/-\frac{1}{2}V_{LCD}$

(c) 1/3 bias method

	Segment Signal	Select Signal Level	Deselect Signal Level
Common Signal		Vss/VLco	VLC1/VLC2
Select signal level	VLC0/Vss	-VLCD/+VLCD	$-\frac{1}{3}V_{LCD}/+\frac{1}{3}V_{LCD}$
Deselect signal level	VLC2/VLC1	$-\frac{1}{3}$ VLCD/ $+\frac{1}{3}$ VLCD	$+\frac{1}{3}V_{LCD}/-\frac{1}{3}V_{LCD}$

(d) 1/4 bias method

	Segment Signal	Select Signal Level	Deselect Signal Level
Common Signal		V _{LC0} /V _{SS}	VLC1/VLC2
Select signal level	Vss/VLC0	+VLCD/-VLCD	$+\frac{1}{2}V_{LCD}/-\frac{1}{2}V_{LCD}$
Deselect signal level	VLC1/VLC3	$+\frac{1}{4}V_{LCD}/-\frac{1}{4}V_{LCD}$	$-\frac{1}{4}V_{LCD}/+\frac{1}{4}V_{LCD}$

Figure 16-13 shows the common signal waveforms, and Figure 16-14 shows the voltages and phases of the common and segment signals.

Figure 16-13. Common Signal Waveforms (1/2)

(a) Static display mode COMn (Static display) T_F = T

T: One LCD clock period


T_F: Frame frequency

T: One LCD clock period

TF: Frame frequency

Figure 16-13. Common Signal Waveforms (2/2)

(c) 1/3 bias method



T: One LCD clock period


Tr: Frame frequency

< Example of calculation of LCD frame frequency (When four-time slot mode is used) >

LCD clock: $32768/2^8 = 256 \text{ Hz}$ (When setting to LCDC0 = 04H)

LCD frame frequency: 64 Hz

(d) 1/4 bias method



T: One LCD clock period

T_F: Frame frequency


< Example of calculation of LCD frame frequency (When eight-time slot mode is used) >

LCD clock: $32768/2^8 = 256 \text{ Hz}$ (When setting to LCDC0 = 04H)

LCD frame frequency: 32 Hz


Figure 16-14. Voltages and Phases of Common and Segment Signals (1/2)

(a) Static display mode



T: One LCD clock period


(b) 1/2 bias method



T: One LCD clock period


Figure 16-14. Voltages and Phases of Common and Segment Signals (2/2)

(c) 1/3 bias method



T: One LCD clock period

(d) 1/4 bias method



T: One LCD clock period

16.7 Display Modes

16.7.1 Static display example

Figure 16-16 shows how the three-digit LCD panel having the display pattern shown in Figure 16-15 is connected to the segment signals (SEG0 to SEG23) and the common signal (COM0). This example displays data "12.3" in the LCD panel. The contents of the display data memory (F0400H to F0417H) correspond to this display.

The following description focuses on numeral "2." (2.) displayed in the second digit. To display "2." in the LCD panel, it is necessary to apply the select or deselect voltage to the SEG8 to SEG15 pins according to Table 16-5 at the timing of the common signal COM0; see Figure 16-15 for the relationship between the segment signals and LCD segments.

SEG8 SEG9 SEG10 SEG11 SEG12 SEG13 SEG14 SEG15 Segment Common СОМО Select Deselect Select Select Deselect Select Select Select

Table 16-5. Select and Deselect Voltages (COM0)

According to Table 16-5, it is determined that the bit-0 pattern of the display data memory locations (F0408H to F040FH) must be 10110111.

Figure 16-17 shows the LCD drive waveforms of SEG11 and SEG12, and COM0. When the select voltage is applied to SEG11 at the timing of COM0, an alternate rectangle waveform, +VLCD/-VLCD, is generated to turn on the corresponding LCD segment.

COM1 to COM3 are supplied with the same waveform as for COM0. So, COM0 to COM3 may be connected together to increase the driving capacity.

 SEG_{8n+3} SEG_{8n+4} SEG_{8n+2} SEG_{8n+5} SEG_{8n+6} SEG_{8n+7} SEG_{8n+7}

Figure 16-15. Static LCD Display Pattern and Electrode Connections

Remark 78K0R/LF3: n = 0 to 3

78K0R/LG3: n = 0 to 4 78K0R/LH3: n = 0 to 5




Figure 16-16. Example of Connecting Static LCD Panel

- VLC0 COM0 – Vss $-V_{LC0}$ SEG11 - VLC0 SEG12 - +VLCD COM0-SEG11 -- 0 -V_{LCD} -+VLCD COM0-SEG12 —

Figure 16-17. Static LCD Drive Waveform Examples

-V_{LCD}

16.7.2 Two-time-slice display example

Figure 16-19 shows how the 6-digit LCD panel having the display pattern shown in Figure 16-18 is connected to the segment signals (SEG0 to SEG23) and the common signals (COM0 and COM1). This example displays data "12345.6" in the LCD panel. The contents of the display data memory (F0400H to F0417H) correspond to this display.

The following description focuses on numeral "3" (3) displayed in the fourth digit. To display "3" in the LCD panel, it is necessary to apply the select or deselect voltage to the SEG12 to SEG15 pins according to Table 16-6 at the timing of the common signals COM0 and COM1; see Figure 16-18 for the relationship between the segment signals and LCD segments.


SEG12 SEG15 Segment SEG13 SEG14 Common COM₀ Select Select Deselect Deselect COM1 Deselect Select Select Select

Table 16-6. Select and Deselect Voltages (COM0 and COM1)

According to Table 16-6, it is determined that the display data memory location (F040FH) that corresponds to SEG15 must contain xx10.

Figure 16-20 shows examples of LCD drive waveforms between the SEG15 signal and each common signal. When the select voltage is applied to SEG15 at the timing of COM1, an alternate rectangle waveform, +VLCD/-VLCD, is generated to turn on the corresponding LCD segment.

Figure 16-18. Two-Time-Slice LCD Display Pattern and Electrode Connections



Remark 78K0R/LF3: n = 0 to 6 78K0R/LG3: n = 0 to 9

78K0R/LH3: n = 0 to 12




Figure 16-19. Example of Connecting Two-Time-Slice LCD Panel

x: Can always be used to store any data because the two-time-slice mode is being used.

- VLCO СОМО -— V_{LC1,2} — Vss VLC0 VLC1,2 COM1 -- VLC0 SEG15 ----- Vss ---- +VLCD - +1/2VLCD COM0-SEG15 -- -1/2VLCD - **-V**LCD __ +VLCD __ +1/2VLCD

Figure 16-20. Two-Time-Slice LCD Drive Waveform Examples (1/2 Bias Method)

COM1-SEG15 —

_ 0

_ -1/2VLCD

-V_{LCD}

16.7.3 Three-time-slice display example

Figure 16-22 shows how the 8-digit LCD panel having the display pattern shown in Figure 16-21 is connected to the segment signals (SEG0 to SEG23) and the common signals (COM0 to COM2). This example displays data "123456.78" in the LCD panel. The contents of the display data memory (addresses F0400H to F0417H) correspond to this display.

The following description focuses on numeral "6." (**5**.) displayed in the third digit. To display "6." in the LCD panel, it is necessary to apply the select or deselect voltage to the SEG6 to SEG8 pins according to Table 16-7 at the timing of the common signals COM0 to COM2; see Figure 16-21 for the relationship between the segment signals and LCD segments.


Segment SEG6 SEG7 SEG8 Common СОМО Deselect Select Select COM₁ Select Select Select COM2 Select Select

Table 16-7. Select and Deselect Voltages (COM0 to COM2)

According to Table 16-7, it is determined that the display data memory location (F0406H) that corresponds to SEG6 must contain x110.

Figures 16-23 and 16-24 show examples of LCD drive waveforms between the SEG6 signal and each common signal in the 1/2 and 1/3 bias methods, respectively. When the select voltage is applied to SEG6 at the timing of COM1 or COM2, an alternate rectangle waveform, +VLCD/-VLCD, is generated to turn on the corresponding LCD segment.

Figure 16-21. Three-Time-Slice LCD Display Pattern and Electrode Connections



Remark 78K0R/LF3: n = 0 to 9

78K0R/LG3: n = 0 to 12 78K0R/LH3: n = 0 to 17




Figure 16-22. Example of Connecting Three-Time-Slice LCD Panel

- \times ': Can be used to store any data because there is no corresponding segment in the LCD panel.
- x: Can always be used to store any data because the three-time-slice mode is being used.




Figure 16-23. Three-Time-Slice LCD Drive Waveform Examples (1/2 Bias Method)




Figure 16-24. Three-Time-Slice LCD Drive Waveform Examples (1/3 Bias Method)

16.7.4 Four-time-slice display example

Figure 16-26 shows how the 12-digit LCD panel having the display pattern shown in Figure 16-25 is connected to the segment signals (SEG0 to SEG23) and the common signals (COM0 to COM3). This example displays data "123456.789012" in the LCD panel. The contents of the display data memory (addresses F0400H to F0417H) correspond to this display.

The following description focuses on numeral "6." (5) displayed in the seventh digit. To display "6." in the LCD panel, it is necessary to apply the select or deselect voltage to the SEG12 and SEG13 pins according to Table 16-8 at the timing of the common signals COM0 to COM3; see Figure 16-25 for the relationship between the segment signals and LCD segments.


SEG12 SEG13 Segment Common COM₀ Select Select COM₁ Deselect Select COM₂ Select Select СОМЗ Select Select

Table 16-8. Select and Deselect Voltages (COM0 to COM3)

According to Table 16-8, it is determined that the display data memory location (F040CH) that corresponds to SEG12 must contain 1101.

Figure 16-27 shows examples of LCD drive waveforms between the SEG12 signal and each common signal. When the select voltage is applied to SEG12 at the timing of COM0, an alternate rectangle waveform, +VLCD/-VLCD, is generated to turn on the corresponding LCD segment.

Figure 16-25. Four-Time-Slice LCD Display Pattern and Electrode Connections



Remark 78K0R/LF3: n = 0 to 14

78K0R/LG3: n = 0 to 19 78K0R/LH3: n = 0 to 26

сом з Timing strobe COM 2 COM 1 COM 0 Bit 3 Bit 2 Bit 0 SEG 0 1 0 F0400H SEG 1 1 SEG 2 2 0 0 SEG 3 0000 3 SEG 4 0 | 1 4 SEG 5 5 SEG 6 6 SEG 7 7 0 SEG 8 8 0 SEG 9 9 **SEG 10** Α SEG 11 0 0 0 В **SEG 12** С **SEG 13** D SEG 14 1 0 Ε SEG 15 F 0 SEG 16 F0410H 1 0 **SEG 17** 0 0 1 **SEG 18** 2 **SEG 19** 0 3 0 SEG 20 4 0 0 SEG 21 5 SEG 22 6 0 0 **SEG 23** 0000 7

Figure 16-26. Example of Connecting Four-Time-Slice LCD Panel

Data memory address

LCD panel




Figure 16-27. Four-Time-Slice LCD Drive Waveform Examples (1/3 Bias Method)

Remark The waveforms for COM2-SEG12 and COM3-SEG12 are omitted.

16.7.5 Eight-time-slice display example

Figure 16-29 shows how the 15x8 dot LCD panel having the display pattern shown in Figure 16-28 is connected to the segment signals (SEG4 to SEG18) and the common signals (COM0 to COM7). This example displays data "123" in the LCD panel. The contents of the display data memory (addresses F0404H to F0412H) correspond to this display.

The following description focuses on numeral "3." (∃) displayed in the first digit. To display "3." in the LCD panel, it is necessary to apply the select or deselect voltage to the SEG4 to SEG8 pins according to Table 16-8 at the timing of the common signals COM0 to COM7; see Figure 16-28 for the relationship between the segment signals and LCD segments.


Segment SEG4 SEG5 SEG6 SEG7 SEG8 Common COM₀ Select Select Select Select Select COM₁ Deselect Select Deselect Deselect Deselect COM₂ Deselect Deselect Select Deselect Deselect СОМЗ Deselect Select Deselect Deselect Deselect COM4 Select Deselect Deselect Deselect Deselect COM₅ Select Deselect Deselect Deselect Select COM6 Deselect Select Select Select Deselect COM7 Deselect Deselect Deselect Deselect Deselect

Table 16-9. Select and Deselect Voltages (COM0 to COM7)

According to Table 16-9, it is determined that the display data memory location (F0404H) that corresponds to SEG4 must contain 00110001.


Figure 16-30 shows examples of LCD drive waveforms between the SEG4 signal and each common signal. When the select voltage is applied to SEG4 at the timing of COM0, a waveform is generated to turn on the corresponding LCD segment.

Figure 18-28. Eight-Time-Slice LCD Display Pattern and Electrode Connections



Remark 78K0R/LF3: n = 4 to 26

78K0R/LG3: n = 4 to 3578K0R/LH3: n = 4 to 49



RENESAS

Figure 18-29. Example of Connecting Eight-Time-Slice LCD Panel




Figure 16-30. Eight-Time-Slice LCD Drive Waveform Examples (1/4 Bias Method)

Remark The waveforms for COM3 to COM6, COM2-SEG4 to COM7-SEG4 are omitted.

16.8 Supplying LCD Drive Voltages VLC0, VLC1, VLC2, and VLC3

With the 78K0R/Lx3 microcontrollers, a LCD drive power supply can be generated using either of three types of methods: external resistance division method, internal voltage boosting method, or capacitor split method.


16.8.1 External resistance division method

The 78K0R/Lx3 microcontrollers can also use external voltage divider resistors for generating LCD drive power supplies, without using internal resistors. Figure 16-31 shows examples of LCD drive voltage connection, corresponding to each bias method.

Figure 16-31. Examples of LCD Drive Power Connections (External Resistance Division Method) (1/2)

(a) Static display mode





Notes 1. Connect VLc1 and VLc2 directly to GND or VLc0. Note VLc3 can be used as port (P02).


2. VLC3 can be used as port (P02).

Caution To stabilize the potential of the V_{LC0} to V_{LC3} pins, it is recommended to connect a capacitor of about 0.1 μ F between each of the pins from V_{LC0} to V_{LC3} and the GND pin as needed.

Figure 16-31. Examples of LCD Drive Power Connections (External Resistance Division Method) (2/2)

(c) 1/3 bias method

(d) 1/4 bias method



Note VLC3 can be used as port (P02).

Caution To stabilize the potential of the V_{LC0} to V_{LC3} pins, it is recommended to connect a capacitor of about 0.1 μ F between each of the pins from V_{LC0} to V_{LC3} and the GND pin as needed.

16.8.2 Internal voltage boosting method

The 78K0R/Lx3 microcontrollers contain an internal voltage boost circuit for generating LCD drive power supplies. The internal voltage boost circuit and external capacitors (0.47 μ F \pm 30%) are used to generate an LCD drive voltage. Only 1/3 bias mode or 1/4 bias mode can be set for the internal voltage boost method.

The LCD drive voltage of the internal voltage boost method can supply a constant voltage, regardless of changes in V_{DD} , because it is a power supply separate from the main unit.

In addition, a contrast can be adjusted by using the LCD boost level control register (VLCD).


Table 16-10. LCD Drive Voltages (Internal Voltage Boosting Method)


Bias Method	1/3 Bias Method	1/4 Bias Method
LCD Drive Voltage Pin		
VLC0	3 x V _{LC2}	4 x V _{LC3}
V _{LC1}	2 x V _{LC2}	3 x V _{LC3}
V _{LC2}	LCD reference voltage	2 x V _{LC3}
VLC3	F	LCD reference voltage

Figure 16-32. Examples of LCD Drive Power Connections (Internal Voltage Boosting Method)

(a) 1/3 bias method

(b) 1/4 bias method





Note VLC3 can be used as port (P02).

Remark Use a capacitor with as little leakage as possible. In addition, make C1 a nonpolar capacitor.

Remark Use a capacitor with as little leakage as possible. In addition, make C1 a nonpolar capacitor.

16.8.3 Capacitor split method

The 78K0R/Lx3 microcontrollers contain an internal voltage reduction circuit for generating LCD drive power supplies. The internal voltage reduction circuit and external capacitors (0.47 μ F±30%) are used to generate an LCD drive voltage. Only 1/3 bias mode can be set for the capacitor split method.


Different from the external resistance division method, there is always no current flowing with the capacitor split method, so current consumption can be reduced.

Table 16-11. LCD Drive Voltages (Capacitor Split Method)

Bias Method	1/3 Bias Method
LCD Drive Voltage Pin	
VLC0	V _{DD}
V _{LC1}	2/3 x V _{DD}
V _{LC2}	1/3 x V _{DD}
V _{LC3}	_

Figure 16-33. Examples of LCD Drive Power Connections (Internal Voltage Boosting Method)

· 1/3 bias method



Note VLC3 can be used as port (P02).

Remark Use a capacitor with as little leakage as possible. In addition, make C1 a nonpolar capacitor.

16.9 Selection of LCD Display Data

With the 78K0R/Lx3 microcontroller, to use the LCD display data memory when the number of time slices is static, two, three, or four, the LCD display data can be selected from the following three types, according to the BLON and LCDSEL bit settings.

- Displaying an A-pattern area data (lower four bits of LCD display data memory)
- Displaying a B-pattern area data (higher four bits of LCD display data memory)
- Alternately displaying A-pattern and B-pattern area data (blinking display corresponding to the constant-period interrupt timing of the real-time counter (RTC))

Caution When the LCD display data memory is used when the number of time slices is eight, LCD display data (A-pattern, B-pattern, or blinking display) cannot be selected.

16.9.1 A-pattern area and B-pattern area data display

When BLON = LCDSEL = 0, A-pattern area (lower four bits of the LCD display data memory) data will be output as the LCD display data.

When BLON = 0, and LCDSEL = 1, B-pattern area (higher four bits of the LCD display data memory) data will be output as the LCD display data.

Refer to 16.4 LCD Display Data Memory about the display area.

16.9.2 Blinking display (Alternately displaying A-pattern and B-pattern area data)

When BLON = 1 has been set, A-pattern and B-pattern area data will be alternately displayed, according to the constant-period interrupt (INTRTC) timing of the real-time counter (RTC). Refer to **CHAPTER 7 REAL-TIME COUNTER** about the setting of the RTC constant-period interrupt (INTRTC) timing.

For blinking display of the LCD, set inverted values to the B-pattern area bits corresponding to the A-pattern area bits. (Example: Set 1 to bit 0 of 00H, and set 0 to bit 4 of F0400H for blinking display.) When not setting blinking display of the LCD, set the same values. (Example: Set 1 to bit 2 of F0402H, and set 1 to bit 6 of F0402H for lighting display.)




Figure 16-34. Example of LCD Display Data Setting During Pattern-Switching Display

Refer to 16.4 LCD Display Data Memory about the display area.

Next, the timing operation of display switching is shown.





Figure 16-35. Switching Operation from A-Pattern Display to Blinking Display

Figure 16-36. Switching Operation from Blinking Display to A-Pattern Display



CHAPTER 17 MULTIPLIER/DIVIDER

17.1 Functions of Multiplier/Divider

The multiplier/divider is mounted onto all 78K0R/Lx3 microcontroller products.

The multiplier/divider has the following functions.

- 16 bits × 16 bits = 32 bits (multiplication)
- 32 bits ÷ 32 bits = 32 bits, 32-bit remainder (division)

17.2 Configuration of Multiplier/Divider

The multiplier/divider consists of the following hardware.

Table 17-1. Configuration of Multiplier/Divider

Item	Configuration	
Registers	Multiplication/division data register A (L) (MDAL) Multiplication/division data register A (H) (MDAH) Multiplication/division data register B (L) (MDBL) Multiplication/division data register B (H) (MDBH)	
	Multiplication/division data register C (L) (MDCL) Multiplication/division data register C (H) (MDCH)	
Control register	Multiplication/division control register (MDUC)	

Figure 17-1 shows a block diagram of the multiplier/divider.




Figure 17-1. Block Diagram of Multiplier/Divider


(1) Multiplication/division data register A (MDAH, MDAL)

The MDAH and MDAL registers set the values that are used for a multiplication or division operation and store the operation result. They set the multiplier and multiplicand data in the multiplication mode, and set the dividend data in the division mode. Furthermore, the operation result (quotient) is stored in the MDAH and MDAL registers in the division mode.

MDAH and MDAL can be set by a 16-bit manipulation instruction.

Reset signal generation clears these registers to 0000H.

Figure 17-2. Format of Multiplication/Division Data Register A (MDAH, MDAL)



- Cautions 1. Do not rewrite the MDAH and MDAL values during division operation processing (while the multiplication/division control register (MDUC) is 81H). The operation will be executed in this case, but the operation result will be an undefined value.
 - 2. The MDAH and MDAL values read during division operation processing (while MDUC is 81H) will not be guaranteed.

The following table shows the functions of MDAH and MDAL during operation execution.

Table 17-2. Functions of MDAH and MDAL During Operation Execution

DIVMODE	Operation Mode	Setting	Operation Result
0	Multiplication mode	MDAH: Multiplier	-
		MDAL: Multiplicand	
1	Division mode	MDAH: Divisor (higher 16 bits)	MDAH: Division result (quotient)
		MDAL: Dividend (lower 16 bits)	Higher 16 bits
			MDAL: Division result (quotient)
			Lower 16 bits

Remark DIVMODE: Bit 7 of the multiplication/division control register (MDUC)


(2) Multiplication/division data register B (MDBL, MDBH)

The MDBH and MDBL registers set the values that are used for multiplication or division operation and store the operation result. They store the operation result (product) in the multiplication mode and set the divisor data in the division mode.

MDBH and MDBL can be set by a 16-bit manipulation instruction.

Reset signal generation clears these registers to 0000H.

Figure 17-3. Format of Multiplication/Division Data Register B (MDBH, MDBL)



- Cautions 1. Do not rewrite the MDBH and MDBL values during division operation processing (while the multiplication/division control register (MDUC) is 81H). The operation result will be an undefined value.
 - 2. Do not set MDBH and MDBL to 0000H in the division mode. If they are set, the operation result will be an undefined value.

The following table shows the functions of MDBH and MDBL during operation execution.

Table 17-3. Functions of MDBH and MDBL During Operation Execution

DIVMODE	Operation Mode	Setting	Operation Result
0	Multiplication mode	.1	MDBH: Multiplication result (product) Higher 16 bits MDBL: Multiplication result (product) Lower 16 bits
1	Division mode	MDBH: Divisor (higher 16 bits) MDBL: Dividend (lower 16 bits)	=

Remark DIVMODE: Bit 7 of the multiplication/division control register (MDUC)


(3) Multiplication/division data register C (MDCL, MDCH)

The MDCH and MDCL registers store remainder value of the operation result in the division mode. They are not used in the multiplication mode.

MDCH and MDCL can be read by a 16-bit manipulation instruction.

Reset signal generation clears these registers to 0000H.

Figure 17-4. Format of Multiplication/Division Data Register C (MDCH, MDCL)



Caution The MDCH and MDCL values read during division operation processing (while the multiplication/division control register (MDUC) is 81H) will not be guaranteed.

Table 17-4. Functions of MDCH and MDCL During Operation Execution

DIVMODE	Operation Mode	Setting	Operation Result	
0	Multiplication mode	cation mode – –		
1	Division mode	_ MDCH: Remainder (higher 16		
			MDCL: Remainder (lower 16 bits)	

Remark DIVMODE: Bit 7 of the multiplication/division control register (MDUC)

The register configuration differs between when multiplication is executed and when division is executed, as follows.

• Register configuration during multiplication

• Register configuration during division

17.3 Register Controlling Multiplier/Divider

The multiplier/divider is controlled by using the multiplication/division control register (MDUC).

(1) Multiplication/division control register (MDUC)

MDUC is an 8-bit register that controls the operation of the multiplier/divider.

MDUC can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation clears this register to 00H.

Figure 17-5. Format of Multiplication/Division Control Register (MDUC)

Address: F	00E8H Afte	er reset: 00H	R/W					
Symbol	<7>	6	5	4	3	2	1	<0>
MDUC	DIVMODE	0	0	0	0	0	0	DIVST

[DIVMODE	Operation mode (multiplication/division) selection
Ī	0	Multiplication mode
	1	Division mode

DIVST ^{Note}	Division operation start/stop			
0	Division operation processing complete			
1	Starts division operation/division operation processing in progress			

Note DIVST can only be set (1) in the division mode. In the division mode, division operation is started by setting (1) DIVST. DIVST is automatically cleared (0) when the operation ends. In the multiplication mode, operation is automatically started by setting the multiplier and multiplicand to MDAH and MDAL, respectively.

- Cautions 1. Do not rewrite DIVMODE during operation processing (while DIVST is 1). If it is rewritten, the operation result will be an undefined value.
 - 2. DIVST cannot be cleared (0) by using software during division operation processing (while DIVST is 1).

17.4 Operations of Multiplier/Divider

17.4.1 Multiplication operation

- · Initial setting
 - <1> Set bit 7 (DIVMODE) of the multiplication/division control register (MDUC) to 0.
 - <2> Set the multiplicand to the multiplication/division data register A (L) (MDAL).
 - <3> Set the multiplier to the multiplication/division data register A (H) (MDAH). (There is no preference in the order of executing steps <2> and <3>. Multiplication operation is automatically started when the multiplier and multiplicand are set to MDAH and MDAL, respectively.)
- · During operation processing
 - <4> Wait for at least one clock. The operation will end when one clock has been issued.
- · Operation end
 - <5> Read the product (lower 16 bits) from the multiplication/division data register B (L) (MDBL).
 - <6> Read the product (higher 16 bits) from the multiplication/division data register B (H) (MDBH). (There is no preference in the order of executing steps <5> and <6>.)
- · Next operation
 - <7> To execute multiplication operation next, start from the "Initial setting" for multiplication operation.
 - <8> To execute division operation next, start from the "Initial setting" in 17.4.2 Division operation.

Remark Steps <1> to <7> correspond to <1> to <7> in Figure 17-6.

Operation clock DIVMODE <1> **MDAH** Initial value = 00003H **FFFFH MDAL** 0002H **FFFFH** Initial value = 0**MDBH** Initial value = 0FFFEH 0006H FFFE000H <4>

<5>, <6> <7>

<2>

<3>

Figure 17-6. Timing Diagram of Multiplication Operation (0003H × 0002H)

17.4.2 Division operation

- · Initial setting
 - <1> Set bit 7 (DIVMODE) of the multiplication/division control register (MDUC) to 1.
 - <2> Set the dividend (higher 16 bits) to the multiplication/division data register A (H) (MDAH).
 - <3> Set the dividend (lower 16 bits) to the multiplication/division data register A (L) (MDAL).
 - <4> Set the divisor (higher 16 bits) to the multiplication/division data register B (H) (MDBH).
 - <5> Set the divisor (lower 16 bits) to the multiplication/division data register B (L) (MDBL).
 - <6> Set bit 0 (DIVST) of MDUC to 1.

(There is no preference in the order of executing steps <2> to <5>.)

- · During operation processing
 - <7> The operation will end when one of the following processing is completed.
 - A wait of at least 16 clocks (The operation will end when 16 clocks have been issued.)
 - · A check whether DIVST has been cleared
 - Generation of a division completion interrupt (INTMD)


(The read values of MDBL, MDBH, MDCH, and MDCL during operation processing are not guaranteed.)

- · Operation end
 - <8> DIVST is cleared (0) and an interrupt request signal (INTMD) is generated (end of operation).
 - <9> Read the quotient (lower 16 bits) from MDAL.
 - <10> Read the quotient (higher 16 bits) from MDAH.
 - <11> Read the remainder (lower 16 bits) from multiplication/division data register C (L) (MDCL).
 - <12> Read the remainder (higher 16 bits) from the multiplication/division data register C (H) (MDCH). (There is no preference in the order of executing steps <9> to <12>.)
- · Next operation
 - <13> To execute multiplication operation next, start from the "Initial setting" in 17.4.1 Multiplication operation.
 - <14> To execute division operation next, start from the "Initial setting" for division operation.

Remark Steps <1> to <12> correspond to <1> to <12> in Figure 17-7.

78K0R/Lx3

Figure 17-7. Timing Diagram of Division Operation (Example: $35 \div 6 = 5$, Remainder 5)



CHAPTER 18 DMA CONTROLLER

The DMA (Direct Memory Access) controller is mounted onto all 78K0R/Lx3 microcontroller products.

Data can be automatically transferred between the peripheral hardware supporting DMA, SFRs, and internal RAM without via CPU.

As a result, the normal internal operation of the CPU and data transfer can be executed in parallel with transfer between the SFR and internal RAM, and therefore, a large capacity of data can be processed. In addition, real-time control using communication, timer, and A/D can also be realized.

18.1 Functions of DMA Controller

O Number of DMA channels: 2

O Transfer unit: 8 or 16 bits

O Maximum transfer unit: 1024 times

O Transfer type: 2-cycle transfer (One transfer is processed in 2 clocks and the CPU stops during that

processing.)

O Transfer mode: Single-transfer mode

O Transfer target: Between SFR and internal RAM

O Transfer request: Selectable from the following peripheral hardware interrupts

Peripheral hardware		78K0R/LF3 (μPD78F150nA: n = 0 to 2)	78K0R/LG3 (μPD78F150nA: n = 3 to 5)	78K0R/LH3 (μPD78F150nA: n = 6 to 8)	
		80 pins	100 pins	128 pins	
Timer array	Channel 0	√	√	V	
unit 0	Channel 1	√	√	√	
	Channel 4	√	√	√	
	Channel 5	√	V	V	
Serial array	CSI00	-	√	√	
unit 0	CSI01	-	-	√	
	CSI10	√	V	V	
	UART0	-	V	V	
	UART1	√	√	√	
	IIC10	√	√	V	
Serial array unit 1	UART3	٧	V	٧	
A/D converter		V	√	√	

^{√:} Supported, –: Not supported

Here are examples of functions using DMA.

- · Successive transfer of serial interface
- · Batch transfer of analog data
- Capturing A/D conversion result at fixed interval
- · Capturing port value at fixed interval

18.2 Configuration of DMA Controller

The DMA controller includes the following hardware.

Table 18-1. Configuration of DMA Controller

Item	Configuration			
Address registers	DMA SFR address registers 0, 1 (DSA0, DSA1) DMA RAM address registers 0, 1 (DRA0, DRA1)			
Count register	DMA byte count registers 0, 1 (DBC0, DBC1)			
Control registers	DMA mode control registers 0, 1 (DMC0, DMC1) DMA operation control registers 0, 1 (DRC0, DRC1)			

(1) DMA SFR address register n (DSAn)

This is an 8-bit register that is used to set an SFR address that is the transfer source or destination of DMA channel n.

Set the lower 8 bits of the SFR addresses FFF00H to FFFFFH^{Note}.

This register is not automatically incremented but fixed to a specific value.

In the 16-bit transfer mode, the least significant bit is ignored and is treated as an even address.

DSAn can be read or written in 8-bit units. However, it cannot be written during DMA transfer.

Reset signal generation clears this register to 00H.

Note Except for address FFFFEH because the PMC register is allocated there.

Figure 18-1. Format of DMA SFR Address Register n (DSAn)

(2) DMA RAM address register n (DRAn)

This is a 16-bit register that is used to set a RAM address that is the transfer source or destination of DMA channel n.

Addresses of the internal RAM area other than the general-purpose registers (FEF00H to FFEDFH in the case of the μ PD78F1500A, 78F1503A, and 78F1506A) can be set to this register.

Set the lower 16 bits of the RAM address.


This register is automatically incremented when DMA transfer has been started. It is incremented by +1 in the 8-bit transfer mode and by +2 in the 16-bit transfer mode. DMA transfer is started from the address set to this DRAn register. When the data of the last address has been transferred, DRAn stops with the value of the last address +1 in the 8-bit transfer mode, and the last address +2 in the 16-bit transfer mode.

In the 16-bit transfer mode, the least significant bit is ignored and is treated as an even address.

DRAn can be read or written in 8-bit or 16-bit units. However, it cannot be written during DMA transfer.

Reset signal generation clears this register to 0000H.

Figure 18-2. Format of DMA RAM Address Register n (DRAn)



(3) DMA byte count register n (DBCn)


This is a 10-bit register that is used to set the number of times DMA channel n executes transfer. Be sure to set the number of times of transfer to this DBCn register before executing DMA transfer (up to 1024 times).

Each time DMA transfer has been executed, this register is automatically decremented. By reading this DBCn register during DMA transfer, the remaining number of times of transfer can be learned.

DBCn can be read or written in 8-bit or 16-bit units. However, it cannot be written during DMA transfer.

Reset signal generation clears this register to 0000H.

Figure 18-3. Format of DMA Byte Count Register n (DBCn)



(n = 0, 1)

DBCn[9:0]	Number of Times of Transfer (When DBCn is Written)	Remaining Number of Times of Transfer (When DBCn is Read)
000H	1024	Completion of transfer or waiting for 1024 times of DMA transfer
001H	1	Waiting for remaining one time of DMA transfer
002H	2	Waiting for remaining two times of DMA transfer
003H	3	Waiting for remaining three times of DMA transfer
•	•	•
•	•	•
•	•	•
3FEH	1022	Waiting for remaining 1022 times of DMA transfer
3FFH	1023	Waiting for remaining 1023 times of DMA transfer

Cautions 1. Be sure to clear bits 15 to 10 to "0".

2. If the general-purpose register is specified or the internal RAM space is exceeded as a result of continuous transfer, the general-purpose register or SFR space are written or read, resulting in loss of data in these spaces. Be sure to set the number of times of transfer that is within the internal RAM space.

18.3 Registers Controlling DMA Controller

DMA controller is controlled by the following registers.

- DMA mode control register n (DMCn)
- DMA operation control register n (DRCn)

Remark n: DMA channel number (n = 0, 1)

(1) DMA mode control register n (DMCn)

DMCn is a register that is used to set a transfer mode of DMA channel n. It is used to select a transfer direction, data size, setting of pending, and start source. Bit 7 (STGn) is a software trigger that starts DMA.

Rewriting bits 6, 5, and 3 to 0 of DMCn is prohibited during operation (when DSTn = 1).

DMCn can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation clears this register to 00H.

Figure 18-4. Format of DMA Mode Control Register n (DMCn) (1/2)

Address: FFFBAH (DMC0), FFFBBH (DMC1) After reset: 00H R/W

Symbol DMCn

<7>	<6>	<5>	<4>	3	2	1	0
STGn	DRSn	DSn	DWAITn	IFCn3	IFCn2	IFCn1	IFCn0

STGn ^{Note 1}	DMA transfer start software trigger			
0	lo trigger operation			
1	DMA transfer is started when DMA operation is enabled (DENn = 1).			
DMA transfer is started by writing 1 to STGn when DMA operation is enabled (DENn = 1). When this bit is read, 0 is always read.				

DRSn	Selection of DMA transfer direction
0	SFR to internal RAM
1	Internal RAM to SFR

DSn	Specification of transfer data size for DMA transfer		
0	8 bits		
1	16 bits		

DWAITn ^{Note 2}	Pending of DMA transfer			
0	xecutes DMA transfer upon DMA start request (not held pending).			
1	Holds DMA start request pending if any.			
DMA transfer that has been held pending can be started by clearing the value of DWAITn to 0. It takes 2 clocks to actually hold DMA transfer pending when the value of DWAITn is set to 1.				

Notes 1. The software trigger (STGn) can be used regardless of the IFCn0 to IFCn3 bits values.

2. When DMA transfer is held pending while using both DMA channels, be sure to hold the DMA transfer pending for both channels (by setting the DWAIT0 and DWAIT1 bits to 1).

Figure 18-4. Format of DMA Mode Control Register n (DMCn) (2/2)

Address: FFFBAH (DMC0), FFFBBH (DMC1) After reset: 00H R/W

Symbol <7> <5> 3 2 1 0 IFCn3 IFCn1 DMCn STGn DRSn DSn DWAITn IFCn2 IFCn0

IFCn	IFCn	IFCn	IFCn	Sel	ection of DMA start source ^{Note}	LF3	LG3	LH3
3	2	1	0	Trigger signal	Trigger contents			
0	0	0	0	=	Disables DMA transfer by interrupt. (Only software trigger is enabled.)	√	V	V
0	0	1	0	INTTM00	Timer channel 0 interrupt	√	V	√
0	0	1	1	INTTM01	Timer channel 1 interrupt	\checkmark	\checkmark	V
0	1	0	0	INTTM04	Timer channel 4 interrupt	\checkmark	$\sqrt{}$	\checkmark
0	1	0	1	INTTM05	Timer channel 5 interrupt	\checkmark	\checkmark	\checkmark
0	1	1	0	INTST0	UART0 transmission end interrupt	-	\checkmark	V
				INTCSI00	CSI00 transfer end interrupt	-	√	√
0	1	1	1	INTSR0	UART0 reception end interrupt	-	\checkmark	√
				INTCSI01	CSI01 transfer end interrupt	-	I	√
1	0	0	0	INTST1	UART1 transmission end interrupt	√	V	√
				INTCSI10	CSI10 transfer end interrupt	\checkmark	√	√
				INTIIC10	IIC10 transfer end interrupt	\checkmark	$\sqrt{}$	$\sqrt{}$
1	0	0	1	INTSR1	UART1 reception end interrupt	√	V	√
1	0	1	0	INTST3	UART3 transmission end interrupt	√	√	V
1	0	1	1	INTSR3	UART3 reception end interrupt	√	\checkmark	\checkmark
1	1	0	0	INTAD	A/D conversion end interrupt	√	√	√
С	Other than above		Setting prohibited					

Note The software trigger (STGn) can be used regardless of the IFCn0 to IFCn3 values.

Remarks 1. n: DMA channel number (n = 0, 1)

2. √: Supported, –: Not supported

(2) DMA operation control register n (DRCn)

DRCn is a register that is used to enable or disable transfer of DMA channel n.

Rewriting bit 7 (DENn) of this register is prohibited during operation (when DSTn = 1).

DRCn can be set by a 1-bit or 8-bit memory manipulation instruction.

Write 0 to this bit to forcibly terminate DMA transfer under execution.

Reset signal generation clears this register to 00H.

Figure 18-5. Format of DMA Operation Control Register n (DRCn)

 Address: FFFBCH (DRC0), FFFBDH (DRC1)
 After reset: 00H
 R/W

 Symbol
 <7>
 6
 5
 4
 3
 2
 1
 <0>

 DRCn
 DENn
 0
 0
 0
 0
 0
 DSTn

DENn	DMA operation enable flag		
0	Disables operation of DMA channel n (stops operating cock of DMA).		
1	1 Enables operation of DMA channel n.		
DMAC waits for a DMA trigger when DSTn = 1 after DMA operation is enabled (DENn = 1).			

DSTn	DMA transfer mode flag				
0	DMA transfer of DMA channel n is completed.				
1	DMA transfer of DMA channel n is not completed (still under execution).				
DMAC waits for a DMA trigger when DSTn = 1 after DMA operation is enabled (DENn = 1).					
When a software trigger (STGn) or the start source trigger set by IFCn3 to IFCn0 is input, DMA transfer is started.					
When DMA transfer is completed after that, this bit is automatically cleared to 0.					

- Cautions 1. The DSTn flag is automatically cleared to 0 when a DMA transfer is completed. Writing the DENn flag is enabled only when DSTn = 0. When a DMA transfer is terminated without waiting for generation of the interrupt (INTDMAn) of DMAn, therefore, set DSTn to 0 and then DENn to 0 (for details, refer to 18.5.7 Forced termination by software).
 - 2. When the FSEL bit of the OSMC register has been set to 1, do not enable (DENn = 1) DMA operation for at least three clocks after the setting.

18.4 Operation of DMA Controller

18.4.1 Operation procedure

- <1> The DMA controller is enabled to operate when DENn = 1. Before writing the other registers, be sure to set DENn to 1. Use 80H to write with an 8-bit manipulation instruction.
- <2> Set an SFR address, a RAM address, the number of times of transfer, and a transfer mode of DMA transfer to the DSAn, DRAn, DBCn, and DMCn registers.
- <3> The DMA controller waits for a DMA trigger when DSTn = 1. Use 81H to write with an 8-bit manipulation
- <4> When a software trigger (STGn) or a start source trigger specified by IFCn3 to IFCn0 is input, a DMA transfer is started.
- <5> Transfer is completed when the number of times of transfer set by the DBCn register reaches 0, and transfer is automatically terminated by occurrence of an interrupt (INTDMAn).
- <6> Stop the operation of the DMA controller by clearing DENn to 0 when the DMA controller is not used.




Figure 18-6. Operation Procedure

18.4.2 Transfer mode

The following four modes can be selected for DMA transfer by using bits 6 and 5 (DRSn and DSn) of the DMCn register.

DRSn	DSn	DMA Transfer Mode			
0	0	ransfer from SFR of 1-byte data (fixed address) to RAM (address is incremented by +1)			
0	1	Fransfer from SFR of 2-byte data (fixed address) to RAM (address is incremented by +2)			
1	0	Transfer from RAM of 1-byte data (address is incremented by +1) to SFR (fixed address)			
1	1	Transfer from RAM of 2-byte data (address is incremented by +2) to SFR (fixed address)			

By using these transfer modes, up to 1024 bytes of data can be consecutively transferred by using the serial interface, data resulting from A/D conversion can be consecutively transferred, and port data can be scanned at fixed time intervals by using a timer.

18.4.3 Termination of DMA transfer

When DBCn = 00H and DMA transfer is completed, the DSTn bit is automatically cleared to 0. An interrupt request (INTDMAn) is generated and transfer is terminated.

When the DSTn bit is cleared to 0 to forcibly terminate DMA transfer, the DBCn and DRAn registers hold the value when transfer is terminated.

The interrupt request (INTDMAn) is not generated if transfer is forcibly terminated.

Remark n: DMA channel number (n = 0, 1)

18.5 Example of Setting of DMA Controller

18.5.1 CSI consecutive transmission

A flowchart showing an example of setting for CSI consecutive transmission is shown below.

- Consecutive transmission of CSI10
- DMA channel 0 is used for DMA transfer.
- DMA start source: INTCSI10 (software trigger (STG0) only for the first start source)
- Interrupt of CSI10 is specified by IFC03 to IFC00 (bits 3 to 0 of the DMC0 register) = 1000B.
- Transfers FFB00H to FFBFFH (256 bytes) of RAM to FFF44H of the transmit buffer (SIO10) of CSI.




Figure 18-7. Example of Setting for CSI Consecutive Transmission

Note The DST0 flag is automatically cleared to 0 when a DMA transfer is completed.

Writing the DEN0 flag is enabled only when DST0 = 0. To terminate a DMA transfer without waiting for occurrence of the interrupt of DMA0 (INTDMA0), set DST0 to 0 and then DEN0 to 0 (for details, refer to 18.5.7 Forced termination by software).

The fist trigger for consecutive transmission is not started by the interrupt of CSI. In this example, it start by a software trigger.

CSI transmission of the second time and onward is automatically executed.

A DMA interrupt (INTDMA0) occurs when the last transmit data has been written to the data register.

18.5.2 CSI master reception

A flowchart showing an example of setting for CSI master reception is shown below.

- Master reception (256 bytes) of CSI00
- DMA channel 0 is used to read received data and DMA channel 1 is used to write dummy data.
- DMA start source: INTCSI00
 (If the same start source is specified for DMA channels 0 and 1, the data of channel 0 is transferred, and then that of channel 1.)
- Interrupt of CSI00 is specified by IFC03 to IFC00 = IFC13 to IFC10 (bits 3 to 0 of the DMCn register) = 0110B.
- Data is transferred (received) from FFF10H of the CSI data register (SIO00) to FF100H to FF1FFH of RAM (256 bytes). (In successive reception mode, the data that is to be received when the first buffer empty interrupt occurs is invalid because the data has not been received.)
- Transfers dummy data FF101H to FF1FFH (255 bytes) of RAM to FFF10H of the data register (SIO00) of CSI. (Dummy data is written to the first byte by using software (an instruction).)




Figure 18-8. Example of Setting of Consecutively Capturing A/D Conversion Results

Note The DSTn flag is automatically cleared to 0 when a DMA transfer is completed.

Writing the DENn flag is enabled only when DSTn = 0. To terminate a DMA transfer without waiting for occurrence of the interrupt of DMAn (INTDMAn), set DSTn to 0 and then DENn to 0 (for details, refer to **18.5.7** Forcible termination by software).

Because no CSI interrupt is generated when reception starts during CSI master reception, dummy data is written using software in this example.

The received data is automatically transferred from the first byte (In successive reception mode, the data that is to be received when the first buffer empty interrupt occurs is invalid because the valid data has not been received.).

A DMA interrupt (INTDMA1) occurs when the last dummy data has been writing to the data register. A DMA interrupt (INTDMA0) occurs when the last received data has been read from the data register. To restart the DMA transfer, the CSI transfer must be completed.

18.5.3 CSI transmission/reception

A flowchart showing an example of setting for CSI transmission/reception is shown below.

- Transmission/reception (256 bytes) of CSI00
- DMA channel 0 is used to read received data and DMA channel 1 is used to write transmit data.
- DMA start source: INTCSI00
 (If the same start source is specified for DMA channels 0 and 1, the data of channel 0 is transferred, and then that of channel 1)
- Interrupt of CSI00 is specified by IFC03 to IFC00 = IFC13 to IFC10 (bits 3 to 0 of the DMCn register) = 0110B.
- Data is transferred (received) from FFF10H of the CSI data register (SIO00) to FF100H to FF1FFH of RAM (256 bytes). (In successive transmission/reception mode, the data that is to be received when the first buffer empty interrupt occurs is invalid because the data has not been received.)
- Transfers FF201H to FF2FFH (255 bytes) of RAM to FFF10H of the data register (SIO00) of CSI (transmission) (Transmit data is written to the first byte by using software (an instruction).)






Figure 18-9. Setting Example of CSI Transmission/reception

Note The DSTn flag is automatically cleared to 0 when a DMA transfer is completed.

Writing the DENn flag is enabled only when DSTn = 0. To terminate a DMA transfer without waiting for occurrence of the interrupt of DMAn (INTDMAn), set DSTn to 0 and then DENn to 0 (for details, refer to **18.5.7** Forcible termination by software).

During CSI transfers, no CSI interrupt is generated when the transmitted data of the first byte is written. Therefore, the transmitted data is written using software in this example. The data of the second and following bytes is automatically transmitted.

The received data is automatically transferred from the first byte. (In successive transmission/reception, the data that is to be received when the first buffer empty interrupt occurs is invalid because the valid data has not been received.)

A DMA interrupt (INTDMA1) occurs when the last transmit data has been writing to the data register. A DMA interrupt (INTDMA0) occurs when the last received data has been read from the data register. To restart the DMA transfer, the CSI transfer must be completed.

18.5.4 Consecutive capturing of A/D conversion results

A flowchart of an example of setting for consecutively capturing A/D conversion results is shown below.

- Consecutive capturing of A/D conversion results.
- DMA channel 1 is used for DMA transfer.
- DMA start source: INTAD
- Interrupt of A/D is specified by IFC13 to IFC10 (bits 3 to 0 of the DMC1 register) = 1100B.
- Transfers FFF1EH and FFF1FH (2 bytes) of the 12-bit A/D conversion result register to 512 bytes of FFCE0H to FFEDFH of RAM.




Figure 18-10. Example of Setting of Consecutively Capturing A/D Conversion Results

Note The DST1 flag is automatically cleared to 0 when a DMA transfer is completed.

Writing the DEN1 flag is enabled only when DST1 = 0. To terminate a DMA transfer without waiting for occurrence of the interrupt of DMA1 (INTDMA1), set DST1 to 0 and then DEN1 to 0 (for details, refer to **18.5.7** Forced termination by software).

18.5.5 UART consecutive reception + ACK transmission

A flowchart illustrating an example of setting for UART consecutive reception + ACK transmission is shown below.

- Consecutively receives data from UART0 and outputs ACK to P10 on completion of reception.
- DMA channel 0 is used for DMA transfer.
- DMA start source: Software trigger (DMA transfer on occurrence of an interrupt is disabled.)
- Transfers FFF12H of UART receive data register 0 (RXD0) to 64 bytes of FFE00H to FFE3FH of RAM.




Figure 18-11. Example of Setting for UART Consecutive Reception + ACK Transmission

Note The DST0 flag is automatically cleared to 0 when a DMA transfer is completed.

Writing the DEN0 flag is enabled only when DST0 = 0. To terminate a DMA transfer without waiting for occurrence of the interrupt of DMA0 (INTDMA0), set DST0 to 0 and then DEN0 to 0 (for details, refer to 18.5.7 Forced termination by software).

Remark This is an example where a software trigger is used as a DMA start source.

If ACK is not transmitted and if only data is consecutively received from UART, the UART reception end interrupt (INTSR0) can be used to start DMA for data reception.

18.5.6 Holding DMA transfer pending by DWAITn

When DMA transfer is started, transfer is performed while an instruction is executed. At this time, the operation of the CPU is stopped and delayed for the duration of 2 clocks. If this poses a problem to the operation of the set system, a DMA transfer can be held pending by setting the DWAITn bit to 1. The DMA transfer for a transfer trigger that occurred while DMA transfer was held pending is executed after the pending status is canceled. However, because only one transfer trigger can be held pending for each channel, even if multiple transfer triggers occur for one channel during the pending status, only one DMA transfer is executed after the pending status is canceled.

To output a pulse with a width of 10 clocks of the operating frequency from the P10 pin, for example, the clock width increases to 12 if a DMA transfer is started midway. In this case, the DMA transfer can be held pending by setting the DWAITn bit to 1.

After setting the DWAITn bit to 1, it takes two clocks until a DMA transfer is held pending.




Figure 18-12. Example of Setting for Holding DMA Transfer Pending by DWAITn

Caution When DMA transfer is held pending while using both DMA channels, be sure to held the DMA transfer pending for both channels (by setting DWAIT0 and DWAIT1 to 1). If the DMA transfer of one channel is executed while that of the other channel is held pending, DMA transfer might not be held pending for the latter channel.

RENESAS

Remarks 1. n: DMA channel number (n = 0, 1)

2. 1 clock: 1/fclk (fclk: CPU clock)

18.5.7 Forced termination by software

After DSTn is set to 0 by software, it takes up to 2 clocks until a DMA transfer is actually stopped and DSTn is set to 0. To forcibly terminate a DMA transfer by software without waiting for occurrence of the interrupt (INTDMAn) of DMAn, therefore, perform either of the following processes.


<When using one DMA channel>

- Set the DSTn bit to 0 (use DRCn = 80H to write with an 8-bit manipulation instruction) by software, confirm by polling that the DSTn bit has actually been cleared to 0, and then set the DENn bit to 0 (use DRCn = 00H to write with an 8bit manipulation instruction).
- Set the DSTn bit to 0 (use DRCn = 80H to write with an 8-bit manipulation instruction) by software and then set the DENn bit to 0 (use DRCn = 00H to write with an 8-bit manipulation instruction) two or more clocks after.

<When using both DMA channels>

 To forcibly terminate DMA transfer by software when using both DMA channels (by setting DSTn to 0), clear the DSTn bit to 0 after the DMA transfer is held pending by setting the DWAIT0 and DWAIT1 bits of both channels to 1. Next, clear the DWAIT0 and DWAIT1 bits of both channels to 0 to cancel the pending status, and then clear the DENn bit to 0.

Figure 18-13. Forced Termination of DMA Transfer (1/2)




Remarks 1. n: DMA channel number (n = 0, 1)


2. 1 clock: 1/fclk (fclk: CPU clock)

Figure 18-13. Forced Termination of DMA Transfer (2/2)

Example 3

- Procedure for forcibly terminating the DMA transfer for one channel if both channels are used
- Procedure for forcibly terminating the DMA transfer for both channels if both channels are used





Caution In example 3, the system is not required to wait two clock cycles after the DWAITn bit is set to 1. In addition, the system does not have to wait two clock cycles after clearing the DSTn bit to 0, because more than two clock cycles elapse from when the DSTn bit is cleared to 0 to when the DENn bit is cleared to 0.

Remarks 1. n: DMA channel number (n = 0, 1)

2. 1 clock: 1/fclk (fclk: CPU clock)

18.6 Cautions on Using DMA Controller

(1) Priority of DMA

During DMA transfer, a request from the other DMA channel is held pending even if generated. The pending DMA transfer is started after the ongoing DMA transfer is completed. If two DMA requests are generated at the same time, however, DMA channel 0 takes priority over DMA channel 1.

If a DMA request and an interrupt request are generated at the same time, the DMA transfer takes precedence, and then interrupt servicing is executed.

(2) DMA response time

The response time of DMA transfer is as follows.

Table 17-2. Response Time of DMA Transfer

	Minimum Time	Maximum Time
Response time	3 clocks	10 clocks ^{Note}

Note The maximum time necessary to execute an instruction from internal RAM is 16 clock cycles.

Cautions 1. The above response time does not include the two clock cycles required for a DMA transfer.

- 2. When executing a DMA pending instruction (see 18.6 (4)), the maximum response time is extended by the execution time of that instruction to be held pending.
- 3. Do not specify successive transfer triggers for a channel within a period equal to the maximum response time plus one clock cycle, because they might be ignored.

Remark 1 clock: 1/fclk (fclk: CPU clock)

(3) Operation in standby mode

The DMA controller operates as follows in the standby mode.

Table 18-3. DMA Operation in Standby Mode

Status	DMA Operation		
HALT mode	Normal operation		
STOP mode	Stops operation.		
	If DMA transfer and STOP instruction execution contend, DMA transfer may be		
	damaged. Therefore, stop DMA before executing the STOP instruction.		

(4) DMA pending instruction

Even if a DMA request is generated, DMA transfer is held pending immediately after the following instructions.

• CALL !addr16

<R> • CALL \$!addr20

• CALL !!addr20

• CALL rp

• CALLT [addr5]

• BRK

<R>


Bit manipulation instructions for registers IF0L, IF0H, IF1L, IF1H, IF2L, IF2H, MK0L, MK0H, MK1L, MK1H, MK2L, MK2H, PR00L, PR00H, PR01L, PR01H, PR02L, PR02H, PR10L, PR10H, PR11L, PR11H, PR12L, PR12H and PSW each.

(5) Operation if address in general-purpose register area or other than those of internal RAM area is specified

The address indicated by DRA0n is incremented during DMA transfer. If the address is incremented to an address in the general-purpose register area or exceeds the area of the internal RAM, the following operation is performed.

- In mode of transfer from SFR to RAM
 The data of that address is lost.
- In mode of transfer from RAM to SFR Undefined data is transferred to SFR.

In either case, malfunctioning may occur or damage may be done to the system. Therefore, make sure that the address is within the internal RAM area other than the general-purpose register area.



CHAPTER 19 INTERRUPT FUNCTIONS

<R>

		78K0R/LF3	78K0R/FG3	78K0R/LH3	
		80 pins	100 pins	128 pins	
Maskable	External	30	33	33	
interrupts	internal	8	12	13	

19.1 Interrupt Function Types

The following two types of interrupt functions are used.

(1) Maskable interrupts

These interrupts undergo mask control. Maskable interrupts can be divided into four priority groups by setting the priority specification flag registers (PR00L, PR00H, PR01L, PR01H, PR02L, PR02H, PR10L, PR10H, PR11H, PR12L, PR12H).

Multiple interrupt servicing can be applied to low-priority interrupts when high-priority interrupts are generated. If two or more interrupt requests, each having the same priority, are simultaneously generated, then they are processed according to the priority of vectored interrupt servicing. For the priority order, see **Table 19-1**.

A standby release signal is generated and STOP and HALT modes are released.

External interrupt requests and interrupt requests are provided as maskable interrupts.

(2) Software interrupt

This is a vectored interrupt generated by executing the BRK instruction. It is acknowledged even when interrupts are disabled. The software interrupt does not undergo interrupt priority control.

19.2 Interrupt Sources and Configuration

The interrupt sources consist of maskable interrupts and software interrupts. In addition, they also have up to five reset sources (see **Table 19-1**). The vector codes that store the program start address when branching due to the generation of a reset or various interrupt requests are two bytes each, so interrupts jump to a 64 K address of 00000H to 0FFFFH.

Table 19-1. Interrupt Source List (1/3)

Interrupt	Internal/	Basic	Default	Interrupt Source		Vector	LF	LG	LH
Type	External	Configuration Type Note 1	Priority ^{Note 2}	Name	Trigger	Table Address	3	3	3
Maskable	Internal	(A)	0	INTWDTI	Watchdog timer interval ^{Note 3} (75% of overflow time)	00004H	V	√	√
			1	INTLVI	Low-voltage detectionNote 4	00006H	$\sqrt{}$	√	$\sqrt{}$
	External	(B)	2	INTP0	Pin input edge detection	H80000	$\sqrt{}$	$\sqrt{}$	$\sqrt{}$
			3	INTP1		0000AH	$\sqrt{}$	√	
			4	INTP2		0000CH	$\sqrt{}$	$\sqrt{}$	
			5	INTP3		0000EH	$\sqrt{}$	$\sqrt{}$	
			6	INTP4		00010H	$\sqrt{}$	√	$\sqrt{}$
			7	INTP5		00012H	$\sqrt{}$	√	$\sqrt{}$
	Internal	(A)	8	INTST3	End of UART3 transmission	00014H	$\sqrt{}$	√	\checkmark
			9	INTSR3	End of UART3 reception	00016H	$\sqrt{}$	√	√
			10	INTSRE3	UART3 reception error occurrence	00018H	$\sqrt{}$	√	$\sqrt{}$
			11	INTDMA0	End of DMA0 transfer	0001AH	$\sqrt{}$	V	$\sqrt{}$
			12	INTDMA1	End of DMA1 transfer	0001CH	$\sqrt{}$	V	√
			13	INTST0	End of UART0 transmission	0001EH	_	√	√
				INTCSI00	End of CSI00 communication		_	V	√
			14	INTSR0	End of UART0 reception	00020H	_	V	√
				INTCSI01	End of CSI01 communication		_	_	√
			15	INTSRE0	CSI01/UART0 reception error occurrence	00022H	√	V	√
			16	INTST1	End of UART1 transmission	00024H	√	√	√
				INTCSI10	End of CSI10 communication		V	1	√
				INTIIC10	End of IIC10 communication		√	1	√
			17	INTSR1	End of UART1 reception	00026H	√	V	√
			18	INTSRE1	UART1 reception error occurrence	00028H	V	√	√
			19	INTIICA	End of IICA communication	0002AH	_	V	√
			20	INTTM00	End of timer channel 0 count or capture	0002CH	√	1	√

Notes 1. The default priority determines the sequence of interrupts if two or more maskable interrupts occur simultaneously. Zero indicates the highest priority and 45 indicates the lowest priority.

- 2. Basic configuration types (A) to (D) correspond to (A) to (D) in Figure 19-1.
- 3. When bit 7 (WDTINT) of the option byte (000C0H) is set to 1.
- 4. When bit 1 (LVIMD) of the low-voltage detection register (LVIM) is cleared to 0.

Table 19-1. Interrupt Source List (2/3)

Interrupt	Internal/	Basic	Default	Interrupt Source		Vector	LF	LG	LH
Туре	External	Configuration Type Note 1	Priority ^{Note 2}	Name	Trigger	Table Address	3	3	3
Maskable	Internal	(A)	21	INTTM01	End of timer channel 1 count or capture	0002EH	√	√	$\sqrt{}$
			22	INTTM02	End of timer channel 2 count or capture	00030H	$\sqrt{}$	√	$\sqrt{}$
			23	INTTM03	End of timer channel 3 count or capture	00032H	√	√	$\sqrt{}$
			24	INTAD	End of A/D conversion	00034H	√	√	$\sqrt{}$
			25	INTRTC	Fixed-cycle signal of real-time counter/alarm match detection	00036H	√	~	√
			26	INTRTCI	Interval signal detection of real-time counter	00038H	√	V	~
	External	(C)	27	INTKR	Key return signal detection	0003AH	_	-	$\sqrt{}$
	Internal	(A)	28	INTST2	End of UART2 transmission/	0003CH	√	√	√
				INTCSI20	End of CSI20 communication/		√	√	√
				INTIIC20	End of IIC20 communication		√	V	$\sqrt{}$
			29	INTSR2	End of UART2 reception	0003EH	$\sqrt{}$	$\sqrt{}$	$\sqrt{}$
			30	INTSRE2	UART2 reception error occurrence	00040H	√	√	$\sqrt{}$
			31	INTTM04	End of timer channel 4 count or capture	00042H	$\sqrt{}$	√	$\sqrt{}$
			32	INTTM05	End of timer channel 5 count or capture	00044H	$\sqrt{}$	$\sqrt{}$	$\sqrt{}$
			33	INTTM06	End of timer channel 6 count or capture	00046H	√	√	$\sqrt{}$
			34	INTTM07	End of timer channel 7 count or capture	00048H	√	√	$\sqrt{}$
	External	(B)	35	INTP6	Pin input edge detection	0004AH	√	√	$\sqrt{}$
			36	INTP7		0004CH	√	√	$\sqrt{}$
			37	INTP8		0004EH	-	√	$\sqrt{}$
			38	INTP9		00050H	-	√	$\sqrt{}$
			39	INTP10		00052H	_	$\sqrt{}$	$\sqrt{}$
			40	INTP11		00054H	_	$\sqrt{}$	$\sqrt{}$

Notes 1. The default priority determines the sequence of interrupts if two or more maskable interrupts occur simultaneously. Zero indicates the highest priority and 45 indicates the lowest priority.

2. Basic configuration types (A) to (D) correspond to (A) to (D) in Figure 19-1.


Table 19-1. Interrupt Source List (3/3)

Interrupt	Internal/	Basic	Default		Interrupt Source	Vector	LF	LG	LH
Туре	External	Configuration Type Note 1	Priority ^{Note 2}	Name	Trigger	Table Address	3	3	3
Maskable	Internal	(A)	41	INTTM10	End of timer channel 10 count or capture	00056H	√	√	√
			42	INTTM11	End of timer channel 11 count or capture	00058H	√	√	√
			43	INTTM12	End of timer channel 12 count or capture	0005AH	√	√	√
			44	INTTM13	End of timer channel 13 count or capture	0005CH	√	~	√
			45	INTMD	End of multiply/divide operation	0005EH	√	$\sqrt{}$	√
Software	ı	(D)	-	BRK	Execution of BRK instruction	0007EH	√	$\sqrt{}$	√
Reset	-	-	-	RESET	RESET pin input	00000H	√	$\sqrt{}$	√
				POC	Power-on-clear		$\sqrt{}$	~	√
				LVI	Low-voltage detection ^{Note 3}		√	V	V
				WDT	Overflow of watchdog timer		√	$\sqrt{}$	V
				TRAP	Execution of illegal instruction Note 4		√	\checkmark	$\sqrt{}$


- **Notes 1.** The default priority determines the sequence of interrupts if two or more maskable interrupts occur simultaneously. Zero indicates the highest priority and 45 indicates the lowest priority.
 - 2. Basic configuration types (A) to (D) correspond to (A) to (D) in Figure 19-1.
 - 3. When bit 1 (LVIMD) of the low-voltage detection register (LVIM) is set to 1.
 - 4. When the instruction code in FFH is executed.
 Reset by the illegal instruction execution not issued by emulation with the in-circuit emulator or on-chip debug emulator.

Figure 19-1. Basic Configuration of Interrupt Function (1/2)

(A) Internal maskable interrupt



(B) External maskable interrupt (INTPn)




IF: Interrupt request flag
IE: Interrupt enable flag
ISP0: In-service priority flag 0
ISP1: In-service priority flag 1
MK: Interrupt mask flag


PR0: Priority specification flag 0
PR1: Priority specification flag 1

Figure 19-1. Basic Configuration of Interrupt Function (2/2)

(C) External maskable interrupt (INTKR)



(D) Software interrupt



IF: Interrupt request flag
 IE: Interrupt enable flag
 ISP0: In-service priority flag 0
 ISP1: In-service priority flag 1
 MK: Interrupt mask flag

PR0: Priority specification flag 0
PR1: Priority specification flag 1

19.3 Registers Controlling Interrupt Functions

The following 6 types of registers are used to control the interrupt functions.

- Interrupt request flag registers (IF0L, IF0H, IF1L, IF1H, IF2L, IF2H)
- Interrupt mask flag registers (MK0L, MK0H, MK1L, MK1H, MK2L, MK2H)
- Priority specification flag registers (PR00L, PR00H, PR01L, PR01H, PR02L, PR02H, PR10L, PR10H, PR11L, PR11H, PR12L, PR12H)
- External interrupt rising edge enable registers (EGP0, EGP1)
- External interrupt falling edge enable registers (EGN0, EGN1)
- Program status word (PSW)

Table 19-2 shows a list of interrupt request flags, interrupt mask flags, and priority specification flags corresponding to interrupt request sources.

LF3 LG3 LH3 Interrupt Interrupt Request Flag Interrupt Mask Flag **Priority Specification Flag** Source Register Register Register $\sqrt{}$ V INTWDTI **WDTIIF** IF0L **WDTIMK** MK0L WDTIPR0, WDTIPR1 PR00L. PR10L $\sqrt{}$ $\sqrt{}$ $\sqrt{}$ INTLVI LVIIF LVIMK LVIPR0, LVIPR1 $\sqrt{}$ $\sqrt{}$ $\sqrt{}$ INTP0 PIF0 PMK0 PPR00, PPR10 $\sqrt{}$ $\sqrt{}$ INTP1 PIF1 PMK1 PPR01, PPR11 $\sqrt{}$ $\sqrt{}$ $\sqrt{}$ INTP2 PIF2 PMK2 PPR02, PPR12 PMK3 $\sqrt{}$ $\sqrt{}$ $\sqrt{}$ INTP3 PIF3 PPR03, PPR13 $\sqrt{}$ $\sqrt{}$ $\sqrt{}$ INTP4 PIF4 PMK4 PPR04, PPR14 $\sqrt{}$ $\sqrt{}$ INTP5 PIF5 PMK5 PPR05, PPR15 $\sqrt{}$ $\sqrt{}$ $\sqrt{}$ INTST3 IF0H STMK3 MK0H STPR03, STPR13 STIF3 PR00H. PR10H $\sqrt{}$ $\sqrt{}$ $\sqrt{}$ INTSR3 SRIF3 SRMK3 SRPR03, SRPR13 $\sqrt{}$ **INTSRE3** SREMK3 $\sqrt{}$ V SREIF3 SREPR03, SREPR13 $\sqrt{}$ **INTDMA0** DMAIF0 DMAMK0 DMAPR00. DMAPR10 $\sqrt{}$ $\sqrt{}$ $\sqrt{}$ INTDMA1 DMAIF1 DMAMK1 DMAPR01, DMAPR11 INTST0 Note 1 STIF0 Note 1 STMK0 Note 1 STPR00, STPR10 Note 1 CSIMK00 Note 1 INTCSI00 Note 1 CSIIF00 Note 1 CSIPR000, CSIPR100 Note1 $\sqrt{}$ $\sqrt{}$ INTSR0 Note 2 SRIF0 Note 2 SRMK0 Note 2 SRPR00, SRPR10 Note 2 INTCSI01 Note 2 CSIIF01 Note 2 CSIMK01 Note 2 CSIPR001, CSIPR101 Note2 $\sqrt{}$ **INTSRE0** SREIF0 SREMK0 SREPR00, SREPR10

Table 19-2. Flags Corresponding to Interrupt Request Sources (1/2)

- **Notes 1.** Do not use UART0 and CSI00 at the same time because they share flags for the interrupt request sources. If one of the interrupt sources INTST0 and INTCSI00 is generated, bit 5 of IF1H is set to 1. Bit 5 of MK0H, PR00H, and PR10H supports these two interrupt sources.
 - 2. Do not use UART0 and CSI01 at the same time because they share flags for the interrupt request sources. If one of the interrupt sources INTSR0 and INTCSI01 is generated, bit 6 of IF0H is set to 1. Bit 6 of MK0H, PR00H, and PR10H supports these two interrupt sources.

LF3 LH3 LG3 Interrupt Interrupt Request Flag Interrupt Mask Flag **Priority Specification Flag** Source Register Register Register INTST1 Note 1 STIF1 Note 1 STMK1^{Note 1} STPR01, STPR11Note 1 IF1L MK1L PR01L, PR11L INTCSI10^{Note 1} CSIIF10^{Note 1} CSIMK10^{Note 1} CSIPR010, CSIPR110Note1 $\sqrt{}$ $\sqrt{}$ INTIIC10^{Note 1} IICIF10^{Note 1} IICMK10^{Note 1} $\sqrt{}$ IICPR010, IICPR110Note1 $\sqrt{}$ $\sqrt{}$ INTSR1 SRIF1 SRMK1 SRPR01, SRPR11 $\sqrt{}$ $\sqrt{}$ $\sqrt{}$ INTSRE1 SREMK1 SRFIF1 SREPR01, SREPR11 $\sqrt{}$ INTIICA **IICAIF IICAMK** IICAPR0, IICAPR1 $\sqrt{}$ INTTM00 TMIF00 TMMK00 V V TMPR000, TMPR100 INTTM01 TMIF01 TMMK01 TMPR001, TMPR101 $\sqrt{}$ $\sqrt{}$ $\sqrt{}$ TMMK02 TMPR002, TMPR102 INTTM02 TMIF02 $\sqrt{}$ INTTM03 TMIF03 TMMK03 TMPR003, TMPR103 IF1H PR01H 1 $\sqrt{}$ $\sqrt{}$ MK1H **INTAD ADIF ADMK** ADPR0, ADPR1 PR11H $\sqrt{}$ $\sqrt{}$ **INTRTC RTCIF RTCMK** RTCPR0, RTCPR1 $\sqrt{}$ $\sqrt{}$ **RTCIIF RTCIMK** INTRTCI RTCIPR0, RTCIPR1 V **INTKR KRIF KRMK** KRPR0, KRPR1 INTST2^{Note 2} STIF2Note 2 STMK2^{Note 2} $\sqrt{}$ $\sqrt{}$ $\sqrt{}$ STPR02, STPR12Note 2 INTCSI20Note 2 CSIIF20Note 2 CSIMK20^{Note 2} CSIPR020, CSIPR120Note2 INTIIC20^{Note 2} IICIF20^{Note 2} IICMK20^{Note 2} IICPR020, IICPR120^{Note 2} $\sqrt{}$ $\sqrt{}$ $\sqrt{}$ $\sqrt{}$ $\sqrt{}$ INTSR2 SRMK2 SRIF2 SRPR02, SRPR12 $\sqrt{}$ $\sqrt{}$ $\sqrt{}$ **INTSRE2** SREIF2 SREMK2 SREPR02, SREPR12 INTTM04 TMIF04 TMMK04 TMPR004, TMPR104 $\sqrt{}$ $\sqrt{}$ INTTM05 TMIF05 IF2L TMMK05 MK2L **TMPR005, TMPR105** PR02L, PR12L $\sqrt{}$ V TMMK06 TMPR006, TMPR106 INTTM06 TMIF06 $\sqrt{}$ $\sqrt{}$ $\sqrt{}$ INTTM07 TMIF07 TMMK07 TMPR007, TMPR107 $\sqrt{}$ INTP6 PMK6 $\sqrt{}$ PIF6 PPR06, PPR16 $\sqrt{}$ $\sqrt{}$ INTP7 PIF7 PMK7 PPR07, PPR17 $\sqrt{}$ $\sqrt{}$ PMK8 INTP8 PIF8 PPR08, PPR18 $\sqrt{}$ PMK9 INTP9 PIF9 PPR09, PPR19 INTP10 PMK10 V V PIF10 PPR010, PPR110 INTP11 PIF11 IF2H PMK11 MK2H PPR011, PPR111 PR02H. PR12H $\sqrt{}$ $\sqrt{}$ $\sqrt{}$ TMMK10 INTTM10 TMIF₁₀ TMPR010, TMPR110 $\sqrt{}$ $\sqrt{}$ $\sqrt{}$ TMMK11 INTTM11 TMIF11 TMPR011, TMPR111 $\sqrt{}$ TMIF12 $\sqrt{}$ $\sqrt{}$ INTTM12 TMMK12 TMPR012, TMPR112 INTTM13 TMIF13 TMMK13 **TMPR013, TMPR113** MDIF

Table 19-2. Flags Corresponding to Interrupt Request Sources (2/2)

Notes 1. Do not use UART1, CSI10, and IIC10 at the same time because they share flags for the interrupt request sources. If one of the interrupt sources INTST1, INTCSI10, and INTIIC10 is generated, bit 0 of IF1L is set to 1. Bit 0 of MK1L, PR01L, and PR11L supports these three interrupt sources.

MDMK

MDPR0, MDPR1

2. Do not use UART2, CSI20, and IIC20 at the same time because they share flags for the interrupt request sources. If one of the interrupt sources INTST2, INTCSI20, and INTIIC20 is generated, bit 4 of IF1H is set to 1. Bit 4 of MK1H, PR01H, and PR11H supports these three interrupt sources.

INTMD

(1) Interrupt request flag registers (IF0L, IF0H, IF1L, IF1H, IF2L, IF2H)

The interrupt request flags are set to 1 when the corresponding interrupt request is generated or an instruction is executed. They are cleared to 0 when an instruction is executed upon acknowledgment of an interrupt request or upon reset signal generation.

When an interrupt is acknowledged, the interrupt request flag is automatically cleared and then the interrupt routine is entered.

IF0L, IF0H, IF1L, IF1H, IF2L, and IF2H can be set by a 1-bit or 8-bit memory manipulation instruction. When IF0L and IF0H, IF1L and IF1H, and IF2L and IF2H are combined to form 16-bit registers IF0, IF1, and IF2, they can be set by a 16-bit memory manipulation instruction.

Reset signal generation clears these registers to 00H.

- Cautions 1. When operating a timer, serial interface, or A/D converter after standby release, operate it once after clearing the interrupt request flag. An interrupt request flag may be set by noise.
 - 2. When manipulating a flag of the interrupt request flag register, use a 1-bit memory manipulation instruction (CLR1). When describing in C language, use a bit manipulation instruction such as "IF0L.0 = 0;" or "_asm("cIr1 IF0L, 0");" because the compiled assembler must be a 1-bit memory manipulation instruction (CLR1).

If a program is described in C language using an 8-bit memory manipulation instruction such as "IFOL &= 0xfe;" and compiled, it becomes the assembler of three instructions.

mov a, IF0L and a. #0FEH mov IF0L. a

In this case, even if the request flag of another bit of the same interrupt request flag register (IF0L) is set to 1 at the timing between "mov a, IF0L" and "mov IF0L, a", the flag is cleared to 0 at "mov IF0L, a". Therefore, care must be exercised when using an 8-bit memory manipulation instruction in C language.

Remark If an instruction that writes data to this register is executed, the number of instruction execution clocks increases by 2 clocks.

Figure 19-2. Format of Interrupt Request Flag Registers (IF0L, IF0H, IF1L, IF1H, IF2L, IF2H) (78K0R/LF3)

Address: FF	FE0H After	reset: 00H	R/W					
Symbol	<7>	<6>	<5>	<4>	<3>	<2>	<1>	<0>
IF0L	PIF5	PIF4	PIF3	PIF2	PIF1	PIF0	LVIIF	WDTIIF
Address: FF	FE1H After	reset: 00H	R/W					
Symbol	<7>	6	5	<4>	<3>	<2>	<1>	<0>
IF0H	SREIF0	0	0	DMAIF1	DMAIF0	SREIF3	SRIF3	STIF3
Address: FF	FE2H After	reset: 00H	R/W					
Symbol	<7>	<6>	<5>	<4>	3	<2>	<1>	<0>
IF1L	TMIF03	TMIF02	TMIF01	TMIF00	0	SREIF1	SRIF1	CSIIF10
								IICIF10
								STIF1
Adduses [[]	FF011 A#==		DAM					
Address: FF		reset: 00H	R/W					
Symbol	<7>	<6>	<5>	<4>	3	<2>	<1>	<0>
IF1H	TMIF04	SREIF2	SRIF2	CSIIF20	0	RTCIIF	RTCIF	ADIF
				IICIF20 STIF2				
				02				
Address: FF	FD0H After	reset: 00H	R/W					
Symbol	7	6	5	<4>	<3>	<2>	<1>	<0>
IF2L	0	0	0	PIF7	PIF6	TMIF07	TMIF06	TMIF05
Address: FF	FD1H After	reset: 00H	R/W					
Symbol	7	6	<5>	<4>	<3>	<2>	<1>	0
IF2H	0	0	MDIF	TMIF13	TMIF12	TMIF11	TMIF10	0
	XXIFX			Inte	rrupt request	flag		
	0	No interrupt	request signa	al is generated				
	1	Interrupt red	quest is genera	ated, interrupt	request statu	s		

Caution Be sure to clear bits 5, 6 of IF0H, bit 3 of IF1L, bit 3 of IF1H, bits 5 to 7 of IF2L, bits 0, 6, 7 of IF2H to 0.

Figure 19-3. Format of Interrupt Request Flag Registers (IF0L, IF0H, IF1L, IF1H, IF2L, IF2H) (78K0R/LG3)

Address: FF	FE0H After	reset: 00H	R/W					
Symbol	<7>	<6>	<5>	<4>	<3>	<2>	<1>	<0>
IF0L	PIF5	PIF4	PIF3	PIF2	PIF1	PIF0	LVIIF	WDTIIF
			•	•				
Address: FF	FE1H After	reset: 00H	R/W					
Symbol	<7>	<6>	<5>	<4>	<3>	<2>	<1>	<0>
IF0H	SREIF0	SRIF0	CSIIF00 STIF0	DMAIF1	DMAIF0	SREIF3	SRIF3	STIF3
Address: FF	FE2H After	reset: 00H	R/W					
Symbol	<7>	<6>	<5>	<4>	<3>	<2>	<1>	<0>
IF1L	TMIF03	TMIF02	TMIF01	TMIF00	IICAIF	SREIF1	SRIF1	CSIIF10 IICIF10 STIF1
		I.	ı	l		1	l	
Address: FFI	FE3H After	reset: 00H	R/W					
Symbol	<7>	<6>	<5>	<4>	3	<2>	<1>	<0>
IF1H	TMIF04	SREIF2	SRIF2	CSIIF20 IICIF20 STIF2	0	RTCIIF	RTCIF	ADIF
Address: FF	FD0H After	reset: 00H	R/W					
Symbol	<7>	<6>	<5>	<4>	<3>	<2>	<1>	<0>
IF2L	PIF10	PIF9	PIF8	PIF7	PIF6	TMIF07	TMIF06	TMIF05
Address: FF	FD1H After	reset: 00H	R/W					
Symbol	7	6	<5>	<4>	<3>	<2>	<1>	<0>
IF2H	0	0	MDIF	TMIF13	TMIF12	TMIF11	TMIF10	PIF11
	XXIFX			Inte	rrupt request	flag		
	0	No interrupt	request signa	ıl is generated				
	l .	I						

Interrupt request is generated, interrupt request status

Caution Be sure to clear bit 3 of IF1H, bits 6, 7 of IF2H to 0.

Figure 19-4. Format of Interrupt Request Flag Registers (IF0L, IF0H, IF1L, IF1H, IF2L, IF2H) (78K0R/LH3)

Address: FFI	FE0H After	reset: 00H	R/W					
Symbol	<7>	<6>	<5>	<4>	<3>	<2>	<1>	<0>
IF0L	PIF5	PIF4	PIF3	PIF2	PIF1	PIF0	LVIIF	WDTIIF
Address: FFI	FE1H After	reset: 00H	R/W					
Symbol	<7>	<6>	<5>	<4>	<3>	<2>	<1>	<0>
IF0H	SREIF0	CSIIF01 SRIF0	CSIIF00 STIF0	DMAIF1	DMAIF0	SREIF3	SRIF3	STIF3
Address: FFI	FE2H After	reset: 00H	R/W					
Symbol	<7>	<6>	<5>	<4>	<3>	<2>	<1>	<0>
IF1L	TMIF03	TMIF02	TMIF01	TMIF00	IICAIF	SREIF1	SRIF1	CSIIF10 IICIF10 STIF1
Address: FFI	FE3H After	reset: 00H	R/W					
Symbol	<7>	<6>	<5>	<4>	<3>	<2>	<1>	<0>
IF1H	TMIF04	SREIF2	SRIF2	CSIIF20 IICIF20 STIF2	KRIF	RTCIIF	RTCIF	ADIF
Address: FFI	FD0H After	reset: 00H	R/W					
Symbol	<7>	<6>	<5>	<4>	<3>	<2>	<1>	<0>
IF2L	PIF10	PIF9	PIF8	PIF7	PIF6	TMIF07	TMIF06	TMIF05
Address: FFI	FD1H After	reset: 00H	R/W					
Symbol	7	6	<5>	<4>	<3>	<2>	<1>	<0>
IF2H	0	0	MDIF	TMIF13	TMIF12	TMIF11	TMIF10	PIF11
		1						
	XXIFX			Inte	rrupt request	flag		
	0	No interrupt	request signa	l is generated				
	1	Interrupt rec	juest is genera	ated, interrupt	request status	S		

Caution Be sure to clear bits 6, 7 of IF2H to 0.

(2) Interrupt mask flag registers (MK0L, MK0H, MK1L, MK1H, MK2L, MK2H)

The interrupt mask flags are used to enable/disable the corresponding maskable interrupt servicing.

MK0L, MK0H, MK1L, MK1H, MK2L, and MK2H can be set by a 1-bit or 8-bit memory manipulation instruction. When MK0L and MK0H, MK1L and MK1H, and MK2L and MK2H are combined to form 16-bit registers MK0, MK1, and MK2, they can be set by a 16-bit memory manipulation instruction.

Reset signal generation sets these registers to FFH.

Remark If an instruction that writes data to this register is executed, the number of instruction execution clocks increases by 2 clocks.

Figure 19-5. Format of Interrupt Mask Flag Registers (MK0L, MK0H, MK1L, MK1H, MK2L, MK2H) (78K0R/LF3)

Cumbal								
Symbol	<7>	<6>	<5>	<4>	<3>	<2>	<1>	<0>
MK0L	PMK5	PMK4	PMK3	PMK2	PMK1	PMK0	LVIMK	WDTIMK
Address: FF	FE5H After	reset: FFH	R/W					
Symbol	<7>	6	5	<4>	<3>	<2>	<1>	<0>
MK0H	SREMK0	1	1	DMAMK1	DMAMK0	SREMK3	SRMK3	STMK3
Address: FF	FE6H After	reset: FFH	R/W					
Symbol	<7>	<6>	<5>	<4>	3	<2>	<1>	<0>
MK1L	TMMK03	TMMK02	TMMK01	TMMK00	1	SREMK1	SRMK1	CSIMK10 IICMK10 STMK1
Address: FF Symbol	FE7H After	reset: FFH <6>	R/W <5>	<4>	3	<2>	<1>	<0>
MK1H	TMMK04	SREMK2	SRMK2	CSIMK20	1	RTCIMK	RTCMK	ADMK
				IICMK20 STMK2				
Address: FF	FD4H After	reset: FFH	R/W					
Address: FF Symbol	FD4H After	reset: FFH	R/W 5		<3>	<2>	<1>	<0>
				STMK2	<3> PMK6	<2> TMMK07	<1> TMMK06	<0> TMMK05
Symbol	7	6	5	STMK2			· · · ·	1.4.
Symbol MK2L	7	6 1	5	STMK2			· · · ·	1.4.
Symbol MK2L Address: FF	7 1 FD5H After	6 1 reset: FFH	5 1 R/W	STMK2 <4> PMK7	PMK6	TMMK07	ТММК06	TMMK05
Symbol MK2L Address: FF Symbol	7 1 FD5H After	6 1 reset: FFH 6	5 1 R/W <5>	STMK2 <4> PMK7 <4> TMMK13	PMK6	TMMK07 <2> TMMK11	TMMK06 <1>	TMMK05
Symbol MK2L Address: FF Symbol	7 1 FD5H After 7 1	6 1 reset: FFH 6 1	5 1 R/W <5>	<4> PMK7 <4> TMMK13	PMK6 <3> TMMK12	TMMK07 <2> TMMK11	TMMK06 <1>	TMMK05

Caution Be sure to set bits 5, 6 of MK0H, bit 3 of MK1L, bit 3 of MK1H, bits 5 to 7 of MK2L, bits 0, 6, 7 of MK2H to 1.

Figure 19-6. Format of Interrupt Mask Flag Registers (MK0L, MK0H, MK1L, MK1H, MK2L, MK2H) (78K0R/LG3)

Address: FF	FE4H After	reset: FFH	R/W					
Symbol	<7>	<6>	<5>	<4>	<3>	<2>	<1>	<0>
MK0L	PMK5	PMK4	PMK3	PMK2	PMK1	PMK0	LVIMK	WDTIMK
Address: FF	FE5H After	reset: FFH	R/W					
Symbol	<7>	<6>	<5>	<4>	<3>	<2>	<1>	<0>
MK0H	SREMK0	SRMK0	CSIMK00 STMK0	DMAMK1	DMAMK0	SREMK3	SRMK3	STMK3
Address: FF	FE6H After	reset: FFH	R/W					
Symbol	<7>	<6>	<5>	<4>	<3>	<2>	<1>	<0>
MK1L	TMMK03	TMMK02	TMMK01	TMMK00	IICAMK	SREMK1	SRMK1	CSIMK10 IICMK10 STMK1
Address: FF		reset: FFH	R/W					
Symbol	.7·	. • • • • • • • • • • • • • • • • • • •	.E.					
Symbol	<7>	<6>	<5>	<4>	3	<2>	<1>	<0>
MK1H	TMMK04	SREMK2	SRMK2	CSIMK20 IICMK20 STMK2	1	<2> RTCIMK	RTCMK	<0> ADMK
•	TMMK04	l		CSIMK20 IICMK20				
MK1H	TMMK04	SREMK2	SRMK2	CSIMK20 IICMK20				
MK1H Address: FFI	TMMK04 FD4H After	SREMK2	SRMK2	CSIMK20 IICMK20 STMK2	1	RTCIMK	RTCMK	ADMK
MK1H Address: FFI	TMMK04 FD4H After <7> PMK10	SREMK2 reset: FFH <6>	SRMK2 R/W <5>	CSIMK20 IICMK20 STMK2	1 <3>	RTCIMK	RTCMK	ADMK
MK1H Address: FFI Symbol MK2L	TMMK04 FD4H After <7> PMK10	reset: FFH <6> PMK9	SRMK2 R/W <5> PMK8	CSIMK20 IICMK20 STMK2	1 <3>	RTCIMK	RTCMK	ADMK
MK1H Address: FFI Symbol MK2L Address: FFI	TMMK04 FD4H After <7> PMK10 FD5H After	reset: FFH <6> PMK9 reset: FFH	R/W <5> PMK8	CSIMK20 IICMK20 STMK2 STMK2	1 <3> PMK6	RTCIMK <2> TMMK07	RTCMK <1> TMMK06	ADMK <0> TMMK05
MK1H Address: FFI Symbol MK2L Address: FFI Symbol	TMMK04 FD4H After <7> PMK10 FD5H After 7	reset: FFH <6> PMK9 reset: FFH 6	R/W <5> PMK8 R/W <5>	CSIMK20 IICMK20 STMK2 <4> PMK7	1 <3> PMK6	<2> TMMK07	<1> TMMK06	<0> TMMK05
MK1H Address: FFI Symbol MK2L Address: FFI Symbol	TMMK04 FD4H After <7> PMK10 FD5H After 7	reset: FFH <6> PMK9 reset: FFH 6	R/W <5> PMK8 R/W <5>	CSIMK20 IICMK20 STMK2 <4> PMK7	1 <3> PMK6	<2> TMMK07 <2> TMMK11	<1> TMMK06	<0> TMMK05
MK1H Address: FFI Symbol MK2L Address: FFI Symbol	TMMK04 FD4H After <7> PMK10 FD5H After 7	reset: FFH <6> PMK9 reset: FFH 6 1	R/W <5> PMK8 R/W <5>	CSIMK20 IICMK20 STMK2 <4> PMK7 <4> TMMK13	<3> PMK6 <3> TMMK12	<2> TMMK07 <2> TMMK11	<1> TMMK06	<0> TMMK05

Caution Be sure to set bit 3 of MK1H, bits 6, 7 of MK2H to 1.

Figure 19-7. Format of Interrupt Mask Flag Registers (MK0L, MK0H, MK1L, MK1H, MK2L, MK2H) (78K0R/LH3)

Address: FF	FE4H After	reset: FFH	R/W					
Symbol	<7>	<6>	<5>	<4>	<3>	<2>	<1>	<0>
MK0L	PMK5	PMK4	PMK3	PMK2	PMK1	PMK0	LVIMK	WDTIMK
Address: FF	FE5H After	reset: FFH	R/W					
Symbol	<7>	<6>	<5>	<4>	<3>	<2>	<1>	<0>
MK0H	SREMK0	CSIMK01 SRMK0	CSIMK00 STMK0	DMAMK1	DMAMK0	SREMK3	SRMK3	STMK3
Address: FF		reset: FFH	R/W					
Symbol	<7>	<6>	<5>	<4>	<3>	<2>	<1>	<0>
MK1L	TMMK03	TMMK02	TMMK01	TMMK00	IICAMK	SREMK1	SRMK1	CSIMK10 IICMK10 STMK1
Address: FF	FE7H After	reset: FFH	R/W					
Symbol	<7>	<6>	<5>	<4>	<3>	<2>	<1>	<0>
Symbol MK1H	<7>	<6> SREMK2	<5> SRMK2	<4> CSIMK20 IICMK20 STMK2	<3> KRMK	<2> RTCIMK	<1> RTCMK	<0> ADMK
,	TMMK04	l		CSIMK20 IICMK20				i i
MK1H	TMMK04	SREMK2	SRMK2	CSIMK20 IICMK20				i i
MK1H Address: FFI	TMMK04 FD4H After	SREMK2	SRMK2	CSIMK20 IICMK20 STMK2	KRMK	RTCIMK	RTCMK	ADMK
MK1H Address: FFI	TMMK04 FD4H After <7> PMK10	SREMK2 reset: FFH <6>	SRMK2 R/W <5>	CSIMK20 IICMK20 STMK2	KRMK	RTCIMK	RTCMK	ADMK
MK1H Address: FFI Symbol MK2L	TMMK04 FD4H After <7> PMK10	reset: FFH <6> PMK9	SRMK2 R/W <5> PMK8	CSIMK20 IICMK20 STMK2	KRMK	RTCIMK	RTCMK	ADMK
MK1H Address: FFI Symbol MK2L Address: FFI	TMMK04 FD4H After <7> PMK10 FD5H After	reset: FFH <6> PMK9 reset: FFH	R/W <5> PMK8	CSIMK20 IICMK20 STMK2 STMK2	KRMK <3> PMK6	RTCIMK <2> TMMK07	RTCMK <1> TMMK06	ADMK <0> TMMK05
MK1H Address: FFI Symbol MK2L Address: FFI Symbol	TMMK04 FD4H After <7> PMK10 FD5H After 7	reset: FFH <6> PMK9 reset: FFH 6	R/W <5> PMK8 R/W <5>	CSIMK20 IICMK20 STMK2 <4> PMK7	<3> PMK6	<2> TMMK07	<1> TMMK06	<0> TMMK05 <0>
MK1H Address: FFI Symbol MK2L Address: FFI Symbol	TMMK04 FD4H After <7> PMK10 FD5H After 7	reset: FFH <6> PMK9 reset: FFH 6	R/W <5> PMK8 R/W <5>	CSIMK20 IICMK20 STMK2 <4>> PMK7 <4>> TMMK13	<3> PMK6	<2> TMMK07 <2> TMMK11	<1> TMMK06	<0> TMMK05 <0>
MK1H Address: FFI Symbol MK2L Address: FFI Symbol	TMMK04 FD4H After <7> PMK10 FD5H After 7	reset: FFH <6> PMK9 reset: FFH 6 1	R/W <5> PMK8 R/W <5>	CSIMK20 IICMK20 STMK2 <4> PMK7 <4> TMMK13	<3> PMK6 <3> TMMK12	<2> TMMK07 <2> TMMK11	<1> TMMK06	<0> TMMK05 <0>

Caution Be sure to set bits 6, 7 of MK2H to 1.

(3) Priority specification flag registers (PR00L, PR00H, PR01L, PR01H, PR02L, PR02H, PR10L, PR10H, PR11L, PR11H, PR12L, PR12H)

The priority specification flag registers are used to set the corresponding maskable interrupt priority level. A priority level is set by using the PR0xy and PR1xy registers in combination (xy = 0L, 0H, 1L, 1H, 2L, or 2H). PR00L, PR00H, PR01L, PR01H, PR02L, PR02H, PR10L, PR10H, PR11L, PR11H, PR12L, and PR12H can be set by a 1-bit or 8-bit memory manipulation instruction. If PR00L and PR00H, PR01L and PR01H, PR02L and PR02H, PR10L and PR10H, PR11L and PR11H, and PR12L and PR12H are combined to form 16-bit registers PR00, PR01, PR02, PR10, PR11, and PR12, they can be set by a 16-bit memory manipulation instruction. Reset signal generation sets these registers to FFH.

Remark If an instruction that writes data to this register is executed, the number of instruction execution clocks increases by 2 clocks.

Figure 19-8. Format of Priority Specification Flag Registers (PR00L, PR00H, PR01L, PR01H, PR02L, PR02H, PR10L, PR10H, PR11L, PR11H, PR12L, PR12H) (78K0R/LF3) (1/2)

Address: FFI	FE8H After	reset: FFH	R/W					
Symbol	<7>	<6>	<5>	<4>	<3>	<2>	<1>	<0>
PR00L	PPR05	PPR04	PPR03	PPR02	PPR01	PPR00	LVIPR0	WDTIPR0
·								
Address: FFF	FECH After	reset: FFH	R/W					
Symbol	<7>	<6>	<5>	<4>	<3>	<2>	<1>	<0>
PR10L	PPR15	PPR14	PPR13	PPR12	PPR11	PPR10	LVIPR1	WDTIPR1
Address: FFF	FE9H After	reset: FFH	R/W					
Symbol	<7>	6	5	<4>	<3>	<2>	<1>	<0>
PR00H	SREPR00	1	1	DMAPR01	DMAPR00	SREPR03	SRPR03	STPR03
Address: FFF	FEDH After	reset: FFH	R/W					
Symbol	<7>	6	5	<4>	<3>	<2>	<1>	<0>
PR10H	SREPR10	1	1	DMAPR11	DMAPR10	SREPR13	SRPR13	STPR13
Address: FFI	FEAH After	reset: FFH	R/W					
Symbol	<7>	<6>	<5>	<4>	3	<2>	<1>	<0>
PR01L	TMPR003	TMPR002	TMPR001	TMPR000	1	SREPR01	SRPR01	CSIPR010
								IICPR010 STPR01
								SIPRUI
Address: FFF	FFFH Δftor	reset: FFH	R/W					
Symbol	<7>	<6>	<5>	<4>	3	<2>	<1>	<0>
PR11L	TMPR103	TMPR102	TMPR101	TMPR100	1	SREPR11	SRPR11	CSIPR110
FNIIL	INITHIUS	I WIFT IUZ	INICHIUI	INICHIOO	ı ı	SNEFNII	SHEHII	IICPR110
								STPR11

Caution Be sure to set bits 5, 6 of PR00H and PR10H, bit 3 of PR01L and PR11L to 1.

Figure 19-8. Format of Priority Specification Flag Registers (PR00L, PR00H, PR01L, PR01H, PR02L, PR02H, PR10L, PR10H, PR11L, PR11H, PR12L, PR12H) (78K0R/LF3) (2/2)

Address: FF	FEBH After	reset: FFH	R/W					
Symbol	<7>	<6>	<5>	<4>	3	<2>	<1>	<0>
PR01H	TMPR004	SREPR02	SRPR02	CSIPR020 IICPR020 STPR02	1	RTCIPR0	RTCPR0	ADPR0
Address: FF	FEFH After	reset: FFH	R/W					
Symbol	<7>	<6>	<5>	<4>	3	<2>	<1>	<0>
PR11H	TMPR104	SREPR12	SRPR12	CSIPR120 IICPR120 STPR12	1	RTCIPR1	RTCPR1	ADPR1
Address: FF	FD8H After	reset: FFH	R/W					
Symbol	7	6	5	<4>	<3>	<2>	<1>	<0>
PR02L	1	1	1	PPR07	PPR06	TMPR007	TMPR006	TMPR005
Address: FF	FDCH After	reset: FFH	R/W 5	<4>	<3>	<2>	<1>	<0>
PR12L	1	1	1	PPR17	PPR16	TMPR107	TMPR106	TMPR105
Address: FF		reset: FFH	R/W	111117	111110	TIVII TTTO	TWII TTTOO	TIVII TTTOS
Symbol	7	6	<5>	<4>	<3>	<2>	<1>	0
PR02H	1	1	MDPR0	TMPR013	TMPR012	TMPR011	TMPR010	1
Address: FF	FDDH After	reset: FFH	R/W					
Symbol	7	6	<5>	<4>	<3>	<2>	<1>	0
PR12H	1	1	MDPR1	TMPR113	TMPR112	TMPR111	TMPR110	1
	XXPR1X	XXPR0X			Priority lev	el selection		
	0	0	Specify leve	el 0 (high priori	ty level)			
	0	1	Specify leve					
	1	0	Specify leve	1 2				
	1	1	Specify leve	l 3 (low priorit	y level)			
				_			_	_

Caution Be sure to set bit 3 of PR01H and PR11H, bits 5 to 7 of PR02L and PR12L, bits 0, 6, 7 of PR02H and PR12H to 1.

Figure 19-9. Format of Priority Specification Flag Registers (PR00L, PR00H, PR01L, PR01H, PR02L, PR02H, PR10L, PR10H, PR11L, PR11H, PR12L, PR12H) (78K0R/LG3) (1/2)

Address: FF	FE8H After	reset: FFH	R/W					
Symbol	<7>	<6>	<5>	<4>	<3>	<2>	<1>	<0>
PR00L	PPR05	PPR04	PPR03	PPR02	PPR01	PPR00	LVIPR0	WDTIPR0
Address: FFI	FECH After	reset: FFH	R/W					
Symbol	<7>	<6>	<5>	<4>	<3>	<2>	<1>	<0>
PR10L	PPR15	PPR14	PPR13	PPR12	PPR11	PPR10	LVIPR1	WDTIPR1
Address: FF	FE9H After	reset: FFH	R/W					
Symbol	<7>	<6>	<5>	<4>	<3>	<2>	<1>	<0>
PR00H	SREPR00	SRPR00	CSIPR000	DMAPR01	DMAPR00	SREPR03	SRPR03	STPR03
			STPR00					
Address: FFI	FEDH After	reset: FFH	R/W					
Symbol	<7>	<6>	<5>	<4>	<3>	<2>	<1>	<0>
Symbol PR10H	<7> SREPR10	<6> SRPR10	CSIPR100	<4> DMAPR11	<3> DMAPR10	<2> SREPR13	<1> SRPR13	<0>
•			1					
•	SREPR10		CSIPR100					
PR10H	SREPR10	SRPR10	CSIPR100 STPR10					
PR10H Address: FF	SREPR10	SRPR10	CSIPR100 STPR10	DMAPR11	DMAPR10	SREPR13	SRPR13	STPR13
PR10H Address: FFI Symbol	SREPR10 FEAH After	SRPR10 reset: FFH <6>	CSIPR100 STPR10 R/W <5>	DMAPR11	DMAPR10	SREPR13	SRPR13	STPR13 <0>
PR10H Address: FFI Symbol	SREPR10 FEAH After	SRPR10 reset: FFH <6>	CSIPR100 STPR10 R/W <5>	DMAPR11	DMAPR10	SREPR13	SRPR13	<0> CSIPR010
PR10H Address: FFI Symbol	SREPR10 FEAH After	SRPR10 reset: FFH <6>	CSIPR100 STPR10 R/W <5> TMPR001	DMAPR11	DMAPR10	SREPR13	SRPR13	<0> CSIPR010 IICPR010
PR10H Address: FFI Symbol PR01L Address: FFI	SREPR10 FEAH After <7> TMPR003 FEEH After	SRPR10 reset: FFH <6> TMPR002 reset: FFH	CSIPR100 STPR10 R/W <5> TMPR001	OMAPR11 <4> TMPR000	CMAPR10	SREPR13 <2> SREPR01	SRPR13 <1> SRPR01	<0> CSIPR010 IICPR010 STPR01
PR10H Address: FFI Symbol PR01L	SREPR10 FEAH After <7> TMPR003	SRPR10 reset: FFH <6> TMPR002	CSIPR100 STPR10 R/W <5> TMPR001	DMAPR11	CMAPR10 <3> IICAPR0 <3>	SREPR13	SRPR13	<0> CSIPR010 IICPR010
PR10H Address: FFI Symbol PR01L Address: FFI	SREPR10 FEAH After <7> TMPR003 FEEH After	SRPR10 reset: FFH <6> TMPR002 reset: FFH	CSIPR100 STPR10 R/W <5> TMPR001	OMAPR11 <4> TMPR000	CMAPR10	SREPR13 <2> SREPR01	SRPR13 <1> SRPR01	<0> CSIPR010 IICPR010 STPR01 <0> CSIPR110
PR10H Address: FFI Symbol PR01L Address: FFI Symbol	FEAH After <7> TMPR003 FEEH After <7>	SRPR10 reset: FFH <6> TMPR002 reset: FFH <6>	CSIPR100 STPR10 R/W <5> TMPR001	<4> TMPR000	CMAPR10 <3> IICAPR0 <3>	<2> SREPR01 <2> <2> <2> <2>	<1> SRPR13 <1> SRPR01	<0> CSIPR010 IICPR010 STPR01 <0>

Figure 19-9. Format of Priority Specification Flag Registers (PR00L, PR00H, PR01L, PR01H, PR02L, PR02H, PR10L, PR10H, PR11L, PR11H, PR12L, PR12H) (78K0R/LG3) (2/2)

Address: FFF	EBH After	reset: FFH	R/W									
Symbol	<7>	<6>	<5>	<4>	3	<2>	<1>	<0>				
PR01H	TMPR004	SREPR02	SRPR02	CSIPR020	1	RTCIPR0	RTCPR0	ADPR0				
				IICPR020								
				STPR02								
Address: FFF	Address: FFFEFH After reset: FFH R/W											
Symbol	<7>	<6>	<5>	<4>	3	<2>	<1>	<0>				
PR11H	TMPR104	SREPR12	SRPR12	CSIPR120	1	RTCIPR1	RTCPR1	ADPR1				
				IICPR120								
				STPR12								
Address: FFFD8H After reset: FFH R/W												
Symbol	<7>	<6>	<5>	<4>	<3>	<2>	<1>	<0>				
PR02L	PPR010	PPR09	PPR08	PPR07	PPR06	TMPR007	TMPR006	TMPR005				
111022	1111010	111100	111100	111107	111100	11111 11007	11111 11000	11111 11000				
Address: FFF	DCH After	reset: FFH	R/W									
Symbol	<7>	<6>	<5>	<4>	<3>	<2>	<1>	<0>				
PR12L	PPR110	PPR19	PPR18	PPR17	PPR16	TMPR107	TMPR106	TMPR105				
•												
Address: FFF	D9H After	reset: FFH	R/W									
Symbol	7	6	<5>	<4>	<3>	<2>	<1>	<0>				
PR02H	1	1	MDPR0	TMPR013	TMPR012	TMPR011	TMPR010	PPR011				
•												
Address: FFF	DDH After	reset: FFH	R/W									
Symbol	7	6	<5>	<4>	<3>	<2>	<1>	<0>				
PR12H	1	1	MDPR1	TMPR113	TMPR112	TMPR111	TMPR110	PPR111				
								-				
	XXPR1X	XXPR0X			Priority leve	el selection						
	0	0	Specify leve	l 0 (high priori	ty level)							
	0	1	Specify leve	l 1								
	1	0	Specify level 2									
	1	1	Specify leve	l 3 (low priority	y level)							

Caution Be sure to set bit 3 of PR01H and PR11H, bits 6, 7 of PR02H and PR12H to 1.

Figure 19-10. Format of Priority Specification Flag Registers (PR00L, PR00H, PR01L, PR01H, PR02L, PR02H, PR10L, PR10H, PR11L, PR11H, PR12L, PR12H) (78K0R/LH3) (1/2)

Address: FFFE8H After reset: FFH R/W											
Symbol	<7>	<6>	<5>	<4>	<3>	<2>	<1>	<0>			
PR00L	PPR05	PPR04	PPR03	PPR02	PPR01	PPR00	LVIPR0	WDTIPR0			
Address: FFI	FECH After	reset: FFH	R/W								
Symbol	<7>	<6>	<5>	<4>	<3>	<2>	<1>	<0>			
PR10L	PPR15	PPR14	PPR13	PPR12	PPR11	PPR10	LVIPR1	WDTIPR1			
								_			
Address: FF	FE9H After	reset: FFH	R/W								
Symbol	<7>	<6>	<5>	<4>	<3>	<2>	<1>	<0>			
PR00H	SREPR00	CSIPR001	CSIPR000	DMAPR01	DMAPR00	SREPR03	SRPR03	STPR03			
		SRPR00	STPR00								
Address: FFI	FEDH After	reset: FFH	R/W								
Symbol	<7>	<6>	<5>	<4>	<3>	<2>	<1>	<0>			
Symbol PR10H	<7> SREPR10	<6> CSIPR101 SRPR10	<5> CSIPR100 STPR10	<4> DMAPR11	<3> DMAPR10	<2> SREPR13	<1> SRPR13	<0> STPR13			
•		CSIPR101	CSIPR100								
•	SREPR10	CSIPR101	CSIPR100								
PR10H	SREPR10	CSIPR101 SRPR10	CSIPR100 STPR10								
PR10H Address: FF	SREPR10 FEAH After	CSIPR101 SRPR10 reset: FFH	CSIPR100 STPR10	DMAPR11	DMAPR10	SREPR13	SRPR13	STPR13			
PR10H Address: FFI Symbol	SREPR10 FEAH After	CSIPR101 SRPR10 reset: FFH <6>	CSIPR100 STPR10 R/W <5>	DMAPR11	DMAPR10	SREPR13	SRPR13	<0> CSIPR010 IICPR010			
PR10H Address: FFI Symbol	SREPR10 FEAH After	CSIPR101 SRPR10 reset: FFH <6>	CSIPR100 STPR10 R/W <5>	DMAPR11	DMAPR10	SREPR13	SRPR13	<0> CSIPR010			
PR10H Address: FFI Symbol PR01L	SREPR10 FEAH After <7> TMPR003	CSIPR101 SRPR10 reset: FFH <6> TMPR002	CSIPR100 STPR10 R/W <5> TMPR001	DMAPR11	DMAPR10	SREPR13	SRPR13	<0> CSIPR010 IICPR010			
PR10H Address: FFI Symbol PR01L Address: FFI	SREPR10 FEAH After <7> TMPR003 FEEH After	CSIPR101 SRPR10 reset: FFH <6> TMPR002	CSIPR100 STPR10 R/W <5> TMPR001	OMAPR11 <4> TMPR000	CMAPR10	SREPR13 <2> SREPR01	<1> SRPR01	<0> CSIPR010 IICPR010 STPR01			
PR10H Address: FFI Symbol PR01L Address: FFI Symbol	SREPR10 FEAH After <7> TMPR003 FEEH After <7>	CSIPR101 SRPR10 reset: FFH <6> TMPR002	CSIPR100 STPR10 R/W <5> TMPR001	<4> TMPR000	CMAPR10 <3> IICAPR0 <3>	<2> SREPR01 <2> <2> <2> <2>	<1>	<0> CSIPR010 IICPR010 STPR01 <0>			
PR10H Address: FFI Symbol PR01L Address: FFI	SREPR10 FEAH After <7> TMPR003 FEEH After	CSIPR101 SRPR10 reset: FFH <6> TMPR002	CSIPR100 STPR10 R/W <5> TMPR001	OMAPR11 <4> TMPR000	CMAPR10	SREPR13 <2> SREPR01	<1> SRPR01	<0> CSIPR010 IICPR010 STPR01 <0> CSIPR110			
PR10H Address: FFI Symbol PR01L Address: FFI Symbol	SREPR10 FEAH After <7> TMPR003 FEEH After <7>	CSIPR101 SRPR10 reset: FFH <6> TMPR002	CSIPR100 STPR10 R/W <5> TMPR001	<4> TMPR000	CMAPR10 <3> IICAPR0 <3>	<2> SREPR01 <2> <2> <2> <2>	<1>	<0> CSIPR010 IICPR010 STPR01 <0>			

Figure 19-10. Format of Priority Specification Flag Registers (PR00L, PR00H, PR01L, PR01H, PR02L, PR02H, PR10L, PR10H, PR11L, PR11H, PR12L, PR12H) (78K0R/LH3) (2/2)

Address: FFI	FEBH After	reset: FFH	R/W							
Symbol	<7>	<6>	<5>	<4>	<3>	<2>	<1>	<0>		
PR01H	TMPR004	SREPR02	SRPR02	CSIPR020 IICPR020 STPR02	KRPR0	RTCIPR0	RTCPR0	ADPR0		
Address: FFI	FEFH After	reset: FFH	R/W							
Symbol	<7>	<6>	<5>	<4>	<3>	<2>	<1>	<0>		
PR11H	TMPR104	SREPR12	SRPR12	CSIPR120 IICPR120 STPR12	KRPR1	RTCIPR1	RTCPR1	ADPR1		
Address: FFI	FD8H After	reset: FFH	R/W							
Symbol	<7>	<6>	<5>	<4>	<3>	<2>	<1>	<0>		
PR02L	PPR010	PPR09	PPR08	PPR07	PPR06	TMPR007	TMPR006	TMPR005		
Address: FFI	FDCH After	reset: FFH <6>	R/W <5>	<4>	<3>	<2>	<1>	<0>		
PR12L	PPR110	PPR19	PPR18	PPR17	PPR16	TMPR107	TMPR106	TMPR105		
Address: FFI	FD9H After 7	reset: FFH	R/W <5>	<4>	<3>	<2>	<1>	<0>		
PR02H	1	1	MDPR0	TMPR013	TMPR012	TMPR011	TMPR010	PPR011		
Address: FFI	FDDH After 7	reset: FFH	R/W <5>	<4>	<3>	<2>	<1>	<0>		
PR12H	1	1	MDPR1	TMPR113	TMPR112	TMPR111	TMPR110	PPR111		
			<u> </u>	<u> </u>		<u> </u>				
	XXPR1X	XXPR0X			Priority leve	el selection				
	0	0	Specify leve	l 0 (high priori						
	0	1	Specify leve	I1	<u>- , , , , , , , , , , , , , , , , , , ,</u>					
	1	0	Specify leve							
	1	1	Specify leve	I 3 (low priority	y level)					
	1 1 Specify level 3 (low priority level)									

Caution Be sure to set bits 6, 7 of PR02H and PR12H to 1.

(4) External interrupt rising edge enable registers (EGP0, EGP1), external interrupt falling edge enable registers (EGN0, EGN1)

These registers specify the valid edge for INTP0 to INTP11.

EGP0, EGP1, EGN0, and EGN1 can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation clears these registers to 00H.

Figure 19-11. Format of External Interrupt Rising Edge Enable Registers (EGP0, EGP1) and External Interrupt Falling Edge Enable Registers (EGN0, EGN1) (78K0R/LF3)

Address: FFF38H After reset: 00H R/W												
Symbol	7	6	5	4	3	2	1	0				
EGP0	EGP7	EGP6	EGP5	EGP4	EGP3	EGP2	EGP1	EGP0				
Address: FFF39H After reset: 00H R/W												
Symbol	7	6	5	4	3	2	1	0				
EGN0	EGN7	EGN6	EGN5	EGN4	EGN3	EGN2	EGN1	EGN0				
	EGPn	EGNn		INTPn p	oin valid edge	selection (n =	0 to 7)					
	0	0	Edge detecti	on disabled								
	0	1	Falling edge									
	1	0	Rising edge	Rising edge								
	1	1	Both rising a	nd falling edg	es							

Figure 19-12. Format of External Interrupt Rising Edge Enable Registers (EGP0, EGP1) and External Interrupt Falling Edge Enable Registers (EGN0, EGN1) (78K0R/LG3, 78K0R/LH3)

Address: FFI	-38H After	reset: 00H	R/W							
Symbol	7	6	5	4	3	2	1	0		
EGP0	EGP7 EGF		EGP5	EGP4	EGP3	EGP2	EGP1	EGP0		
•										
Address: FFF39H After reset: 00H R/W										
Symbol	7	6	5	4	3	2	1	0		
EGN0	EGN7	EGN6	EGN5	EGN4	EGN3	EGN2	EGN1	EGN0		
•										
Address: FFF3AH After reset: 00H R/W										
Symbol	7	6	5	4	3	2	1	0		
EGP1	0	0	0	0	EGP11	EGP10	EGP9	EGP8		
•										
Address: FFF	3BH After	reset: 00H	R/W							
Symbol	7	6	5	4	3	2	1	0		
EGN1	0	0	0	0	EGN11	EGN10	EGN9	EGN8		
	EGPn	EGNn		INTPn p	in valid edge	selection (n =	0 to 11)			
	0	0	Edge detecti	on disabled						
	0	1	Falling edge							
	1	0	Rising edge							
	1	1	Both rising a	nd falling edg	es					

Table 19-3 shows the ports corresponding to EGPn and EGNn.

Table 19-3. Ports Corresponding to EGPn and EGNn

Detection En	able Register	Edge Detection Port	Interrupt Request Signal	LF3	LG3	LH3
EGP0	EGN0	P120	INTP0	√	√	√
EGP1	EGN1	P30	INTP1	√	√	V
EGP2	EGN2	P31	INTP2	√	√	\checkmark
EGP3	EGN3	P33	INTP3	√	√	√
EGP4	EGN4	P14	INTP4	√	√	V
EGP5	EGN5	P32	INTP5	√	√	√
EGP6	EGN6	P11	INTP6	√	√	V
EGP7	EGN7	P15	INTP7	√	√	√
EGP8	EGN8	P34	INTP8	ı	√	√
EGP9	EGN9	P81	INTP9	ı	√	V
EGP10	EGN10	P16	INTP10	I	√	\checkmark
EGP11	EGN11	P80	INTP11	=	√	$\sqrt{}$

Caution Select the port mode by clearing EGPn and EGNn to 0 because an edge may be detected when the external interrupt function is switched to the port function.

Remark n = 0 to 11

(5) Program status word (PSW)

The program status word is a register used to hold the instruction execution result and the current status for an interrupt request. The IE flag that sets maskable interrupt enable/disable and the ISP0 and ISP1 flags that controls multiple interrupt servicing are mapped to the PSW.

Besides 8-bit read/write, this register can carry out operations using bit manipulation instructions and dedicated instructions (EI and DI). When a vectored interrupt request is acknowledged, if the BRK instruction is executed, the contents of the PSW are automatically saved into a stack and the IE flag is reset to 0. If a maskable interrupt request is acknowledged, the contents of the priority specification flag of the acknowledged interrupt are transferred to the ISP0 and ISP1 flags. The PSW contents are also saved into the stack with the PUSH PSW instruction. They are restored from the stack with the RETI, RETB, and POP PSW instructions.

Reset signal generation sets PSW to 06H.

<7> <6> <5> <4> <3> <2> <1> 0 After reset **PSW** RBS1 AC RBS0 ISP1 ISP0 CY 06H Used when normal instruction is executed ISP1 ISP0 Priority of interrupt currently being serviced 0 Enables interrupt of level 0 (while interrupt of level 1 or 0 is being serviced). 0 Enables interrupt of level 0 and 1 (while interrupt of level 2 is being serviced). 1 0 Enables interrupt of level 0 to 2 (while interrupt of level 3 is being serviced). 1 Enables all interrupts (waits for acknowledgment of an interrupt). ΙE Interrupt request acknowledgment enable/disable 0 Disabled 1 Enabled

Figure 19-13. Configuration of Program Status Word

19.4 Interrupt Servicing Operations

19.4.1 Maskable interrupt acknowledgment

A maskable interrupt becomes acknowledgeable when the interrupt request flag is set to 1 and the mask (MK) flag corresponding to that interrupt request is cleared to 0. A vectored interrupt request is acknowledged if interrupts are in the interrupt enabled state (when the IE flag is set to 1). However, a low-priority interrupt request is not acknowledged during servicing of a higher priority interrupt request.

The times from generation of a maskable interrupt request until vectored interrupt servicing is performed are listed in Table 19-4 below.

For the interrupt request acknowledgment timing, see Figures 19-15 and 19-16.

Table 19-4. Time from Generation of Maskable Interrupt Until Servicing

	Minimum Time	Maximum Time ^{Note}		
Servicing time	9 clocks	14 clocks		

Note If an interrupt request is generated just before the RET instruction, the wait time becomes longer.

Remark 1 clock: 1/fclk (fclk: CPU clock)

If two or more maskable interrupt requests are generated simultaneously, the request with a higher priority level specified in the priority specification flag is acknowledged first. If two or more interrupts requests have the same priority level, the request with the highest default priority is acknowledged first.

An interrupt request that is held pending is acknowledged when it becomes acknowledgeable.

Figure 19-14 shows the interrupt request acknowledgment algorithm.

If a maskable interrupt request is acknowledged, the contents are saved into the stacks in the order of PSW, then PC, the IE flag is reset (0), and the contents of the priority specification flag corresponding to the acknowledged interrupt are transferred to the ISP1 and ISP0 flags. The vector table data determined for each interrupt request is the loaded into the PC and branched.

Restoring from an interrupt is possible by using the RETI instruction.




Figure 19-14. Interrupt Request Acknowledgment Processing Algorithm


x×IF: Interrupt request flagx×MK: Interrupt mask flagx×PRO: Priority specification f

××PR0: Priority specification flag 0××PR1: Priority specification flag 1

IE: Flag that controls acknowledgment of maskable interrupt request (1 = Enable, 0 = Disable)
ISP0, ISP1: Flag that indicates the priority level of the interrupt currently being serviced (see **Figure 19-8**)


Note For the default priority, refer to Table 19-1 Interrupt Source List.

Figure 19-15. Interrupt Request Acknowledgment Timing (Minimum Time)



Remark 1 clock: 1/fclk (fclk: CPU clock)

Figure 19-16. Interrupt Request Acknowledgment Timing (Maximum Time)



Remark 1 clock: 1/fclk (fclk: CPU clock)

19.4.2 Software interrupt request acknowledgment

A software interrupt acknowledge is acknowledged by BRK instruction execution. Software interrupts cannot be disabled.

If a software interrupt request is acknowledged, the contents are saved into the stacks in the order of the program status word (PSW), then program counter (PC), the IE flag is reset (0), and the contents of the vector table (0007EH, 0007FH) are loaded into the PC and branched.

Restoring from a software interrupt is possible by using the RETB instruction.

Caution Do not use the RETI instruction for restoring from the software interrupt.

19.4.3 Multiple interrupt servicing

Multiple interrupt servicing occurs when another interrupt request is acknowledged during execution of an interrupt.

Multiple interrupt servicing does not occur unless the interrupt request acknowledgment enabled state is selected (IE =

1). When an interrupt request is acknowledged, interrupt request acknowledgment becomes disabled (IE = 0). Therefore, to enable multiple interrupt servicing, it is necessary to set (1) the IE flag with the EI instruction during interrupt servicing to enable interrupt acknowledgment.

Moreover, even if interrupts are enabled, multiple interrupt servicing may not be enabled, this being subject to interrupt priority control. Two types of priority control are available: default priority control and programmable priority control. Programmable priority control is used for multiple interrupt servicing.

In the interrupt enabled state, if an interrupt request with a priority equal to or higher than that of the interrupt currently being serviced is generated, it is acknowledged for multiple interrupt servicing. If an interrupt with a priority lower than that of the interrupt currently being serviced is generated during interrupt servicing, it is not acknowledged for multiple interrupt servicing. Interrupt requests that are not enabled because interrupts are in the interrupt disabled state or because they have a lower priority are held pending. When servicing of the current interrupt ends, the pending interrupt request is acknowledged following execution of at least one main processing instruction execution.

Table 19-5 shows relationship between interrupt requests enabled for multiple interrupt servicing and Figure 19-17 shows multiple interrupt servicing examples.

Table 19-5. Relationship Between Interrupt Requests Enabled for Multiple Interrupt Servicing

During Interrupt Servicing

Multiple Interrupt Request			Maskable Interrupt Request							
		Priority Level 0 (PR = 00)		Priority Level 1 (PR = 01)		Priority Level 2 (PR = 10)		Priority Level 3 (PR = 11)		Interrupt Request
Interrupt Being Service	ed	IE = 1	IE = 0	IE = 1	IE = 0	IE = 1	IE = 0	IE = 1	IE = 0	
Maskable interrupt	ISP1 = 0 ISP0 = 0	0	×	×	×	×	×	×	×	0
	ISP1 = 0 ISP0 = 1	0	×	0	×	×	×	×	×	0
	ISP1 = 1 ISP0 = 0	0	×	0	×	0	×	×	×	0
	ISP1 = 1 ISP0 = 1	0	×	0	×	0	×	0	×	0
Software interrupt		0	×	0	×	0	×	0	×	0

Remarks 1. O: Multiple interrupt servicing enabled

- 2. x: Multiple interrupt servicing disabled
- 3. ISP0, ISP1, and IE are flags contained in the PSW.

ISP1 = 0, ISP0 = 0: An interrupt of level 1 or level 0 is being serviced.

ISP1 = 0, ISP0 = 1: An interrupt of level 2 is being serviced.

ISP1 = 1, ISP0 = 0: An interrupt of level 3 is being serviced.

ISP1 = 1, ISP0 = 1: Wait for An interrupt acknowledgment.

IE = 0: Interrupt request acknowledgment is disabled.

IE = 1: Interrupt request acknowledgment is enabled.

4. PR is a flag contained in PR00L, PR00H, PR01L, PR01H, PR02L, PR02H, PR10L, PR10H, PR11L, PR11H, PR12L, and PR12H.

PR = 00: Specify level 0 with $\times \times$ PR1 \times = 0, $\times \times$ PR0 \times = 0 (higher priority level)


PR = 01: Specify level 1 with $\times \times$ PR1 \times = 0, $\times \times$ PR0 \times = 1

PR = 10: Specify level 2 with $\times \times$ PR1 \times = 1, $\times \times$ PR0 \times = 0

PR = 11: Specify level 1 with $\times \times$ PR1 \times = 1, $\times \times$ PR0 \times = 1 (lower priority level)


Figure 19-17. Examples of Multiple Interrupt Servicing (1/2)

Example 1. Multiple interrupt servicing occurs twice



During servicing of interrupt INTxx, two interrupt requests, INTyy and INTzz, are acknowledged, and multiple interrupt servicing takes place. Before each interrupt request is acknowledged, the EI instruction must always be issued to enable interrupt request acknowledgment.

Example 2. Multiple interrupt servicing does not occur due to priority control



Interrupt request INTyy issued during servicing of interrupt INTxx is not acknowledged because its priority is lower than that of INTxx, and multiple interrupt servicing does not take place. The INTyy interrupt request is held pending, and is acknowledged following execution of one main processing instruction.

PR = 00: Specify level 0 with $\times \times$ PR1 \times = 0, $\times \times$ PR0 \times = 0 (higher priority level)

PR = 01: Specify level 1 with $\times \times$ PR1 \times = 0, $\times \times$ PR0 \times = 1

PR = 10: Specify level 2 with $\times \times PR1 \times = 1$, $\times \times PR0 \times = 0$


PR = 11: Specify level 1 with $\times \times$ PR1 \times = 1, $\times \times$ PR0 \times = 1 (lower priority level)

IE = 0: Interrupt request acknowledgment is disabled

IE = 1: Interrupt request acknowledgment is enabled.

Figure 19-17. Examples of Multiple Interrupt Servicing (2/2)

Example 3. Multiple interrupt servicing does not occur because interrupts are not enabled



Interrupts are not enabled during servicing of interrupt INTxx (EI instruction is not issued), therefore, interrupt request INTyy is not acknowledged and multiple interrupt servicing does not take place. The INTyy interrupt request is held pending, and is acknowledged following execution of one main processing instruction.

PR = 00: Specify level 0 with $\times \times PR1 \times = 0$, $\times \times PR0 \times = 0$ (higher priority level)

PR = 01: Specify level 1 with $\times \times$ PR1 \times = 0, $\times \times$ PR0 \times = 1

PR = 10: Specify level 2 with $\times \times$ PR1 \times = 1, $\times \times$ PR0 \times = 0

PR = 11: Specify level 1 with $\times \times$ PR1 \times = 1, $\times \times$ PR0 \times = 1 (lower priority level)

IE = 0: Interrupt request acknowledgment is disabled

IE = 1: Interrupt request acknowledgment is enabled.

19.4.4 Interrupt request hold


There are instructions where, even if an interrupt request is issued for them while another instruction is being executed, request acknowledgment is held pending until the end of execution of the next instruction. These instructions (interrupt request hold instructions) are listed below.

- · MOV PSW, #byte
- MOV PSW, A
- MOV1 PSW. bit, CY
- SET1 PSW. bit
- CLR1 PSW. bit
- RETB
- RETI
- POP PSW
- BTCLR PSW. bit, \$addr8
- El
- DI
- SKC
- SKNC
- SKZ
- SKNZ
- Manipulation instructions for the IF0L, IF0H, IF1L, IF1H, IF2L, IF2H, MK0L, MK0H, MK1L, MK1H, MK2L, MK2H, PR00L, PR00H, PR01L, PR01H, PR02L, PR02H, PR10L, PR10H, PR11L, PR11H, PR12L, and PR12H registers.

Caution The BRK instruction is not one of the above-listed interrupt request hold instructions. However, the software interrupt activated by executing the BRK instruction causes the IE flag to be cleared. Therefore, even if a maskable interrupt request is generated during execution of the BRK instruction, the interrupt request is not acknowledged.

Figure 19-18 shows the timing at which interrupt requests are held pending.

Figure 19-18. Interrupt Request Hold



Remarks 1. Instruction N: Interrupt request hold instruction

- 2. Instruction M: Instruction other than interrupt request hold instruction
- 3. The xxPR (priority level) values do not affect the operation of xxIF (interrupt request).

CHAPTER 20 KEY INTERRUPT FUNCTION

<R>

Item	78K0R/LF3	78K0R/LG3	78K0R/LH3		
	80 pins	100 pins	128 pins		
Key interrupt	-	-	8 ch		

20.1 Functions of Key Interrupt

A key interrupt (INTKR) can be generated by setting the key return mode register (KRM) and inputting a falling edge to the key interrupt input pins (KR0 to KR7).

Table 20-1. Assignment of Key Interrupt Detection Pins

Flag	Description
KRM0	Controls KR0 signal in 1-bit units.
KRM1	Controls KR1 signal in 1-bit units.
KRM2	Controls KR2 signal in 1-bit units.
KRM3	Controls KR3 signal in 1-bit units.
KRM4	Controls KR4 signal in 1-bit units.
KRM5	Controls KR5 signal in 1-bit units.
KRM6	Controls KR6 signal in 1-bit units.
KRM7	Controls KR7 signal in 1-bit units.

20.2 Configuration of Key Interrupt

The key interrupt includes the following hardware.

Table 20-2. Configuration of Key Interrupt

Item	Configuration
Control register	Key return mode register (KRM)




Figure 20-1. Block Diagram of Key Interrupt

20.3 Register Controlling Key Interrupt

(1) Key return mode register (KRM)

This register controls the KRM0 to KRM7 bits using the KR0 to KR7 signals, respectively.

KRM can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation clears this register to 00H.

Figure 20-2. Format of Key Return Mode Register (KRM)

Address: FFF37H After reset: 00H R/W Symbol 5 0 KRM KRM7 KRM6 KRM5 KRM4 KRM3 KRM2 KRM1 KRM0 KRMn Key interrupt mode control 0 Does not detect key interrupt signal Detects key interrupt signal

- Cautions 1. If any of the KRM0 to KRM7 bits used is set to 1, set bits 0 to 7 (PU70 to PU77) of the corresponding pull-up resistor register 7 (PU7) to 1.
 - 2. An interrupt will be generated if the target bit of the KRM register is set while a low level is being input to the key interrupt input pin. To ignore this interrupt, set the KRM register after disabling interrupt servicing by using the interrupt mask flag. Afterward, clear the interrupt request flag and enable interrupt servicing after waiting for the key interrupt input low-level width (250 ns or more).
 - 3. The bits not used in the key interrupt mode can be used as normal ports.

Remark n = 0 to 7

CHAPTER 21 STANDBY FUNCTION

21.1 Standby Function and Configuration

21.1.1 Standby function

The standby function is mounted onto all 78K0R/Lx3 microcontroller products.

The standby function reduces the operating current of the system, and the following two modes are available.

(1) HALT mode

HALT instruction execution sets the HALT mode. In the HALT mode, the CPU operation clock is stopped. If the high-speed system clock oscillator, internal high-speed oscillator, 20 MHz internal high-speed oscillator, or subsystem clock oscillator is operating before the HALT mode is set, oscillation of each clock continues. In this mode, the operating current is not decreased as much as in the STOP mode, but the HALT mode is effective for restarting operation immediately upon interrupt request generation and carrying out intermittent operations frequently.

(2) STOP mode

STOP instruction execution sets the STOP mode. In the STOP mode, the high-speed system clock oscillator and internal high-speed oscillator stop, stopping the whole system, thereby considerably reducing the CPU operating current.

Because this mode can be cleared by an interrupt request, it enables intermittent operations to be carried out. However, because a wait time is required to secure the oscillation stabilization time after the STOP mode is released when the X1 clock is selected, select the HALT mode if it is necessary to start processing immediately upon interrupt request generation.

In either of these two modes, all the contents of registers, flags and data memory just before the standby mode is set are held. The I/O port output latches and output buffer statuses are also held.

- Cautions 1. The STOP mode can be used only when the CPU is operating on the main system clock. The STOP mode cannot be set while the CPU operates with the subsystem clock. The HALT mode can be used when the CPU is operating on either the main system clock or the subsystem clock.
 - 2. When shifting to the STOP mode, be sure to stop the peripheral hardware operation operating with main system clock before executing STOP instruction.
 - 3. The following sequence is recommended for operating current reduction of the A/D converter when the standby function is used: First clear bit 7 (ADCS) and bit 0 (ADCE) of the A/D converter mode register (ADM) to 0 to stop the A/D conversion operation, and then execute the STOP instruction.
 - 4. It can be selected by the option byte whether the internal low-speed oscillator continues oscillating or stops in the HALT or STOP mode. For details, see CHAPTER 26 OPTION BYTE.
 - The STOP instruction cannot be executed when the CPU operates on the 20 MHz internal highspeed oscillation clock. Be sure to execute the STOP instruction after shifting to internal highspeed oscillation clock operation.

21.1.2 Registers controlling standby function

The standby function is controlled by the following two registers.

- Oscillation stabilization time counter status register (OSTC)
- Oscillation stabilization time select register (OSTS)

Remark For the registers that start, stop, or select the clock, see CHAPTER 5 CLOCK GENERATOR.



(1) Oscillation stabilization time counter status register (OSTC)

This is the register that indicates the count status of the X1 clock oscillation stabilization time counter.

The X1 clock oscillation stabilization time can be checked in the following case,

- If the X1 clock starts oscillation while the internal high-speed oscillation clock or subsystem clock is being used as the CPU clock.
- If the STOP mode is entered and then released while the internal high-speed oscillation clock is being used as the CPU clock with the X1 clock oscillating.

OSTC can be read by a 1-bit or 8-bit memory manipulation instruction.

When reset is released (reset by RESET input, POC, LVI, WDT, and executing an illegal instruction), the STOP instruction and MSTOP (bit 7 of CSC register) = 1 clear this register to 00H.

Figure 21-1. Format of Oscillation Stabilization Time Counter Status Register (OSTC)

Address: FFFA2H After reset: 00H R Symbol 7 6 3 2 0 1 OSTC MOST MOST MOST MOST MOST MOST MOST MOST 8 9 10 11 13 15 17 18


MOST	MOST	MOST	MOST	MOST	MOST	MOST	MOST	Oscillation stabilization time status			
8	9	10	11	13	15	17	18		fx = 10 MHz	fx = 20 MHz	
0	0	0	0	0	0	0	0	28/fx max.	25.6 μs max.	12.8 <i>μ</i> s max.	
1	0	0	0	0	0	0	0	28/fx min.	25.6 <i>μ</i> s min.	12.8 <i>μ</i> s min.	
1	1	0	0	0	0	0	0	2º/fx min.	51.2 <i>μ</i> s min.	25.6 <i>μ</i> s min.	
1	1	1	0	0	0	0	0	2 ¹⁰ /fx min.	102.4 <i>μ</i> s min.	51.2 <i>μ</i> s min.	
1	1	1	1	0	0	0	0	2 ¹¹ /fx min.	204.8 μs min.	102.4 <i>μ</i> s min.	
1	1	1	1	1	0	0	0	2 ¹³ /fx min.	819.2 <i>μ</i> s min.	409.6 <i>μ</i> s min.	
1	1	1	1	1	1	0	0	2 ¹⁵ /fx min.	3.27 ms min.	1.64 ms min.	
1	1	1	1	1	1	1	0	2 ¹⁷ /fx min.	13.11 ms min.	6.55 ms min.	
1	1	1	1	1	1	1	1	2 ¹⁸ /fx min.	26.21 ms min.	13.11 ms min.	

Cautions 1. After the above time has elapsed, the bits are set to 1 in order from MOST8 and remain 1.

- 2. The oscillation stabilization time counter counts up to the oscillation stabilization time set by OSTS. If the STOP mode is entered and then released while the internal high-speed oscillation clock is being used as the CPU clock, set the oscillation stabilization time as follows.
 - Desired OSTC oscillation stabilization time ≤ Oscillation stabilization time set by OSTS

Note, therefore, that only the status up to the oscillation stabilization time set by OSTS is set to OSTC after STOP mode is released.

3. The X1 clock oscillation stabilization wait time does not include the time until clock oscillation starts ("a" below).



Remark fx: X1 clock oscillation frequency

(2) Oscillation stabilization time select register (OSTS)

This register is used to select the X1 clock oscillation stabilization wait time when the STOP mode is released.

When the X1 clock is selected as the CPU clock, the operation waits for the time set using OSTS after the STOP mode is released.

When the internal high-speed oscillation clock is selected as the CPU clock, confirm with OSTC that the desired oscillation stabilization time has elapsed after the STOP mode is released. The oscillation stabilization time can be checked up to the time set using OSTC.

OSTS can be set by an 8-bit memory manipulation instruction.

Reset signal generation sets this register to 07H.


Figure 21-2. Format of Oscillation Stabilization Time Select Register (OSTS)

Address: FFFA3H		r reset: 07H	R/W					
Symbol	7	6	5	4	3	2	1	0
OSTS	0	0	0	0	0	OSTS2	OSTS1	OSTS0

OSTS2	OSTS1	OSTS0	Oscillation stabilization time selection			
				fx = 10 MHz	fx = 20 MHz	
0	0	0	2 ⁸ /fx	25.6 μs	Setting prohibited	
0	0	1	2°/fx	51.2 <i>μ</i> s	25.6 μs	
0	1	0	2 ¹⁰ /fx	102.4 <i>μ</i> s	51.2 <i>μ</i> s	
0	1	1	2 ¹¹ /fx	204.8 μs	102.4 <i>μ</i> s	
1	0	0	2 ¹³ /fx	819.2 <i>μ</i> s	409.6 μs	
1	0	1	2 ¹⁵ /fx	3.27 ms	1.64 ms	
1	1	0	2 ¹⁷ /fx	13.11 ms	6.55 ms	
1	1	1	2 ¹⁸ /fx	26.21 ms	13.11 ms	

Cautions 1. To set the STOP mode when the X1 clock is used as the CPU clock, set OSTS before executing the STOP instruction.

- 2. Setting the oscillation stabilization time to 20 μ s or less is prohibited.
- Before changing the setting of the OSTS register, confirm that the count operation of the OSTC register is completed.
- 4. Do not change the value of the OSTS register during the X1 clock oscillation stabilization time.
- 5. The oscillation stabilization time counter counts up to the oscillation stabilization time set by OSTS. If the STOP mode is entered and then released while the internal high-speed oscillation clock is being used as the CPU clock, set the oscillation stabilization time as follows.
 - Desired OSTC oscillation stabilization time ≤ Oscillation stabilization time set by OSTS Note, therefore, that only the status up to the oscillation stabilization time set by OSTS is set to OSTC after STOP mode is released.
- The X1 clock oscillation stabilization wait time does not include the time until clock oscillation starts ("a" below).



Remark fx: X1 clock oscillation frequency

21.2 Standby Function Operation

21.2.1 HALT mode

(1) HALT mode

The HALT mode is set by executing the HALT instruction. HALT mode can be set regardless of whether the CPU clock before the setting was the high-speed system clock, internal high-speed oscillation clock, 20 MHz internal high-speed oscillation clock, or subsystem clock.

The operating statuses in the HALT mode are shown below.

Table 21-1. Operating Statuses in HALT Mode (1/3)

HALT Mode Setting		Setting	When HALT Instruction Is	s Executed While CPU Is Operat	ting on Main System Clock	
Item			When CPU Is Operating on Internal High-Speed Oscillation Clock (firl) or 20 MHz Internal High-Speed Oscillation Clock (firl20)	When CPU Is Operating on X1 Clock (fx)	When CPU Is Operating on External Main System Clock (fex)	
System cl	ock		Clock supply to the CPU is stop	pped		
Main	system clock	fıн	Operation continues (cannot be stopped)	Status before HALT mode was set is retained		
		fx	Status before HALT mode was set is retained	Operation continues (cannot be stopped)	Cannot operate	
		f _E X		Cannot operate	Operation continues (cannot be stopped)	
Subsy	stem clock	fхт	Status before HALT mode was	set is retained		
fı∟			Set by bits 0 (WDSTBYON) and 4 (WTON) of option byte (000C0H) • WTON = 0: Stops • WTON = 1 and WDSTBYON = 1: Oscillates • WTON = 1 and WDSTBYON = 0: Stops			
CPU			Operation stopped			
Flash mer	mory		Operation stopped			
RAM			Status before HALT mode was set is retained at voltage higher than POC detection voltage.			
Port (latch	1)		Status before HALT mode was set is retained			
Timer arra	ay unit (TAU)		Operable			
Real-time	counter (RTC	;)				
Watchdog	j timer		Set by bits 0 (WDSTBYON) and 4 (WTON) of option byte (000C0H) • WTON = 0: Stops • WTON = 1 and WDSTBYON = 1: Operates • WTON = 1 and WDSTBYON = 0: Stops			
Clock outp	out/buzzer out	tput	Operable			
A/D conve	erter					
D/A conve	erter					
Operation	al amplifier					
Voltage re	Voltage reference					
Serial array unit (SAU)						
Serial inte	Serial interface (IICA)					
LCD contr	LCD controller/driver					
Multiplier/d	Multiplier/divider					
DMA controller						
Power-on-clear function		1				
Low-voltag	Low-voltage detection function					
External ir	External interrupt					
Key interre	Key interrupt					

Remarks 1. fin: Internal high-speed oscillation clock, fin20: 20 MHz internal high-speed oscillation clock

fx: X1 oscillation clock, fex: External main system clock

fxT: XT1 oscillation clock, fil: Internal low-speed oscillation clock

2. The functions mounted depend on the product. Refer to 1.4 Block Diagram and 1.5 Outline of Functions.

Table 21-1. Operating Statuses in HALT Mode (2/3)

	HALT Mode Setting		When HALT Instruction Is Executed While CPU Is Operating on Subsystem Clock		
Ite	m		When CPU Is Operating on XT1 Clock (fx⊤)		
System clock			Clock supply to the CPU is stopped		
	Main system clock	fıн	Status before HALT mode was set is retained		
		fx			
		fex	Operates or stops by external clock input		
	Subsystem clock	fхт	Operation continues (cannot be stopped)		
	fiL		Set by bits 0 (WDSTBYON) and 4 (WTON) of option byte (000C0H) • WTON = 0: Stops • WTON = 1 and WDSTBYON = 1: Oscillates • WTON = 1 and WDSTBYON = 0: Stops		
СР	U		Operation stopped		
Fla	sh memory		Operation stopped (wait state in low-power consumption mode)		
RA	М		Status before HALT mode was set is retained at voltage higher than POC detection voltage.		
Ро	rt (latch)		Status before HALT mode was set is retained		
Tin	ner array unit (TAU)		Operable		
Re	al-time counter (RTC	;)			
Wa	Watchdog timer		Set by bits 0 (WDSTBYON) and 4 (WTON) of option byte (000C0H) • WTON = 0: Stops • WTON = 1 and WDSTBYON = 1: Operates • WTON = 1 and WDSTBYON = 0: Stops		
Clo	ock output/buzzer out	put	Operable		
A/E) converter		Cannot operate		
D/A	A converter		Operable		
Ор	erational amplifier				
Vo	tage reference				
Se	rial array unit (SAU)				
Se	Serial interface (IICA)		Cannot operate		
LC	LCD controller/driver		Operable		
Mu	Multiplier/divider				
DMA controller					
Power-on-clear function		1			
Lov	Low-voltage detection function				
Ext	External interrupt				
Ke	y interrupt				

Remarks 1. fin: Internal high-speed oscillation clock, fin20: 20 MHz internal high-speed oscillation clock

fx: X1 oscillation clock, fex: External main system clock

 $\label{eq:fixt:matter} \textit{fxt:} \quad \textit{XT1} \ \textit{oscillation clock}, \qquad \qquad \textit{fil:} \qquad \textit{Internal low-speed oscillation clock}$

2. The functions mounted depend on the product. Refer to 1.4 Block Diagram and 1.5 Outline of Functions.

Table 21-1. Operating Statuses in HALT Mode (3/3)

	HALT Mode	e Setting	When HALT Instruction Is Executed While CPU Is Operating on Subsystem Clock		
Item	Item		When CPU Is Operating on XT1 Clock (fxт) (Subsystem Clock HALT Mode (RTCLPC = 1))		
System cloc	ck		Clock supply to the CPU is stopped		
Main sy	Main system clock fin		Status before HALT mode was set is retained		
		fx			
		fex	Operates or stops by external clock input		
Subsys	tem clock	fхт	Operation continues (cannot be stopped)		
fiL			Set by bits 0 (WDSTBYON) and 4 (WTON) of option byte (000C0H) • WTON = 0: Stops • WTON = 1 and WDSTBYON = 1: Oscillates • WTON = 1 and WDSTBYON = 0: Stops		
CPU			Operation stopped		
Flash memo	ory		Operation stopped (wait state in low-power consumption mode)		
RAM			Status before HALT mode was set is retained at voltage higher than POC detection voltage.		
Port (latch)			Status before HALT mode was set is retained		
Timer array	unit (TAU)		Cannot operate		
Real-time c	counter (RTC	;)	Operable		
Watchdog t	Watchdog timer		Set by bits 0 (WDSTBYON) and 4 (WTON) of option byte (000C0H) • WTON = 0: Stops • WTON = 1 and WDSTBYON = 1: Operates • WTON = 1 and WDSTBYON = 0: Stops		
Clock outpu	ut/buzzer out	tput	Operable		
A/D convert	ter		Cannot operate		
D/A convert	ter				
Operational	l amplifier				
Voltage refe	erence				
Serial array	unit (SAU)				
Serial interface (IICA)					
LCD controller/driver			Operable		
Multiplier/divider			Operation stopped		
DMA controller					
Power-on-c	clear function	1	Operable		
Low-voltage	Low-voltage detection function				
External inte	terrupt				
Key interrup	pt				

Remarks 1. fin: Internal high-speed oscillation clock, fin20: 20 MHz internal high-speed oscillation clock

fx: X1 oscillation clock, fex: External main system clock

fx⊤: XT1 oscillation clock, f_L: Internal low-speed oscillation clock

- **2.** RTCLPC: Bit 7 of the operation speed mode control register (OSMC).
- 3. The functions mounted depend on the product. Refer to 1.4 Block Diagram and 1.5 Outline of Functions.


(2) HALT mode release

The HALT mode can be released by the following two sources.

(a) Release by unmasked interrupt request

When an unmasked interrupt request is generated, the HALT mode is released. If interrupt acknowledgment is enabled, vectored interrupt servicing is carried out. If interrupt acknowledgment is disabled, the next address instruction is executed.

Figure 21-3. HALT Mode Release by Interrupt Request Generation



Note The wait time is as follows:

- When vectored interrupt servicing is carried out
 When main system clock is used: 10 to 12 clocks
 When subsystem clock is used: 8 to 10 clocks
- When vectored interrupt servicing is not carried out When main system clock is used: 5 or 6 clocks
 When subsystem clock is used: 3 or 4 clocks


Remark The broken lines indicate the case when the interrupt request which has released the standby mode is acknowledged.

(b) Release by reset signal generation


When the reset signal is generated, HALT mode is released, and then, as in the case with a normal reset operation, the program is executed after branching to the reset vector address.

Figure 21-4. HALT Mode Release by Reset


(1) When high-speed system clock is used as CPU clock



(2) When internal high-speed oscillation clock or 20 MHz internal high-speed oscillation clock is used as CPU clock



(3) When subsystem clock is used as CPU clock



Remark fx: X1 clock oscillation frequency

21.2.2 STOP mode

(1) STOP mode setting and operating statuses

The STOP mode is set by executing the STOP instruction, and it can be set only when the CPU clock before the setting was the main system clock.

- Cautions 1. Because the interrupt request signal is used to clear the standby mode, if there is an interrupt source with the interrupt request flag set and the interrupt mask flag reset, the standby mode is immediately cleared if set. Thus, the STOP mode is reset to the HALT mode immediately after execution of the STOP instruction and the system returns to the operating mode as soon as the wait time set using the oscillation stabilization time select register (OSTS) has elapsed.
 - 2. The STOP instruction cannot be executed when the CPU operates on the 20 MHz internal highspeed oscillation clock. Be sure to execute the STOP instruction after shifting to internal highspeed oscillation clock operation.

The operating statuses in the STOP mode are shown below.

Table 21-2. Operating Statuses in STOP Mode

STOP Mode Setting		When STOP Instruction Is	Executed While CPU Is Operat	ing on Main System Clock			
Item		When CPU Is Operating on Internal High-Speed Oscillation Clock (fн)	When CPU Is Operating on X1 Clock (fx)	When CPU Is Operating on External Main System Clock (fex)			
System clock		Clock supply to the CPU is stop	ped				
Main system clock	fıн	Stopped					
	fx						
	fex						
Subsystem clock	fхт	Status before STOP mode was	set is retained				
fıL		Set by bits 0 (WDSTBYON) and 4 (WTON) of option byte (000C0H) • WTON = 0: Stops • WTON = 1 and WDSTBYON = 1: Oscillates • WTON = 1 and WDSTBYON = 0: Stops					
CPU		Operation stopped					
Flash memory							
RAM		Status before STOP mode was set is retained at voltage higher than POC detection voltage.					
Port (latch)		Status before STOP mode was set is retained					
Timer array unit (TAU)		Cannot operate					
Real-time counter (RTC	;)	Operable					
Watchdog timer		Set by bits 0 (WDSTBYON) and 4 (WTON) of option byte (000C0H) • WTON = 0: Stops • WTON = 1 and WDSTBYON = 1: Operates • WTON = 1 and WDSTBYON = 0: Stops					
Clock output/buzzer out	tput	Operable only when subsystem clock is selected as the count clock					
A/D converter		Operation stopped					
D/A converter		Operable					
Operational amplifier							
Voltage reference							
Serial array unit (SAU)		Cannot operate					
Serial interface (IICA)		Wake-up by address match operable					
LCD controller/driver		Operable only when subsystem clock is selected as LCD source clock					
Multiplier/divider		Cannot operate					
DMA controller							
Power-on-clear function		Operable					
Low-voltage detection f	unction						
External interrupt							
Key interrupt							

Remarks 1. fin: Internal high-speed oscillation clock, fx: X1 oscillation clock fex: External main system clock, fx: XT1 oscillation clock


fıL: Internal low-speed oscillation clock

2. The functions mounted depend on the product. Refer to 1.4 Block Diagram and 1.5 Outline of Functions.

- Cautions 1. To use the peripheral hardware that stops operation in the STOP mode, and the peripheral hardware for which the clock that stops oscillating in the STOP mode after the STOP mode is released, restart the peripheral hardware.
 - 2. To stop the internal low-speed oscillation clock in the STOP mode, use an option byte to stop the watchdog timer operation in the HALT/STOP mode (bit 0 (WDSTBYON) of 000C0H = 0), and then execute the STOP instruction.
 - 3. To shorten oscillation stabilization time after the STOP mode is released when the CPU operates with the high-speed system clock (X1 oscillation), temporarily switch the CPU clock to the internal high-speed oscillation clock before the next execution of the STOP instruction. Before changing the CPU clock from the internal high-speed oscillation clock to the high-speed system clock (X1 oscillation) after the STOP mode is released, check the oscillation stabilization time with the oscillation stabilization time counter status register (OSTC).
 - 4. The STOP instruction cannot be executed when the CPU operates on the 20 MHz internal high-speed oscillation clock. Be sure to execute the STOP instruction after shifting to internal high-speed oscillation clock operation.

(2) STOP mode release

Figure 21-5. Operation Timing When STOP Mode Is Released (When Unmasked Interrupt Request Is Generated)



Note When the oscillation stabilization time set by OSTS is equal to or shorter than 61 μ s, the HALT status is retained to a maximum of "61 μ s + wait time."


The STOP mode can be released by the following two sources.

(a) Release by unmasked interrupt request


When an unmasked interrupt request is generated, the STOP mode is released. After the oscillation stabilization time has elapsed, if interrupt acknowledgment is enabled, vectored interrupt servicing is carried out. If interrupt acknowledgment is disabled, the next address instruction is executed.

Figure 21-6. STOP Mode Release by Interrupt Request Generation (1/2)

(1) When high-speed system clock (X1 oscillation) is used as CPU clock




(2) When high-speed system clock (external clock input) is used as CPU clock



Remark The broken lines indicate the case when the interrupt request that has released the standby mode is acknowledged.

Figure 21-6. STOP Mode Release by Interrupt Request Generation (2/2)

(3) When internal high-speed oscillation clock is used as CPU clock




Remark The broken lines indicate the case when the interrupt request that has released the standby mode is acknowledged.

(b) Release by reset signal generation


When the reset signal is generated, STOP mode is released, and then, as in the case with a normal reset operation, the program is executed after branching to the reset vector address.

Figure 21-7. STOP Mode Release by Reset

(1) When high-speed system clock is used as CPU clock



(2) When internal high-speed oscillation clock is used as CPU clock



Remark fx: X1 clock oscillation frequency

CHAPTER 22 RESET FUNCTION

The following five operations are available to generate a reset signal.

- (1) External reset input via RESET pin
- (2) Internal reset by watchdog timer program loop detection
- (3) Internal reset by comparison of supply voltage and detection voltage of power-on-clear (POC) circuit
- (4) Internal reset by comparison of supply voltage of the low-voltage detector (LVI) or input voltage (EXLVI) from external input pin, and detection voltage
- (5) Internal reset by execution of illegal instruction Note

External and internal resets start program execution from the address at 0000H and 0001H when the reset signal is generated.


A reset is effected when a low level is input to the RESET pin, the watchdog timer overflows, or by POC and LVI circuit voltage detection or execution of illegal instruction^{Note}, and each item of hardware is set to the status shown in Tables 22-1 and 22-2. Each pin is high impedance during reset signal generation or during the oscillation stabilization time just after a reset release, except for P130, which is low-level output.

When a low level is input to the RESET pin, the device is reset. It is released from the reset status when a high level is input to the \overline{RESET} pin and program execution is started with the internal high-speed oscillation clock after reset processing. A reset by the watchdog timer is automatically released, and program execution starts using the internal high-speed oscillation clock (see **Figures 22-2** to **22-4**) after reset processing. Reset by POC and LVI circuit power supply detection is automatically released when $V_{DD} \ge V_{POR}$ or $V_{DD} \ge V_{LVI}$ after the reset, and program execution starts using the internal high-speed oscillation clock (see **CHAPTER 23 POWER-ON-CLEAR CIRCUIT** and **CHAPTER 24 LOW-VOLTAGE DETECTOR**) after reset processing.

- **Note** The illegal instruction is generated when instruction code FFH is executed.
 - Reset by the illegal instruction execution not issued by emulation with the in-circuit emulator or on-chip debug emulator.
- Cautions 1. For an external reset, input a low level for 10 μ s or more to the RESET pin
 - (To perform an external reset upon power application, a low level of at least 10 μ s must be continued during the period in which the supply voltage is within the operating range (V_{DD} \geq 1.8 V)).
 - 2. During reset input, the X1 clock, XT1 clock, internal high-speed oscillation clock, and internal low-speed oscillation clock stop oscillating. External main system clock input becomes invalid.
 - 3. When the STOP mode is released by a reset, the RAM contents in the STOP mode are held during reset input.
 - 4. When reset is effected, port pin P140 is set to low-level output and other port pins become highimpedance, because each SFR and 2nd SFR are initialized.
- Remark VPOR: POC power supply rise detection voltage
 - V_{LVI}: LVI detection voltage

78K0R/Lx3

Figure 22-1. Block Diagram of Reset Function



Caution An LVI circuit internal reset does not reset the LVI circuit.

Remarks 1. LVIM: Low-voltage detection register

2. LVIS: Low-voltage detection level select register




Figure 22-2. Timing of Reset by RESET Input

Note Set P130 to high-level output by software.

Remark When reset is effected, P130 outputs a low level. If P130 is set to output a high level before reset is effected, the output signal of P130 can be dummy-output as the CPU reset signal.




Figure 22-3. Timing of Reset Due to Watchdog Timer Overflow

Note Set P130 to high-level output by software.

Caution A watchdog timer internal reset resets the watchdog timer.

Remark When reset is effected, P130 outputs a low level. If P130 is set to output a high level before reset is effected, the output signal of P130 can be dummy-output as the CPU reset signal.




Figure 22-4. Timing of Reset in STOP Mode by RESET Input

Note Set P130 to high-level output by software.

- **Remarks 1.** When reset is effected, P130 outputs a low level. If P130 is set to output a high level before reset is effected, the output signal of P130 can be dummy-output as the CPU reset signal.
 - 2. For the reset timing of the power-on-clear circuit and low-voltage detector, see CHAPTER 23 POWER-ON-CLEAR CIRCUIT and CHAPTER 24 LOW-VOLTAGE DETECTOR.

Table 22-1. Operation Statuses During Reset Period

Item		During Reset Period
System clock		Clock supply to the CPU is stopped.
Main system clock	fıн	Operation stopped
	fx	Operation stopped (X1 and X2 pins are input port mode)
	fex	Clock input invalid (pin is input port mode)
Subsystem clock	fхт	Operation stopped (XT1 and XT2 pins are input port mode)
fiL	-	Operation stopped
CPU		
Flash memory		
RAM		Operation stopped (The value, however, is retained when the voltage is at least the power-on-clear detection voltage.)
Port (latch)		Set P130 to low-level output. The port pins except for P130 become high impedance.
Timer array unit (TAU)		Operation stopped
Real-time counter (RTC	C)	
Watchdog timer		
Clock output/buzzer ou	tput	
A/D converter		
D/A converter		
Operational amplifier		
Voltage reference		
Serial array unit (SAU)		
Serial interface (IICA)		
LCD controller/driver		Operation stopped
		(COM only pin, SEG only pin, COM/SEG alternate pin: GND output, SEG/general-purpose port alternate pin: input port, VLc0 to VLc2 pins: high-impedance output, VLc3/P02 pin, CAPH/P00 pin, CAPL/P01 pin: input port)
Multiplier/divider		Operation stopped
DMA controller		
Power-on-clear function		Detection operation possible
Low-voltage detection function		Operation stopped (however, operation continues at LVI reset)
External interrupt		Operation stopped
Key interrupt		
BCD correction circuit (BCD)	

Remarks 1. f_{IH} : Internal high-speed oscillation clock, f_{X} : X1 oscillation clock f_{EX} : External main system clock, f_{X} : XT1 oscillation clock

fıL: Internal low-speed oscillation clock

2. The functions mounted depend on the product. Refer to 1.4 Block Diagram and 1.5 Outline of Functions.

Table 22-2. Hardware Statuses After Reset Acknowledgment (1/4)

	Hardware				
Program counter (PC	The contents of the reset vector table (0000H, 0001H) are set.				
Stack pointer (SP)		Undefined			
Program status word	I (PSW)	06H			
RAM	Data memory	Undefined ^{Note 2}			
	General-purpose registers	Undefined ^{Note 2}			
Port registers (P0 to	P15) (output latches)	00H			
Port mode registers	(PM0 to PM12, PM14, PM15)	FFH			
Port input mode regis	sters 1, 7 (PIM1, PIM7)	00H			
Port output mode reg	gisters 1, 7, 8 (POM1, POM7, POM8)	00H			
Pull-up resistor optio	n registers (PU0, PU1, PU3 to PU5, PU7 to PU10, PU12, PU14)	00H			
Clock operation mod	e control register (CMC)	00H			
Clock operation statu	us control register (CSC)	СОН			
Processor mode con	trol register (PMC)	00H			
System clock control	register (CKC)	09H			
20 MHz internal high	-speed oscillation control register (DSCCTL)	00H			
Oscillation stabilization	on time counter status register (OSTC)	00H			
Oscillation stabilization	on time select register (OSTS)	07H			
Noise filter enable re	gisters 0, 1 (NFEN0, NFEN1)	00H			
Peripheral enable re	gisters 0 (PER0)	00H			
Operation speed mo	de control register (OSMC)	00H			
Input switch control r	register (ISC)	00H			
Timer array units 0, 1 (TAU0, TAU1)	Timer data registers 00, 01, 02, 03, 04, 05, 06, 07, 10, 11, 12, 13 (TDR00, TDR01, TDR02, TDR03, TDR04, TDR05, TDR06, TDR07, TDR10, TDR11, TDR12, TDR13)	0000H			
	Timer mode registers 00, 01, 02, 03, 04, 05, 06, 07, 10, 11, 12, 13 (TMR00, TMR01, TMR02, TMR03, TMR04, TMR05, TMR06, TMR07, TMR10, TMR11, TMR12, TMR13)	0000Н			
	Timer status registers 00, 01, 02, 03, 04, 05, 06, 07, 10, 11, 12, 13 (TSR00, TSR01, TSR02, TSR03, TSR04, TSR05, TSR06, TSR07, TSR10, TSR11, TSR12, TSR13)	0000Н			
	Timer input select register 0, 1 (TIS0, TIS1)	00H			
	Timer channel counter registers 00, 01, 02, 03, 04, 05, 06, 07, 10, 11, 12, 13 (TCR00, TCR01, TCR02, TCR03, TCR04, TCR05, TCR06, TCR07, TCR10, TCR11, TCR12, TCR13)	FFFFH			
	Timer channel enable status registers 0, 1 (TE0, TE1)	0000H			
	Timer channel start trigger registers 0, 1 (TS0, TS1)	0000H			

- **Notes 1.** During reset signal generation or oscillation stabilization time wait, only the PC contents among the hardware statuses become undefined. All other hardware statuses remain unchanged after reset.
 - 2. When a reset is executed in the standby mode, the pre-reset status is held even after reset.

Remark The SFR and 2nd SFR provided differ depending on the product. Refer to 3.2.4 Special function registers (SFRs) and 3.2.5 Extended special function registers (2nd SFRs: 2nd Special Function Registers).

Table 22-2. Hardware Statuses After Reset Acknowledgment (2/4)

	Hardware	Status After Reset Acknowledgment ^{Note 1}
Timer array units 0, 1	Timer channel stop trigger registers 0, 1 (TT0, TT1)	0000H
(TAU0, TAU1)	Timer clock select registers 0, 1 (TPS0, TPS1)	0000H
	Timer channel output registers 0, 1 (TO0, TO1)	0000H
	Timer channel output enable registers 0, 1 (TOE0, TOE1)	0000H
	Timer channel output level registers 0, 1 (TOL0, TOL1)	0000H
	Timer channel output mode registers 0, 1 (TOM0, TOM1)	0000H
Real-time counter	Sub-count register (RSUBC)	0000H
	Second count register (SEC)	00H
	Minute count register (MIN)	00H
	Hour count register (HOUR)	12H
	Week count register (WEEK)	00H
	Day count register (DAY)	01H
	Month count register (MONTH)	01H
	Year count register (YEAR)	00H
	Watch error correction register (SUBCUD)	00H
	Alarm minute register (ALARMWM)	00H
	Alarm hour register (ALARMWH)	12H
	Alarm week register (ALARMWW)	00H
	Real-time counter control register 0 (RTCC0)	00H
	Real-time counter control register 1 (RTCC1)	00H
	Real-time counter control register 2 (RTCC2)	00H
Clock output/buzzer output controller	Clock output select registers 0, 1 (CKS0, CKS1)	00H
Watchdog timer	Enable register (WDTE)	1AH/9AH ^{Note 2}
A/D converter	10-bit A/D conversion result register (ADCR)	0000H
	8-bit A/D conversion result register (ADCRH)	00H
	A/D converter mode register (ADM)	00H
	A/D converter mode register 1 (ADM1)	00H
	Analog reference voltage control register (ADVRC)	00H
	Analog input channel specification register (ADS)	00H
	A/D port configuration register (ADPC)	10H
D/A converter	D/A conversion value setting registers W0, W1 (DACSW0, DACSW1)	0000H
	8-bit D/A conversion value setting registers 0, 1 (DACS0, DACS1)	00H
	D/A converter mode register (DAM)	00H
Operational amplifier	Operational amplifier control register (OAC)	00H
Voltage reference	Analog reference voltage control register (ADVRC)	00H

Notes 1. During reset signal generation or oscillation stabilization time wait, only the PC contents among the hardware statuses become undefined. All other hardware statuses remain unchanged after reset.

2. The reset value of WDTE is determined by the option byte setting.

Remark The SFR and 2nd SFR mounted depend on the product. Refer to 3.2.4 Special function registers (SFRs) and 3.2.5 Extended special function registers (2nd SFRs: 2nd Special Function Registers).

Table 22-2. Hardware Statuses After Reset Acknowledgment (3/4)

	Hardware	Status After Reset Acknowledgment ^{Note}	
Serial array units 0, 1 (SAU0, SAU1)	Serial data registers 00, 01, 02, 03, 10, 11, 12, 13 (SDR00, SDR01, SDR02, SDR03, SDR10, SDR11, SDR12, SDR13)	0000H	
	Serial status registers 00, 01, 02, 03, 10, 11, 12, 13 (SSR00, SSR01, SSR02, SSR03, SSR10, SSR11, SSR12, SSR13)	0000H	
	Serial flag clear trigger registers 00, 01, 02, 03, 10, 11, 13 (SIR00, SIR01, SIR02, SIR03, SIR10, SIR11, SIR13)	0000H	
	Serial mode registers 00, 01, 02, 03, 10, 11, 12, 13 (SMR00, SMR01, SMR02, SMR03, SMR10, SMR11, SMR12, SMR13)	0020H	
	Serial communication operation setting registers 00, 01, 02, 03, 10, 11, 12, 13 (SCR00, SCR01, SCR02, SCR03, SCR10, SCR11, SCR12, SCR13)	0087H	
	Serial channel enable status registers 0, 1 (SE0, SE1)	0000H	
	Serial channel start trigger registers 0, 1 (SS0, SS1)	0000H	
	Serial channel stop trigger registers 0, 1 (ST0, ST1)	0000H	
	Serial clock select registers 0, 1 (SPS0, SPS1)	0000H	
	Serial output registers 0, 1 (SO0, SO1)	0F0FH	
	Serial output enable registers 0, 1 (SOE0, SOE1)	0000H	
Serial interface IICA	Shift register (IICA)	00H	
	Control register 0 (IICCTL0)	00H	
	Control register 1 (IICCTL1)	00H	
	Slave address register (SVA)	00H	
	IICA low-level width setting register 0 (IICWL)	FFH	
	IICA high-level width setting register 0 (IICWH)	FFH	
	Status register (IICS)	00H	
	Flag register (IICF)	00H	
LCD controller/driver	LCD mode register (LCDMD)	00H	
	LCD display mode register (LCDM)	00H	
	LCD clock control register 0 (LCDC0)	00H	
	LCD boost level control register (VLCD)	0FH	
	Port function register (PFALL)	00H	
	Segment enable register (SEGEN)	00H	
	Input switch control register (ISC)	00H	
Multiplier/divider	Multiplication/division data register A (MDAL, MDAH)	0000H	
	Multiplication/division data register B (MDBL, MDBH)	0000H	
	Multiplication/division data register C (MDCL, MDCH)	0000H	
	Multiplication/division control register (MDUC)	00H	
Key interrupt	Key return mode register (KRM)	00H	

Note During reset signal generation or oscillation stabilization time wait, only the PC contents among the hardware statuses become undefined. All other hardware statuses remain unchanged after reset.

Remark The SFR and 2nd SFR mounted depend on the product. Refer to 3.2.4 Special function registers (SFRs) and 3.2.5 Extended special function registers (2nd SFRs: 2nd Special Function Registers).

Table 22-2. Hardware Statuses After Reset Acknowledgment (4/4)

	Hardware	Status After Reset Acknowledgment ^{Note 1}
Reset function	Reset control flag register (RESF)	Undefined ^{Note 2}
Low-voltage detector	Low-voltage detection register (LVIM)	00H ^{Note 3}
	Low-voltage detection level select register (LVIS)	0EH ^{Note 2}
DMA controller	SFR address registers 0, 1 (DSA0, DSA1)	00H
	RAM address registers 0L, 0H, 1L, 1H (DRA0L, DRA0H, DRA1L, DRA1H)	00H
	Byte count registers 0L, 0H, 1L, 1H (DBC0L, DBC0H, DBC1L, DBC1H)	00H
	Mode control registers 0, 1 (DMC0, DMC1)	00H
	Operation control registers 0, 1 (DRC0, DRC1)	00H
Interrupt	Request flag registers 0L, 0H, 1L, 1H, 2L, 2H (IF0L, IF0H, IF1L, IF1H, IF2L, IF2H)	00H
	Mask flag registers 0L, 0H, 1L, 1H, 2L, 2H (MK0L, MK0H, MK1L, MK1H, MK2L, MK2H)	FFH
	Priority specification flag registers 00L, 00H, 01L, 01H, 02L, 02H, 10L, 10H, 11L, 11H, 12L, 12H (PR00L, PR00H, PR01L, PR01H, PR10L, PR10H, PR11L, PR11H, PR02L, PR02H, PR12L, PR12H)	FFH
	External interrupt rising edge enable registers 0, 1 (EGP0, EGP1)	00H
	External interrupt falling edge enable registers 0, 1 (EGN0, EGN1)	00H
Regulator	Regulator mode control register (RMC)	00H
BCD correction circuit (BCD)	BCD correction result register (BCDADJ)	Undefined

Notes 1. During reset signal generation or oscillation stabilization time wait, only the PC contents among the hardware statuses become undefined. All other hardware statuses remain unchanged after reset.

2. These values vary depending on the reset source.

Register	Reset Source	RESET Input	Reset by POC	Reset by Execution of Illegal Instruction	Reset by WDT	Reset by LVI
RESF	TRAP bit	Cleared (0)	Cleared (0)	Set (1)	Held	Held
	WDRF bit			Held	Set (1)	Held
	LVIRF bit			Held	Held	Set (1)
LVIS		Cleared (0EH)	Cleared (0EH)	Cleared (0EH)	Cleared (0EH)	Held

3. This value varies depending on the reset source and the option byte.

Remark The SFR and 2nd SFR mounted depend on the product. Refer to 3.2.4 Special function registers (SFRs) and 3.2.5 Extended special function registers (2nd SFRs: 2nd Special Function Registers).

22.1 Register for Confirming Reset Source

Many internal reset generation sources exist in the 78K0R/Lx3 microcontrollers. The reset control flag register (RESF) is used to store which source has generated the reset request.

RESF can be read by an 8-bit memory manipulation instruction.

RESET input, reset by power-on-clear (POC) circuit, and reading RESF clear TRAP, WDRF, and LVIRF.

Figure 22-5. Format of Reset Control Flag Register (RESF)

 Address:
 FFFA8H
 After reset:
 Undefined
 R

 Symbol
 7
 6
 5
 4
 3
 2
 1
 0

 RESF
 TRAP^{Note 1}
 Undefined
 Undefined
 WDRF^{Note 1}
 Undefined
 Undefined
 LVIRF^{Note 1}

TRAP	Internal reset request by execution of illegal instruction ^{Note 2}
0	Internal reset request is not generated, or RESF is cleared.
1	Internal reset request is generated.

WDRF	Internal reset request by watchdog timer (WDT)
0	Internal reset request is not generated, or RESF is cleared.
1	Internal reset request is generated.

LVIRF	Internal reset request by low-voltage detector (LVI)					
0	nternal reset request is not generated, or RESF is cleared.					
1	Internal reset request is generated.					

- Notes 1. The value after reset varies depending on the reset source.
 - The illegal instruction is generated when instruction code FFH is executed.
 Reset by the illegal instruction execution not issued by emulation with the in-circuit emulator or on-chip debug emulator.
- Cautions 1. Do not read data by a 1-bit memory manipulation instruction.
 - 2. Do not make a judgment based on only the read value of the RESF register 8-bit data, because bits other than TRAP, WDRF, and LVIRF become undefined.
 - 3. When the LVI default start function (bit 0 (LVIOFF) of 000C1H = 0) is used, LVIRF flag may become 1 from the beginning depending on the power-on waveform.

The status of RESF when a reset request is generated is shown in Table 22-3.

Table 22-3. RESF Status When Reset Request Is Generated

Reset Source Flag	RESET Input	Reset by POC	Reset by Execution of Illegal Instruction	Reset by WDT	Reset by LVI
TRAP	Cleared (0)	Cleared (0)	Set (1)	Held	Held
WDRF			Held	Set (1)	Held
LVIRF			Held	Held	Set (1)

CHAPTER 23 POWER-ON-CLEAR CIRCUIT

23.1 Functions of Power-on-Clear Circuit

The power-on-clear circuit (POC) is mounted onto all 78K0R/Lx3 microcontroller products.

The power-on-clear circuit has the following functions.

· Generates internal reset signal at power on.

The reset signal is released when the supply voltage (V_{DD}) exceeds 1.61 V ± 0.09 V.

Caution If the low-voltage detector (LVI) is set to ON by an option byte by default, the reset signal is not released until the supply voltage (V_{DD}) exceeds 2.07 V ±0.2 V.

 Compares supply voltage (VDD) and detection voltage (VPDR = 1.59 V ±0.09 V), generates internal reset signal when VDD < VPDR.

Caution If an internal reset signal is generated in the POC circuit, the reset control flag register (RESF) is cleared to 00H.

Remark This product incorporates multiple hardware functions that generate an internal reset signal. A flag that indicates the reset source is located in the reset control flag register (RESF) for when an internal reset signal is generated by the watchdog timer (WDT), low-voltage-detector (LVI), or illegal instruction execution. RESF is not cleared to 00H and the flag is set to 1 when an internal reset signal is generated by WDT or LVI.

For details of RESF, see CHAPTER 22 RESET FUNCTION.

23.2 Configuration of Power-on-Clear Circuit

The block diagram of the power-on-clear circuit is shown in Figure 23-1.

7/7

V_{DD}
Internal reset signal voltage source

Figure 23-1. Block Diagram of Power-on-Clear Circuit

23.3 Operation of Power-on-Clear Circuit

An internal reset signal is generated on power application. When the supply voltage (VDD) exceeds the detection voltage (VPDR = 1.61 V ±0.09 V), the reset status is released.


Caution If the low-voltage detector (LVI) is set to ON by an option byte by default, the reset signal is not released until the supply voltage (V_{DD}) exceeds 2.07 V \pm 0.2 V.

• The supply voltage (V_{DD}) and detection voltage (V_{PDR} = 1.59 V ±0.09 V) are compared. When V_{DD} < V_{PDR}, the internal reset signal is generated.

The timing of generation of the internal reset signal by the power-on-clear circuit and low-voltage detector is shown below.

Figure 23-2. Timing of Generation of Internal Reset Signal by Power-on-Clear Circuit and Low-Voltage Detector (1/2)

(1) When LVI is OFF upon power application (option byte: LVIOFF = 1)



- Notes 1. The operation guaranteed range is 1.8 V ≤ V_{DD} ≤ 5.5 V. To make the state at lower than 1.8 V reset state when the supply voltage falls, use the reset function of the low-voltage detector, or input the low level to the RESET pin.
 - 2. If the rate at which the voltage rises to 1.8 V after power application is slower than 0.5 V/ms (MIN.), input a low level to the RESET pin before the voltage reaches to 1.8 V, or set LVI to ON by default by using an option byte (option byte: LVIOFF = 0).
 - 3. The reset processing time, such as when waiting for internal voltage stabilization, includes the oscillation accuracy stabilization time of the internal high-speed oscillation clock.
 - **4.** The internal reset processing time includes the oscillation accuracy stabilization time of the internal high-speed oscillation clock.
 - 5. The internal high-speed oscillation clock and a high-speed system clock or subsystem clock can be selected as the CPU clock. To use the X1 clock, use the OSTC register to confirm the lapse of the oscillation stabilization time. To use the XT1 clock, use the timer function for confirmation of the lapse of the stabilization time.


Caution Set the low-voltage detector by software after the reset status is released (see CHAPTER 24 LOW-VOLTAGE DETECTOR).

Remark VLVI: LVI detection voltage

VPOR: POC power supply rise detection voltage VPDR: POC power supply fall detection voltage

Figure 23-2. Timing of Generation of Internal Reset Signal by Power-on-Clear Circuit and Low-Voltage Detector (2/2)

(2) When LVI is ON upon power application (option byte: LVIOFF = 0)



- Notes 1. The operation guaranteed range is $1.8 \text{ V} \le \text{V}_{\text{DD}} \le 5.5 \text{ V}$. To make the state at lower than 1.8 V reset state when the supply voltage falls, use the reset function of the low-voltage detector, or input the low level to the RESET pin.
 - 2. The internal high-speed oscillation clock and a high-speed system clock or subsystem clock can be selected as the CPU clock. To use the X1 clock, use the OSTC register to confirm the lapse of the oscillation stabilization time. To use the XT1 clock, use the timer function for confirmation of the lapse of the stabilization time.
 - 3. The internal reset processing time includes the oscillation accuracy stabilization time of the internal high-speed oscillation clock.
 - **4.** The following times are required between reaching the POC detection voltage (1.59 V (TYP.)) and starting normal operation.
 - When the time to reach 2.07 V (TYP.) from 1.59 V (TYP.) is less than 5.8 ms:
 A POC processing time of about 2.1 to 6.2 ms is required between reaching 1.59 V (TYP.) and starting normal operation.
 - When the time to reach 2.07 V (TYP.) from 1.59 V (TYP.) is greater than 5.8 ms:
 A reset processing time of about 195 to 322 μs is required between reaching 2.07 V (TYP.) and starting normal operation.

Caution Set the low-voltage detector by software after the reset status is released (see CHAPTER 24 LOW-VOLTAGE DETECTOR).

Remark VLVI: LVI detection voltage

VPOR: POC power supply rise detection voltage VPDR: POC power supply fall detection voltage

23.4 Cautions for Power-on-Clear Circuit


In a system where the supply voltage (V_{DD}) fluctuates for a certain period in the vicinity of the POC detection voltage (V_{POR}, V_{PDR}), the system may be repeatedly reset and released from the reset status. In this case, the time from release of reset to the start of the operation of the microcontroller can be arbitrarily set by taking the following action.

<Action>

After releasing the reset signal, wait for the supply voltage fluctuation period of each system by means of a software counter that uses a timer, and then initialize the ports.

Figure 23-3. Example of Software Processing After Reset Release (1/2)

• If supply voltage fluctuation is 50 ms or less in vicinity of POC detection voltage




Notes 1. If reset is generated again during this period, initialization processing <2> is not started.

2. A flowchart is shown on the next page.

Remark n = 0 to 7

Figure 23-3. Example of Software Processing After Reset Release (2/2)

· Checking reset source



Note The illegal instruction is generated when instruction code FFH is executed.

Reset by the illegal instruction execution not issued by emulation with the in-circuit emulator or on-chip debug emulator.

CHAPTER 24 LOW-VOLTAGE DETECTOR

24.1 Functions of Low-Voltage Detector

The low-voltage detector (LVI) is mounted onto all 78K0R/Lx3 microcontroller products.

The low-voltage detector has the following functions.

- The LVI circuit compares the supply voltage (V_{DD}) with the detection voltage (V_{LVI}) or the input voltage from an external input pin (EXLVI) with the detection voltage (V_{EXLVI} = 1.21 V ±0.1 V), and generates an internal reset or internal interrupt signal.
- The low-voltage detector (LVI) can be set to ON by an option byte by default. If it is set to ON to raise the power supply from the POC detection voltage (VPOR = 1.61 V (TYP.)) or lower, the internal reset signal is generated when the supply voltage (VDD) < detection voltage (VLVI = 2.07 V ±0.2 V). After that, the internal reset signal is generated when the supply voltage (VDD) < detection voltage (VLVI = 2.07 V ±0.1 V).
- The supply voltage (VDD) or the input voltage from the external input pin (EXLVI) can be selected to be detected by software.
- A reset or an interrupt can be selected to be generated after detection by software.
- Detection levels (V_{LVI},16 levels) of supply voltage can be changed by software.
- Operable in STOP mode.

The reset and interrupt signals are generated as follows depending on selection by software.

	on of Supply Voltage (VDD) EL = 0)	Selection Level Detection of Input Voltage from External Input Pin (EXLVI) (LVISEL = 1)		
Selects reset (LVIMD = 1).	Selects interrupt (LVIMD = 0).	Selects reset (LVIMD = 1).	Selects interrupt (LVIMD = 0).	
Generates an internal reset signal when $V_{DD} < V_{LVI}$ and releases the reset signal when $V_{DD} \ge V_{LVI}$.	Generates an internal interrupt signal when V_{DD} drops lower than V_{LVI} ($V_{DD} < V_{LVI}$) or when V_{DD} becomes V_{LVI} or higher ($V_{DD} \ge V_{LVI}$).	Generates an internal reset signal when EXLVI < V_{EXLVI} and releases the reset signal when EXLVI $\geq V_{\text{EXLVI}}$.	Generates an internal interrupt signal when EXLVI drops lower than VexLVI (EXLVI < VexLVI) or when EXLVI becomes VexLVI or higher (EXLVI ≥ VexLVI).	

Remark LVISEL: Bit 2 of low-voltage detection register (LVIM)

LVIMD: Bit 1 of LVIM

While the low-voltage detector is operating, whether the supply voltage or the input voltage from an external input pin is more than or less than the detection level can be checked by reading the low-voltage detection flag (LVIF: bit 0 of LVIM).

When the low-voltage detector is used to reset, bit 0 (LVIRF) of the reset control flag register (RESF) is set to 1 if reset occurs. For details of RESF, see **CHAPTER 22 RESET FUNCTION**.



24.2 Configuration of Low-Voltage Detector

The block diagram of the low-voltage detector is shown in Figure 24-1.

V_{DD} Low-voltage detection level selector Internal reset signal Selector EXLVI/P120/ Selector INTP0 INTLVI Reference voltage source 4 LVIS3 LVIS2 LVIS1 LVIS0 LVION LVISEL LVIMD LVIF Low-voltage detection level Low-voltage detection register select register (LVIS) Internal bus

Figure 24-1. Block Diagram of Low-Voltage Detector

24.3 Registers Controlling Low-Voltage Detector

The low-voltage detector is controlled by the following registers.

- Low-voltage detection register (LVIM)
- Low-voltage detection level select register (LVIS)
- Port mode register 12 (PM12)

(1) Low-voltage detection register (LVIM)

This register sets low-voltage detection and the operation mode.

This register can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation clears this register to 00H.

Figure 24-2. Format of Low-Voltage Detection Register (LVIM)

Address:	FFFA9H	After reset: 00	H ^{Note 1} R/V	VNote 2					
Symbol	<7>	6	5	4	3	<2>	<1>	<0>	
LVIM	LVION	0	0	0	0	LVISEL	LVIMD	LVIF	l

Ī	LVION ^{Notes 3, 4}	Enables low-voltage detection operation
	0	Disables operation
	1	Enables operation

L٧	/ISEL ^{Note 3}	Voltage detection selection				
	0	Detects level of supply voltage (VDD)				
	1	Detects level of input voltage from external input pin (EXLVI)				

N-4- 0							
LVIMD Note 3	Low-voltage detection operation mode (interrupt/reset) selection						
0	ullet LVISEL = 0: Generates an internal interrupt signal when the supply voltage (VDD) drops						
	lower than the detection voltage (V_{LVI}) ($V_{DD} < V_{LVI}$) or when V_{DD} becomes						
	V∟vı or higher (V□□ ≥ V∟vı).						
	• LVISEL = 1: Generates an interrupt signal when the input voltage from an external						
	input pin (EXLVI) drops lower than the detection voltage (VexLVI) (EXLVI <						
	Vexlvi) or when EXLVI becomes Vexlvi or higher (EXLVI \geq Vexlvi).						
1	• LVISEL = 0: Generates an internal reset signal when the supply voltage (VDD) <						
	detection voltage (VLVI) and releases the reset signal when $V_{DD} \ge V_{LVI}$.						
	• LVISEL = 1: Generates an internal reset signal when the input voltage from an						
	external input pin (EXLVI) < detection voltage (Vexlvi) and releases the						
	reset signal when EXLVI ≥ VEXLVI.						

LVIF	Low-voltage detection flag
0	• LVISEL = 0: Supply voltage (VDD) ≥ detection voltage (VLVI), or when LVI operation is disabled
	LVISEL = 1: Input voltage from external input pin (EXLVI) ≥ detection voltage (Vexlvi), or when LVI operation is disabled
1	LVISEL = 0: Supply voltage (VDD) < detection voltage (VLVI) LVISEL = 1: Input voltage from external input pin (EXLVI) < detection voltage (VEXLVI)

Notes 1. The reset value changes depending on the reset source and the setting of the option byte.

This register is not cleared (00H) by LVI reset.

It is set to "82H" when a reset signal other than LVI is applied if option byte LVIOFF = 0, and to "00H" if option byte LVIOFF = 1.

- 2. Bit 0 is read-only.
- **3.** LVION, LVIMD, and LVISEL are cleared to 0 in the case of a reset other than an LVI reset. These are not cleared to 0 in the case of an LVI reset.

- Note 4. When LVION is set to 1, operation of the comparator in the LVI circuit is started. Use software to wait for the following periods of time, between when LVION is set to 1 and when the voltage is confirmed with LVIF.
 - Operation stabilization time (10 μs (MAX.))
 - Minimum pulse width (200 μs (MIN.))

The LVIF value for these periods may be set/cleared regardless of the voltage level, and can therefore not be used. Also, the LVIIF interrupt request flag may be set to 1 in these periods.

- Cautions 1. To stop LVI, be sure to clear (0) LVION by using a 1-bit memory manipulation instruction.
 - 2. Input voltage from external input pin (EXLVI) must be EXLVI < VDD.
 - 3. When LVI is used in interrupt mode (LVIMD = 0) and LVISEL is set to 0, an interrupt request signal (INTLVI) that disables LVI operation (clears LVION) when the supply voltage (VDD) is less than or equal to the detection voltage (VLVI) (if LVISEL = 1, input voltage of external input pin (EXLVI) is less than or equal to the detection voltage (VEXLVI)) is generated and LVIIF may be set to 1.

(2) Low-voltage detection level select register (LVIS)

This register selects the low-voltage detection level.

This register can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation input sets this register to 0EH.

Figure 24-3. Format of Low-Voltage Detection Level Select Register (LVIS)

Address: I	FFAAH	After reset: 0E	H Note R/W	I				
Symbol	7	6	5	4	3	2	1	0
LVIS	0	0	0	0	LVIS3	LVIS2	LVIS1	LVIS0

LVIS3	LVIS2	LVIS1	LVIS0	Detection level
0	0	0	0	VLVI0 (4.22 ±0.1 V)
0	0	0	1	V _{LVI1} (4.07 ±0.1 V)
0	0	1	0	V _{LVI2} (3.92 ±0.1 V)
0	0	1	1	V _{LVI3} (3.76 ±0.1 V)
0	1	0	0	V _{LVI4} (3.61 ±0.1 V)
0	1	0	1	V _{LVI5} (3.45 ±0.1 V)
0	1	1	0	V _{LVI6} (3.30 ±0.1 V)
0	1	1	1	VLVI7 (3.15 ±0.1 V)
1	0	0	0	V _{LVI8} (2.99 ±0.1 V)
1	0	0	1	V _{LVI9} (2.84 ±0.1 V)
1	0	1	0	VLVI10 (2.68 ±0.1 V)
1	0	1	1	VLVI11 (2.53 ±0.1 V)
1	1	0	0	VLVI12 (2.38 ±0.1 V)
1	1	0	1	VLVI13 (2.22 ±0.1 V)
1	1	1	0	VLVI14 (2.07 ±0.1 V)
1	1	1	1	VLVI15 (1.91 ±0.1 V)

Note The reset value changes depending on the reset source.

If the LVIS register is reset by LVI, it is not reset but holds the current value. The value of this register is reset to "0EH" if a reset other than by LVI is effected.

Cautions 1. Be sure to clear bits 4 to 7 to "0".

Cautions 2. Change the LVIS value with either of the following methods.

- . When changing the value after stopping LVI
 - <1> Stop LVI (LVION = 0).
 - <2> Change the LVIS register.
 - <3> Set to the mode used as an interrupt (LVIMD = 0).
 - <4> Mask LVI interrupts (LVIMK = 1).
 - <5> Enable LVI operation (LVION = 1).
 - <6> Before cancelling the LVI interrupt mask (LVIMK = 0), clear it with software because an LVIIF flag may be set when LVI operation is enabled.
- When changing the value after setting to the mode used as an interrupt (LVIMD = 0)
 - <1> Mask LVI interrupts (LVIMK = 1).
 - <2> Set to the mode used as an interrupt (LVIMD = 0).
 - <3> Change the LVIS register.
 - <4> Before cancelling the LVI interrupt mask (LVIMK = 0), clear it with software because an LVIIF flag may be set when the LVIS register is changed.
- 3. When an input voltage from the external input pin (EXLVI) is detected, the detection voltage (Vexlvi) is fixed. Therefore, setting of LVIS is not necessary.

(3) Port mode register 12 (PM12)

When using the P120/EXLVI/INTP0 pin for external low-voltage detection potential input, set PM120 to 1. At this time, the output latch of P120 may be 0 or 1.

PM12 can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation sets this register to FFH.

Figure 24-4. Format of Port Mode Register 12 (PM12)

Address:	FFF2CH	After reset: FF	H R/W					
Symbol	7	6	5	4	3	2	1	0
PM12	1	1	1	1	1	1	1	PM120

PM120	P120 pin I/O mode selection				
0	utput mode (output buffer on)				
1	nput mode (output buffer off)				

24.4 Operation of Low-Voltage Detector

The low-voltage detector can be used in the following two modes.

(1) Used as reset (LVIMD = 1)

- If LVISEL = 0, compares the supply voltage (VDD) and detection voltage (VLVI), generates an internal reset signal when VDD < VLVI, and releases internal reset when VDD ≥ VLVI.
- If LVISEL = 1, compares the input voltage from external input pin (EXLVI) and detection voltage (Vexlvi), generates
 an internal reset signal when EXLVI < Vexlvi, and releases internal reset when EXLVI ≥ Vexlvi.

Remark The low-voltage detector (LVI) can be set to ON by an option byte by default. If it is set to ON to raise the power supply from the POC detection voltage ($V_{POR} = 1.61 \text{ V (TYP.)}$) or lower, the internal reset signal is generated when the supply voltage (V_{DD}) < detection voltage ($V_{LVI} = 2.07 \text{ V } \pm 0.2 \text{ V}$). After that, the internal reset signal is generated when the supply voltage (V_{DD}) < detection voltage ($V_{LVI} = 2.07 \text{ V } \pm 0.1 \text{ V}$).

(2) Used as interrupt (LVIMD = 0)

- If LVISEL = 0, compares the supply voltage (VDD) and detection voltage (VLVI). When VDD drops lower than VLVI (VDD < VLVI) or when VDD becomes VLVI or higher (VDD ≥ VLVI), generates an interrupt signal (INTLVI).
- If LVISEL = 1, compares the input voltage from external input pin (EXLVI) and detection voltage (Vexlvi = 1.21 V ±0.1 V). When EXLVI drops lower than Vexlvi (EXLVI < Vexlvi) or when EXLVI becomes Vexlvi or higher (EXLVI ≥ Vexlvi), generates an interrupt signal (INTLVI).

While the low-voltage detector is operating, whether the supply voltage or the input voltage from an external input pin is more than or less than the detection level can be checked by reading the low-voltage detection flag (LVIF: bit 0 of LVIM).

Remark LVIMD: Bit 1 of low-voltage detection register (LVIM)

LVISEL: Bit 2 of LVIM

24.4.1 When used as reset

- (1) When detecting level of supply voltage (VDD)
 - (a) When LVI default start function stopped is set (LVIOFF = 1)
 - When starting operation
 - <1> Mask the LVI interrupt (LVIMK = 1).
 - <2> Clear bit 2 (LVISEL) of the low-voltage detection register (LVIM) to 0 (detects level of supply voltage (VDD)) (default value).
 - <3> Set the detection voltage using bits 3 to 0 (LVIS3 to LVIS0) of the low-voltage detection level selection register (LVIS).
 - <4> Set bit 7 (LVION) of LVIM to 1 (enables LVI operation).
 - <5> Use software to wait for the following periods of time (Total 210 μ s).
 - Operation stabilization time (10 μs (MAX.))
 - Minimum pulse width (200 μs (MIN.))
 - <6> Wait until it is checked that (supply voltage (VDD) ≥ detection voltage (VLVI)) by bit 0 (LVIF) of LVIM.
 - <7> Set bit 1 (LVIMD) of LVIM to 1 (generates reset when the level is detected).

Figure 24-5 shows the timing of the internal reset signal generated by the low-voltage detector. The numbers in this timing chart correspond to <1> to <7> above.

- Cautions 1. Be sure to execute <1>. When LVIMK = 0, an interrupt may occur immediately after the processing in <4>.
 - 2. If supply voltage (VDD) ≥ detection voltage (VLVI) when LVIMD is set to 1, an internal reset signal is not generated.
- · When stopping operation

Be sure to clear (0) LVIMD and then LVION by using a 1-bit memory manipulation instruction.




Figure 24-5. Timing of Low-Voltage Detector Internal Reset Signal Generation
(Bit: LVISEL = 0, Option Byte: LVIOFF = 1)

- Notes 1. The LVIMK flag is set to "1" by reset signal generation.
 - 2. The LVIIF flag of the interrupt request flag registers and the LVIF flag may be set (1).
 - LVIRF is bit 0 of the reset control flag register (RESF). For details of RESF, see CHAPTER 22 RESET FUNCTION.

Remarks 1. <1> to <7> in Figure 24-5 above correspond to <1> to <7> in the description of "When starting operation" in 24.4.1 (1) (a) When LVI default start function stopped is set (LVIOFF = 1).

2. VPOR: POC power supply rise detection voltage VPDR: POC power supply fall detection voltage

- (b) When LVI default start function enabled is set (LVIOFF = 0)
 - · When starting operation

Start in the following initial setting state.

- Set bit 7 (LVION) of LVIM to 1 (enables LVI operation)
- Clear bit 2 (LVISEL) of the low-voltage detection register (LVIM) to 0 (detects level of supply voltage (VDD))
- Set the low-voltage detection level selection register (LVIS) to 0EH (default value: $V_{LVI} = 2.07 \text{ V} \pm 0.1 \text{ V}$).
- Set bit 1 (LVIMD) of LVIM to 1 (generates reset when the level is detected)
- Set bit 0 (LVIF) of LVIM to 0 ("Supply voltage (VDD) ≥ detection voltage (VLVI)")

Figure 24-6 shows the timing of the internal reset signal generated by the low-voltage detector.

· When stopping operation

Be sure to clear (0) LVIMD and then LVION by using a 1-bit memory manipulation instruction.

Caution Even when the LVI default start function is used, if it is set to LVI operation prohibition by the software, it operates as follows:

- Does not perform low-voltage detection during LVION = 0.
- If a reset is generated while LVION = 0, LVION will be re-set to 1 when the CPU starts after reset release. There is a period when low-voltage detection cannot be performed normally, however, when a reset occurs due to WDT and illegal instruction execution. This is due to the fact that while the pulse width detected by LVI must be 200 μs max., LVION = 1 is set upon reset occurrence, and the CPU starts operating without waiting for the LVI stabilization time.




Figure 24-6. Timing of Low-Voltage Detector Internal Reset Signal Generation
(Bit: LVISEL = 0, Option Byte: LVIOFF = 0)

Notes 1. The LVIMK flag is set to "1" by reset signal generation.

2. LVIRF is bit 0 of the reset control flag register (RESF).

When the LVI default start function (bit 0 (LVIOFF) of 000C1H = 0) is used, the LVIRF flag may become 1 from the beginning due to the power-on waveform.

For details of RESF, see CHAPTER 22 RESET FUNCTION.

Remark VPOR: POC power supply rise detection voltage

VPDR: POC power supply fall detection voltage

(2) When detecting level of input voltage from external input pin (EXLVI)

- · When starting operation
 - <1> Mask the LVI interrupt (LVIMK = 1).
 - <2> Set bit 2 (LVISEL) of the low-voltage detection register (LVIM) to 1 (detects level of input voltage from external input pin (EXLVI)).
 - <3> Set bit 7 (LVION) of LVIM to 1 (enables LVI operation).
 - <4> Use software to wait for the following periods of time (Total 210 μ s).
 - Operation stabilization time (10 μs (MAX.))
 - Minimum pulse width (200 μs (MIN.))
 - <5> Wait until it is checked that (input voltage from external input pin (EXLVI) ≥ detection voltage (VexLvI = 1.21 V (TYP.))) by bit 0 (LVIF) of LVIM.
 - <6> Set bit 1 (LVIMD) of LVIM to 1 (generates reset signal when the level is detected).

Figure 24-7 shows the timing of the internal reset signal generated by the low-voltage detector. The numbers in this timing chart correspond to <1> to <6> above.

- Cautions 1. Be sure to execute <1>. When LVIMK = 0, an interrupt may occur immediately after the processing in <3>.
 - 2. If input voltage from external input pin (EXLVI) ≥ detection voltage (VEXLVI = 1.21 V (TYP.)) when LVIMD is set to 1, an internal reset signal is not generated.
 - 3. Input voltage from external input pin (EXLVI) must be EXLVI < VDD.
- When stopping operation
 Be sure to clear (0) LVIMD and then LVION by using a 1-bit memory manipulation instruction.




Figure 24-7. Timing of Low-Voltage Detector Internal Reset Signal Generation
(Bit: LVISEL = 1)

Notes 1. The LVIMK flag is set to "1" by reset signal generation.

- 2. The LVIIF flag of the interrupt request flag registers and the LVIF flag may be set (1).
- 3. LVIRF is bit 0 of the reset control flag register (RESF). For details of RESF, see **CHAPTER 22 RESET FUNCTION**.

Remark <1> to <6> in Figure 24-7 above correspond to <1> to <6> in the description of "When starting operation" in 24.4.1 (2) When detecting level of input voltage from external input pin (EXLVI).

24.4.2 When used as interrupt

(1) When detecting level of supply voltage (VDD)

- (a) When LVI default start function stopped is set (LVIOFF = 1)
 - When starting operation
 - <1> Mask the LVI interrupt (LVIMK = 1).
 - <2> Clear bit 2 (LVISEL) of the low-voltage detection register (LVIM) to 0 (detects level of supply voltage (V_{DD})) (default value).
 - Clear bit 1 (LVIMD) of LVIM to 0 (generates interrupt signal when the level is detected) (default value).
 - <3> Set the detection voltage using bits 3 to 0 (LVIS3 to LVIS0) of the low-voltage detection level selection register (LVIS).
 - <4> Set bit 7 (LVION) of LVIM to 1 (enables LVI operation).
 - <5> Use software to wait for the following periods of time (Total 210 μ s).
 - Operation stabilization time (10 μs (MAX.))
 - Minimum pulse width (200 μs (MIN.))
 - <6> Confirm that "supply voltage (VDD) ≥ detection voltage (VLVI)" when detecting the falling edge of VDD, or "supply voltage (VDD) < detection voltage (VLVI)" when detecting the rising edge of VDD, at bit 0 (LVIF) of LVIM.</p>
 - <7> Clear the interrupt request flag of LVI (LVIIF) to 0.
 - <8> Release the interrupt mask flag of LVI (LVIMK).
 - <9> Execute the El instruction (when vector interrupts are used).

Figure 24-8 shows the timing of the interrupt signal generated by the low-voltage detector. The numbers in this timing chart correspond to <1> to <8> above.

· When stopping operation

Be sure to clear (0) LVION by using a 1-bit memory manipulation instruction.




Figure 24-8. Timing of Low-Voltage Detector Interrupt Signal Generation
(Bit: LVISEL = 0, Option Byte: LVIOFF = 1)

- Notes 1. The LVIMK flag is set to "1" by reset signal generation.
 - 2. The interrupt request signal (INTLVI) is generated and the LVIF and LVIIF flags may be set (1).
 - 3. If LVI operation is disabled when the supply voltage (V_{DD}) is less than or equal to the detection voltage (V_{LVI}), an interrupt request signal (INTLVI) is generated and LVIIF may be set to 1.

Remarks 1. <1> to <8> in Figure 24-8 above correspond to <1> to <8> in the description of "When starting operation" in 24.4.2 (1) (a) When LVI default start function stopped is set (LVIOFF = 1).

2. VPOR: POC power supply rise detection voltage VPDR: POC power supply fall detection voltage

- (b) When LVI default start function enabled is set (LVIOFF = 0)
 - · When starting operation
 - <1> Start in the following initial setting state.
 - Set bit 7 (LVION) of LVIM to 1 (enables LVI operation)
 - Clear bit 2 (LVISEL) of the low-voltage detection register (LVIM) to 0 (detects level of supply voltage (VDD))
 - Set the low-voltage detection level selection register (LVIS) to 0EH (default value: $V_{LVI} = 2.07 \text{ V} \pm 0.1 \text{ V}$).
 - Set bit 1 (LVIMD) of LVIM to 1 (generates reset when the level is detected)
 - Set bit 0 (LVIF) of LVIM to 0 (Detects falling edge "Supply voltage (VDD) ≥ detection voltage (VLVI)")
 - <2> Clear bit 1 (LVIMD) of LVIM to 0 (generates interrupt signal when the level is detected) (default value).
 - <3> Release the interrupt mask flag of LVI (LVIMK).
 - <4> Execute the El instruction (when vector interrupts are used).

Figure 24-9 shows the timing of the interrupt signal generated by the low-voltage detector. The numbers in this timing chart correspond to <1> to <3> above.

When stopping operation
 Be sure to clear (0) LVION by using a 1-bit memory manipulation instruction.

- Cautions 1. Even when the LVI default start function is used, if it is set to LVI operation prohibition by the software, it operates as follows:
 - Does not perform low-voltage detection during LVION = 0.
 - If a reset is generated while LVION = 0, LVION will be re-set to 1 when the CPU starts after
 reset release. There is a period when low-voltage detection cannot be performed normally,
 however, when a reset occurs due to WDT and illegal instruction execution.

This is due to the fact that while the pulse width detected by LVI must be 200 μ s max., LVION = 1 is set upon reset occurrence, and the CPU starts operating without waiting for the LVI stabilization time.

When the LVI default start function (bit 0 (LVIOFF) of 000C1H = 0) is used, the LVIRF flag may become 1 from the beginning due to the power-on waveform.

For details of RESF, see CHAPTER 22 RESET FUNCTION.




Figure 24-9. Timing of Low-Voltage Detector Interrupt Signal Generation
(Bit: LVISEL = 0, Option Byte: LVIOFF = 0)

- Notes 1. The LVIMK flag is set to "1" by reset signal generation.
 - 2. If LVI operation is disabled when the supply voltage (VDD) is less than or equal to the detection voltage (VLVI), an interrupt request signal (INTLVI) is generated and LVIIF may be set to 1.
 - 3. The LVIIF flag may be set when the LVI detection voltage is changed.

Remarks 1. <1> to <3> in Figure 24-9 above correspond to <1> to <3> in the description of "When starting operation" in 24.4.2 (1) (b) When LVI default start function enabled is set (LVIOFF = 0).

2. VPOR: POC power supply rise detection voltage VPDR: POC power supply fall detection voltage

(2) When detecting level of input voltage from external input pin (EXLVI)

- · When starting operation
 - <1> Mask the LVI interrupt (LVIMK = 1).
 - <2> Set bit 2 (LVISEL) of the low-voltage detection register (LVIM) to 1 (detects level of input voltage from external input pin (EXLVI)).
 - Clear bit 1 (LVIMD) of LVIM to 0 (generates interrupt signal when the level is detected) (default value).
 - <3> Set bit 7 (LVION) of LVIM to 1 (enables LVI operation).
 - <4> Use software to wait for the following periods of time (Total 210 μ s).
 - Operation stabilization time (10 μs (MAX.))
 - Minimum pulse width (200 μs (MIN.))
 - <5> Confirm that "input voltage from external input pin (EXLVI) ≥ detection voltage (VexLVI = 1.21 V (TYP.))" when detecting the falling edge of EXLVI, or "input voltage from external input pin (EXLVI) < detection voltage (VexLVI = 1.21 V (TYP.))" when detecting the rising edge of EXLVI, at bit 0 (LVIF) of LVIM.
 - <6> Clear the interrupt request flag of LVI (LVIIF) to 0.
 - <7> Release the interrupt mask flag of LVI (LVIMK).
 - <8> Execute the El instruction (when vector interrupts are used).

Figure 24-10 shows the timing of the interrupt signal generated by the low-voltage detector. The numbers in this timing chart correspond to <1> to <7> above.

Caution Input voltage from external input pin (EXLVI) must be EXLVI < VDD.

When stopping operation
 Be sure to clear (0) LVION by using a 1-bit memory manipulation instruction.






Figure 24-10. Timing of Low-Voltage Detector Interrupt Signal Generation
(Bit: LVISEL = 1)

Notes 1. The LVIMK flag is set to "1" by reset signal generation.

- 2. The interrupt request signal (INTLVI) is generated and the LVIF and LVIIF flags may be set (1).
- 3. If LVI operation is disabled when the input voltage of external input pin (EXLVI) is less than or equal to the detection voltage (Vexlvi), an interrupt request signal (INTLVI) is generated and LVIIF may be set to 1.

Remark <1> to <7> in Figure 24-10 above correspond to <1> to <7> in the description of "When starting operation" in 24.4.2 (2) When detecting level of input voltage from external input pin (EXLVI).

24.5 Cautions for Low-Voltage Detector

(1) Measures method when supply voltage (VDD) frequently fluctuates in the vicinity of the LVI detection voltage (VLVI)

In a system where the supply voltage (V_{DD}) fluctuates for a certain period in the vicinity of the LVI detection voltage (V_{LVI}) , the operation is as follows depending on how the low-voltage detector is used.

Operation example 1: When used as reset

The system may be repeatedly reset and released from the reset status.

The time from reset release through microcontroller operation start can be set arbitrarily by the following action.

<Action>


After releasing the reset signal, wait for the supply voltage fluctuation period of each system by means of a software counter that uses a timer, and then initialize the ports (see **Figure 24-11**).

Remark If bit 2 (LVISEL) of the low voltage detection register (LVIM) is set to "1", the meanings of the above words change as follows.

- $\bullet \ \, \text{Supply voltage (Vdd)} \quad \to \text{Input voltage from external input pin (EXLVI)}$
- Detection voltage (V_{LVI}) → Detection voltage (V_{EXLVI} = 1.21 V)

Figure 24-11. Example of Software Processing After Reset Release (1/2)

• If supply voltage fluctuation is 50 ms or less in vicinity of LVI detection voltage




Note A flowchart is shown on the next page.

Remarks 1. If bit 2 (LVISEL) of the low voltage detection register (LVIM) is set to "1", the meanings of the above words change as follows.

- Supply voltage (VDD) → Input voltage from external input pin (EXLVI)
- Detection voltage (V_LVI) → Detection voltage (V_EX_LVI = 1.21 V)
- **2.** n = 0 to 7

Figure 24-11. Example of Software Processing After Reset Release (2/2)

· Checking reset source



Note When instruction code FFH is executed.

Reset by the illegal instruction execution not issued by emulation with the in-circuit emulator or on-chip debug emulator.

Remark If bit 2 (LVISEL) of the low voltage detection register (LVIM) is set to "1", the meanings of the above words change as follows.

- ullet Supply voltage (VDD) \longrightarrow Input voltage from external input pin (EXLVI)
- Detection voltage (V_LVI) → Detection voltage (V_EXLVI = 1.21 V)

Operation example 2: When used as interrupt

Interrupt requests may be generated frequently. Take the following action.

<Action>

Confirm that "supply voltage $(V_{DD}) \ge$ detection voltage (V_{LVI}) " when detecting the falling edge of V_{DD} , or "supply voltage $(V_{DD}) <$ detection voltage (V_{LVI}) " when detecting the rising edge of V_{DD} , in the servicing routine of the LVI interrupt by using bit 0 (LVIF) of the low-voltage detection register (LVIM). Clear bit 1 (LVIIF) of interrupt request flag register 0L (IF0L) to 0.

For a system with a long supply voltage fluctuation period near the LVI detection voltage, take the above action after waiting for the supply voltage fluctuation time.

Remark If bit 2 (LVISEL) of the low voltage detection register (LVIM) is set to "1", the meanings of the above words change as follows.


- Supply voltage (VDD) → Input voltage from external input pin (EXLVI)
- Detection voltage (V_LVI) → Detection voltage (V_EXLVI = 1.21 V)

(2) Delay from the time LVI reset source is generated until the time LVI reset has been generated or released

There is some delay from the time supply voltage $(V_{DD}) < LVI$ detection voltage (V_{LVI}) until the time LVI reset has been generated.

In the same way, there is also some delay from the time LVI detection voltage $(V_{LVI}) \le supply$ voltage (V_{DD}) until the time LVI reset has been released (see **Figure 24-12**).

Figure 24-12. Delay from the time LVI reset source is generated until the time LVI reset has been generated or released



<1>: Minimum pulse width (200 μ s (MIN.))

CHAPTER 25 REGULATOR

25.1 Regulator Overview

All 78K0R/Lx3 microcontroller products contain a circuit for operating the device with a constant voltage. At this time, in order to stabilize the regulator output voltage, connect the REGC pin to Vss via a capacitor (0.47 to 1 μ F).

Also, use a capacitor with good characteristics, since it is used to stabilize internal voltage.

The regulator output voltage is normally 2.4 V (TYP.), and in the low-power consumption mode, 1.8 V (TYP.).

25.2 Registers Controlling Regulator

(1) Regulator mode control register (RMC)

This register sets the output voltage of the regulator.

RMC is set with an 8-bit memory manipulation instruction.

Reset input sets this register to 00H.

Figure 25-1. Format of Regulator Mode Control Register (RMC)

Address: F00F	F4H After	reset: 00H R/	W						
Symbol	7	6	5	4	3	2	1	0	_
RMC									1

RMC[7:0]	Control of output voltage of regulator
5AH	Fixed to low-power consumption mode (1.8 V)
00H	Switches normal power mode (2.4 V) and low-power consumption mode (1.8 V) according to the condition (refer to Table 25-1)
Other than above	Setting prohibited

- Cautions 1. The RMC register can be rewritten only in the low-power consumption mode (refer to Table 25-1). In other words, rewrite this register during CPU operation with the subsystem clock (fxt) while the high-speed system clock (fmx), the high-speed internal oscillation clock, and the 20 MHz internal high-speed oscillation clock (fin20) are both stopped.
 - When using the setting fixed to the low consumption current mode, the RMC register can be used in the following cases.
 - <When the high-speed internal oscillation clock (f_{IH} = 8 MHz (TYP.) or f_{IH} = 1 MHz (TYP.)) is selected as the CPU clock>
 - fclk ≤ 1 MHz and external oscillator (X1 clock (fx), external main system clock (fex)) stop.
 - <When the X1 clock (fx) or external main system clock (fex) is selected as the CPU clock> $f_{CLK} \le 1$ MHz, $f_{X}/f_{EX} \le 5$ MHz and the internal high-speed oscillator stop.
 - <When the subsystem clock (fsuB) is selected as the CPU clock>Both the internal high-speed oscillator and external oscillator (fx/fex ≤ 5 MHz) stop or either one stops.

- Cautions 3. In low-power consumption mode, use the regulator with fclk fixed to 1 MHz when executing self programming.
 - 4. A wait is required to change the operation speed mode control register (OSMC) after changing the RMC register. Wait for 2 ms by software when setting to low-power consumption mode and 10 μs when setting to normal power mode, as described in the procedure shown below.
 - When setting to low-power consumption mode
 - <1> Select a frequency of 1 MHz for fclk.
 - <2> Set RMC to 5AH (set the regulator to low-power consumption mode).
 - <3> Wait for 2 ms.
 - <4> Set FLPC and FSEL of OSMC to 1 and 0, respectively.
 - When setting to normal power mode
 - <1> Set RMC to 00H (set the regulator to normal power mode).
 - <2> Wait for 10 μ s.
 - <3> Change FLPC and FSEL of OSMC.
 - <4> Change the fclk frequency.

Table 25-1. Regulator Output Voltage Conditions

Mode	Output Voltage	Condition			
Low-power	1.8 V	In STOP mode (except during OCD mode)			
consumption mode		When both the high-speed system clock (fmx), the high-speed internal oscillation clock (fiн), and the 20 MHz internal high-speed oscillation clock (fiн20) are stopped during CPU operation with the subsystem clock (fsub)			
		When both the high-speed system clock (fmx), the high-speed internal oscillation clock (fiн), and the 20 MHz internal high-speed oscillation clock (fiн20) are stopped during the HALT mode when the CPU operation with the subsystem clock (fsub) has been set			
Normal power mode	2.4 V	Other than above			

CHAPTER 26 OPTION BYTE

26.1 Functions of Option Bytes

Addresses 000C0H to 000C3H of the flash memory of the 78K0R/Lx3 microcontrollers form an option byte area.

Option bytes consist of user option byte (000C0H to 000C2H) and on-chip debug option byte (000C3H).

Upon power application or resetting and starting, an option byte is automatically referenced and a specified function is set. When using the product, be sure to set the following functions by using the option bytes.

To use the boot swap operation during self programming, 000C0H to 000C3H are replaced by 010C0H to 010C3H. Therefore, set the same values as 000C0H to 000C3H to 010C0H to 010C3H.

Caution Be sure to set FFH to 000C2H (000C2H/010C2H when the boot swap operation is used).

26.1.1 User option byte (000C0H to 000C2H/010C0H to 010C2H)

(1) 000C0H/010C0H

- O Operation of watchdog timer
 - Operation is stopped or enabled in the HALT or STOP mode.
- O Setting of interval time of watchdog timer
- O Operation of watchdog timer
 - Operation is stopped or enabled.
- O Setting of window open period of watchdog timer
- O Setting of interval interrupt of watchdog timer
 - · Used or not used

Caution Set the same value as 000C0H to 010C0H when the boot swap operation is used because 000C0H is replaced by 010C0H.

(2) 000C1H/010C1H

- O Setting of LVI upon reset release (upon power application)
 - LVI is ON or OFF by default upon reset release (reset by RESET pin excluding LVI, POC, WDT, or illegal instructions).
- O Setting of internal high-speed oscillator frequency
 - Select from 1 MHz, 8 MHz, or 20 MHz.

Caution Set the same value as 000C1H to 010C1H when the boot swap operation is used because 000C1H is replaced by 010C1H.

(3) 000C2H/010C2H

O Be sure to set FFH, as these addresses are reserved areas.

Caution Set FFH to 010C2H when the boot swap operation is used because 000C2H is replaced by 010C2H.

26.1.2 On-chip debug option byte (000C3H/ 010C3H)

- O Control of on-chip debug operation
 - On-chip debug operation is disabled or enabled.
- O Handling of data of flash memory in case of failure in on-chip debug security ID authentication
 - Data of flash memory is erased or not erased in case of failure in on-chip debug security ID authentication.

Caution Set the same value as 000C3H to 010C3H when the boot swap operation is used because 000C3H is replaced by 010C3H.

26.2 Format of User Option Byte

The format of user option byte is shown below.

Figure 26-1. Format of User Option Byte (000C0H/010C0H) (1/2)

Address: 000C0H/010C0H^{Note 1}

_	7	6	5	4	3	2	1	0
	WDTINIT	WINDOW1	WINDOW0	WDTON	WDCS2	WDCS1	WDCS0	WDSTBYON

WDTINIT	Use of interval interrupt of watchdog timer				
0	terval interrupt is not used.				
1	nterval interrupt is generated when 75% of the overflow time is reached.				

WINDOW1	WINDOW0	Watchdog timer window open period ^{Note 2}
0	0	Setting prohibited
0	1	50%
1	0	75%
1	1	100%

WDTON	Operation control of watchdog timer counter						
0	ounter operation disabled (counting stopped after reset)						
1	Counter operation enabled (counting started after reset)						

WDCS2	WDCS1	WDCS0	Watchdog timer overflow time
			(fiL = 33 kHz (MAX.))
0	0	0	2 ⁷ /fil. (3.88 ms)
0	0	1	2 ⁸ /f _{IL} (7.76 ms)
0	1	0	2 ⁹ /f _{IL} (15.52 ms)
0	1	1	2 ¹⁰ /fiL (31.03 ms)
1	0	0	2 ¹² /fiL (124.12 ms)
1	0	1	2 ¹⁴ /fiL (496.48 ms)
1	1	0	2 ¹⁵ /fiL (992.97 ms)
1	1	1	2¹ ⁷ /fi∟ (3971.88 ms)

Figure 26-1. Format of User Option Byte (000C0H/010C0H) (2/2)

Address: 000C0H/010C0HNote 1

7	6	5	4	3	2	1	0
WDTINIT	WINDOW1	WINDOW0	WDTON	WDCS2	WDCS1	WDCS0	WDSTBYON

WDSTBYON	Operation control of watchdog timer counter (HALT/STOP mode)					
0	counter operation stopped in HALT/STOP mode ^{Note 2}					
1	Counter operation enabled in HALT/STOP mode					

- **Notes 1.** Set the same value as 000C0H to 010C0H when the boot swap operation is used because 000C0H is replaced by 010C0H.
 - 2. The window open period is 100% when WDSTBYON = 0, regardless the value of WINDOW1 and WINDOW0.

Caution The watchdog timer continues its operation during self-programming of the flash memory and EEPROM emulation. During processing, the interrupt acknowledge time is delayed. Set the overflow time and window size taking this delay into consideration.

Remark fil: Internal low-speed oscillation clock frequency

Figure 26-2. Format of User Option Byte (000C1H/010C1H)

Address: 000C1H/010C1HNote 1

7	6	5	4	3	2	1	0
1	1	1	1	1	FRQSEL2	FRQSEL1	LVIOFF

FRQSEL2	FRQSEL1	Internal high-speed oscillator frequency
0	1	8 MHz/20 MHz Note 2
1	0	1 MHz Note 3
1	1	8 MHz
Other than	the above	Setting prohibited

LVIOFF	Setting of LVI on power application
0	LVI is ON by default (LVI default start function enabled) upon reset release (upon power application)
1	LVI is OFF by default (LVI default start function stopped) upon reset release (upon power application)

- **Notes 1.** Set the same value as 000C1H to 010C1H when the boot swap operation is used because 000C1H is replaced by 010C1H.
 - 2. When 8 MHz or 20 MHz has been selected, the 8 MHz internal high-speed oscillator automatically starts oscillating after reset release. To use the 20 MHz internal high-speed oscillator to operate the microcontroller, oscillation is started by setting bit 0 (DSCON) of the 20 MHz internal high-speed oscillation control register (DSCCTL) to 1 with V_{DD} ≥ 2.7 V. The circuit cannot be changed to a 1 MHz internal high-speed oscillator while the microcontroller operates.
 - 3. When 1 MHz has been selected, the microcontroller operates on the 1 MHz internal high-speed oscillator after reset release. The circuit cannot be changed to an 8 MHz or 20 MHz internal high-speed oscillator while the microcontroller operates.

(Cautions are listed on the next page.)



Cautions 1. Be sure to set bits 7 to 3 to "1".

- 2. Even when the LVI default start function is used, if it is set to LVI operation prohibition by the software, it operates as follows:
 - Does not perform low-voltage detection during LVION = 0.
 - If a reset is generated while LVION = 0, LVION will be re-set to 1 when the CPU starts after reset release. There is a period when low-voltage detection cannot be performed normally, however, when a reset occurs due to WDT and illegal instruction execution.

This is due to the fact that while the pulse width detected by LVI must be 200 μ s max., LVION = 1 is set upon reset occurrence, and the CPU starts operating without waiting for the LVI stabilization time.

Figure 26-3. Format of Option Byte (000C2H/010C2H)

Address: 000C2H/010C2HNote

_	7	6	5	4	3	2	1	0
	1	1	1	1	1	1	1	1

Note Be sure to set FFH to 000C2H, as these addresses are reserved areas. Also set FFH to 010C2H when the boot swap operation is used because 000C2H is replaced by 010C2H.

26.3 Format of On-chip Debug Option Byte

The format of on-chip debug option byte is shown below.

Figure 26-4. Format of On-chip Debug Option Byte (000C3H/010C3H)

Address: 000C3H/010C3H^{Note}

7	6	5	4	3	2	1	0
OCDENSET	0	0	0	0	1	0	OCDERSD

OCDENSET	OCDERSD	Control of on-chip debug operation
0	0	Disables on-chip debug operation.
0	1	Setting prohibited
1	0	Erases data of flash memory in case of failures in enabling on-chip debugging and authenticating on-chip debug security ID.
1	1	Does not erases data of flash memory in case of failures in enabling on-chip debugging and authenticating on-chip debug security ID.

Note Set the same value as 000C3H to 010C3H when the boot swap operation is used because 000C3H is replaced by 010C3H.

 $\hbox{\it Caution \ \ Bits 7 and 0 (OCDENSET and OCDERSD) can only be specified a value. }$

Be sure to set 000010B to bits 6 to 1.

Remark The value on bits 3 to 1 will be written over when the on-chip debug function is in use and thus it will become unstable after the setting.

However, be sure to set the default values (0, 1, and 0) to bits 3 to 1 at setting.

26.4 Setting of Option Byte

The user option byte and on-chip debug option byte can be set using the RA78K0R or PM+ linker option, in addition to describing to the source. When doing so, the contents set by using the linker option take precedence, even if descriptions exist in the source, as mentioned below.

See the RA78K0R Assembler Package User's Manual for how to set the linker option.

A software description example of the option byte setting is shown below.

OPT	CSEG	OPT_BYT	E	
	DB	36H	;	Does not use interval interrupt of watchdog timer,
			;	Enables watchdog timer operation,
			;	Window open period of watchdog timer is 50%,
			;	Overflow time of watchdog timer is 2 ¹⁰ /f _{IL} ,
			;	Stops watchdog timer operation during HALT/STOP mode
	DB	0FBH	;	Select 8 MHz or 20 MHz for internal high-speed oscillator
			;	Stops LVI default start function
	DB	OFFH	;	Reserved area
	DB	85H	;	Enables on-chip debug operation, does not erase flash memory
			;	data when security ID authorization fails
I				

When the boot swap function is used during self programming, 000C0H to 000C3H is switched to 010C0H to 010C3H. Describe to 010C0H to 010C3H, therefore, the same values as 000C0H to 000C3H as follows.

OPT2	CSEG	AT	010C0H	
	DB		36H	; Does not use interval interrupt of watchdog timer,
				; Enables watchdog timer operation,
				; Window open period of watchdog timer is 50%,
				; Overflow time of watchdog timer is 2 ¹⁰ /fiL,
				; Stops watchdog timer operation during HALT/STOP mode
	DB		0FBH	; Select 8 MHz or 20 MHz for internal high-speed oscillator
				; Stops LVI default start function
	DB		OFFH	; Reserved area
	DB		85H	; Enables on-chip debug operation, does not erase flash memory
				; data when security ID authorization fails

Caution To specify the option byte by using assembly language, use OPT_BYTE as the relocation attribute name of the CSEG pseudo instruction. To specify the option byte to 010C0H to 010C3H in order to use the boot swap function, use the relocation attribute AT to specify an absolute address.

CHAPTER 27 FLASH MEMORY

The 78K0R/Lx3 microcontrollers incorporate the flash memory to which a program can be written, erased, and overwritten while mounted on the board.

27.1 Writing with Flash Memory Programmer

Data can be written to the flash memory on-board or off-board, by using a dedicated flash memory programmer.

(1) On-board programming

The contents of the flash memory can be rewritten after the 78K0R/Lx3 microcontrollers have been mounted on the target system. The connectors that connect the dedicated flash memory programmer must be mounted on the target system.

(2) Off-board programming


Data can be written to the flash memory with a dedicated program adapter (FA series) before the 78K0R/Lx3 microcontrollers are mounted on the target system.

Remark The FA series is a product of Naito Densei Machida Mfg. Co., Ltd.

27.2 Programming Environment

The environment required for writing a program to the flash memory of the 78K0R/Lx3 microcontrollers are illustrated below.

Figure 27-1. Environment for Writing Program to Flash Memory



A host machine that controls the dedicated flash memory programmer is necessary.


To interface between the dedicated flash memory programmer and the 78K0R/Lx3 microcontrollers, the TOOL0 pin is used for manipulation such as writing and erasing via a dedicated single-line UART. To write the flash memory off-board, a dedicated program adapter (FA series) is necessary.

27.3 Communication Mode

Communication between the dedicated flash memory programmer and the 78K0R/Lx3 microcontrollers is established by serial communication using the TOOL0 pin via a dedicated single-line UART of the 78K0R/Lx3 microcontrollers.

Transfer rate: 115,200 bps to 1,000,000 bps

Figure 27-2. Communication with Dedicated Flash Memory Programmer



When using the FlashPro5 as the dedicated flash memory programmer, the FlashPro5 generates the following signals for the 78K0R/Lx3 microcontrollers. For details, refer to the user's manual for the FlashPro5.

Table 27-1. Pin Connection

		FlashPro5	78K0R/Lx3 microcontrollers	Connection
Signal Name	I/O	Pin Function	Pin Name	
FLMD0	Output	Mode signal	FLMD0	0
V _{DD}	I/O	V _{DD} voltage generation/power monitoring	VDD, EVDD, AVDDO, AVDD1	0
GND	_	Ground	Vss, EVss, AVss	0
CLK	Output	Clock output	-	×
/RESET	Output	Reset signal	RESET	0
SI/RxD	Input	Receive signal	TOOL0	0
SO/TxD	Output	Transmit signal		
SCK	Output	Transfer clock	_	×

Remark ©: Be sure to connect the pin.

x: The pin does not have to be connected.

Examples of the recommended connection (μ PD78F1508A) when using the adapter for flash memory writing are shown below.

√ V_{DD}(2.7 to 5.5 V) ⊕ GND 6 102 101 109 98 97 96 95 94 93 92 91 90 88 87 86 85 84 83 82 81 77 76 75 74 73 72 71 70 68 67 66 65 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 9 30 31 32 33 34 35 36 37 38 0 GND VDD VDD2 0 \bigcirc \bigcirc SI/RxD^{Notes 1, 2} SO/TxD^{Note 2} SCK CLK /RESET FLMD0 WRITER INTERFACE

Figure 27-3. Example of Wiring Adapter for Flash Memory Writing (μPD78F1508A)

Notes 1. This pin is not required to be connected when using PG-FP5 or FL-PR5.

2. Connect SI/RxD or SO/TxD when using QB-MINI2.

27.4 Connection of Pins on Board

To write the flash memory on-board, connectors that connect the dedicated flash memory programmer must be provided on the target system. First provide a function that selects the normal operation mode or flash memory programming mode on the board.

When the flash memory programming mode is set, all the pins not used for programming the flash memory are in the same status as immediately after reset. Therefore, if the external device does not recognize the state immediately after reset, the pins must be handled as described below.

27.4.1 FLMD0 pin

(1) In flash memory programming mode

Directly connect this pin to a flash memory programmer when data is written by the flash memory programmer. This supplies a writing voltage of the VDD level to the FLMD0 pin.

The FLMD0 pin does not have to be pulled down externally because it is internally pulled down by reset. To pull it down externally, use a resistor of 1 k Ω to 200 k Ω .

(2) In normal operation mode

It is recommended to leave this pin open during normal operation.

The FLMD0 pin must always be kept at the Vss level before reset release but does not have to be pulled down externally because it is internally pulled down by reset. However, pulling it down must be kept selected (i.e., FLMDPUP = "0", default value) by using bit 7 (FLMDPUP) of the background event control register (BECTL) (see **27.5** (1) Back ground event control register). To pull it down externally, use a resistor of 200 k Ω or smaller.


Self programming and the rewriting of flash memory with the programmer can be prohibited using hardware, by directly connecting this pin to the Vss pin.

(3) In self programming mode

It is recommended to leave this pin open when using the self programming function. To pull it down externally, use a resistor of 100 k Ω to 200 k Ω .

In the self programming mode, the setting is switched to pull up in the self programming library.

Figure 27-4. FLMD0 Pin Connection Example



27.4.2 TOOL0 pin

In the flash memory programming mode, connect this pin directly to the dedicated flash memory programmer or pull it up by connecting it to EV_{DD} via an external resistor.

When on-chip debugging is enabled in the normal operation mode, pull this pin up by connecting it to V_{DD} via an external resistor, and be sure to keep inputting the V_{DD} level to the TOOL0 pin before reset is released (pulling down this pin is prohibited).

Remark The SAU and IICA pins are not used for communication between the 78K0R/Lx3 microcontrollers and dedicated flash memory programmer, because single-line UART is used.

27.4.3 RESET pin

Signal conflict will occur if the reset signal of the dedicated flash memory programmer is connected to the RESET pin that is connected to the reset signal generator on the board. To prevent this conflict, isolate the connection with the reset signal generator.

The flash memory will not be correctly programmed if the reset signal is input from the user system while the flash memory programming mode is set. Do not input any signal other than the reset signal of the dedicated flash memory programmer.

78KOR/Lx3
microcontrollers

Dedicated flash memory programmer connection pin

Another device

Output pin

Figure 27-5. Signal Conflict (RESET Pin)

In the flash memory programming mode, a signal output by another device will conflict with the signal output by the dedicated flash memory programmer. Therefore, isolate the signal of another device.

27.4.4 Port pins

When the flash memory programming mode is set, all the pins not used for flash memory programming enter the same status as that immediately after reset. If external devices connected to the ports do not recognize the port status immediately after reset, the port pin must be connected to VDD or VSS via a resistor.

27.4.5 REGC pin

Connect the REGC pin to GND via a capacitor (0.47 to 1 μ F) in the same manner as during normal operation. Also, use a capacitor with good characteristics, since it is used to stabilize internal voltage.

27.4.6 X1 and X2 pins

Connect X1 and X2 in the same status as in the normal operation mode.

Remark In the flash memory programming mode, the internal high-speed oscillation clock (fin) is used.

27.4.7 Power supply

To use the supply voltage output of the flash memory programmer, connect the V_{DD} pin to V_{DD} of the flash memory programmer, and the V_{SS} pin to GND of the flash memory programmer.

To use the on-board supply voltage, connect in compliance with the normal operation mode.

However, when using the on-board supply voltage, be sure to connect the VDD and VSS pins to VDD and GND of the flash memory programmer to use the power monitor function with the flash memory programmer.

Supply the same other power supplies (EVDD, EVss, AVDDO, AVDD1, and AVss) as those in the normal operation mode.

27.5 Registers Controlling Flash Memory

(1) Background event control register (BECTL)

Even if the FLMD0 pin is not controlled externally, it can be controlled by software with the BECTL register to set the self-programming mode.

However, depending on the processing of the FLMD0 pin, it may not be possible to set the self-programming mode by software. When using BECTL, leaving the FLMD0 pin open is recommended. When pulling it down externally, use a resistor with a resistance of 100 $k\Omega$ or more. In addition, in the normal operation mode, use BECTL with the pull down selection. In the self-programming mode, the setting is switched to pull up in the self-programming library.

The BECTL register is set by a 1-bit or 8-bit memory manipulation instruction.

Reset input sets this register to 00H.

Figure 27-6. Format of Background Event Control Register (BECTL)

Address: FFF	BEH After re	set: 00H R	/W						
Symbol	7	6	5	4	3	2	1	0	
BECTL	FLMDPUP	0	0	0	0	0	0	0	

FLMDPUP	Software control of FLMD0 pin
0	Selects pull-down
1	Selects pull-up

27.6 Programming Method

27.6.1 Controlling flash memory

The following figure illustrates the procedure to manipulate the flash memory.

Controlling FLMD0 pin and RESET pin

Flash memory programming mode is set

Manipulate flash memory

End?

No

Yes

End

Figure 27-7. Flash Memory Manipulation Procedure

27.6.2 Flash memory programming mode

To rewrite the contents of the flash memory by using the dedicated flash memory programmer, set the 78K0R/Lx3 microcontrollers in the flash memory programming mode. To set the mode, set the FLMD0 pin and TOOL0 pin to V_{DD} and clear the reset signal.

Change the mode by using a jumper when writing the flash memory on-board.




Figure 27-8. Flash Memory Programming Mode

Table 27-2. Relationship Between FLMD0 Pin and Operation Mode After Reset Release

FLMD0	Operation Mode	
0	Normal operation mode	
V _{DD}	Flash memory programming mode	

27.6.3 Selecting communication mode

Communication mode of the 78K0R/Lx3 microcontrollers as follows.

Table 27-3. Communication Modes


Communication Standard			tting ^{Note 1}	Pins Used	
Mode	Port	Speed	Frequency	Multiply Rate	
1-line mode	UART-ch0	1 Mbps ^{Note 2}	_	=	TOOL0
(dedicated single-line UART)					

- Notes 1. Selection items for Standard settings on GUI of the flash memory programmer.
 - 2. Because factors other than the baud rate error, such as the signal waveform slew, also affect UART communication, thoroughly evaluate the slew as well as the baud rate error.

27.6.4 Communication commands

The 78K0R/Lx3 microcontrollers communicate with the dedicated flash memory programmer by using commands. The signals sent from the flash memory programmer to the 78K0R/Lx3 microcontrollers are called commands, and the signals sent from the 78K0R/Lx3 microcontrollers to the dedicated flash memory programmer are called response.

Figure 27-9. Communication Commands



The flash memory control commands of the 78K0R/Lx3 microcontrollers are listed in the table below. All these commands are issued from the programmer, and the 78K0R/Lx3 microcontrollers perform processing corresponding to the respective commands.

Table 27-4. Flash Memory Control Commands

Classification	Command Name	Function
Verify	Verify	Compares the contents of a specified area of the flash memory with data transmitted from the programmer.
Erase	Chip Erase	Erases the entire flash memory.
	Block Erase	Erases a specified area in the flash memory.
Blank check	Block Blank Check	Checks if a specified block in the flash memory has been correctly erased.
Write	Programming	Writes data to a specified area in the flash memory.
Getting information	Silicon Signature	Gets 78K0R/Lx3 microcontrollers information (such as the part number and flash memory configuration).
	Version Get	Gets the 78K0R/Lx3 microcontrollers firmware version.
	Checksum	Gets the checksum data for a specified area.
Security	Security Set	Sets security information.
Others	Reset	Used to detect synchronization status of communication.
	Baud Rate Set	Sets baud rate when UART communication mode is selected.

The 78K0R/Lx3 microcontrollers return a response for the command issued by the dedicated flash memory programmer. The response names sent from the 78K0R/Lx3 microcontrollers are listed below.

Table 27-5. Response Names

Response Name	Function
ACK	Acknowledges command/data.
NAK	Acknowledges illegal command/data.

27.7 Security Settings

The 78K0R/Lx3 microcontrollers support a security function that prohibits rewriting the user program written to the internal flash memory, so that the program cannot be changed by an unauthorized person.

The operations shown below can be performed using the Security Set command. The security setting is valid when the programming mode is set next.

• Disabling batch erase (chip erase)

Execution of the block erase and batch erase (chip erase) commands for entire blocks in the flash memory is prohibited by this setting during on-board/off-board programming. Once execution of the batch erase (chip erase) command is prohibited, all of the prohibition settings (including prohibition of batch erase (chip erase)) can no longer be cancelled.

Caution After the security setting for the batch erase is set, erasure cannot be performed for the device. In addition, even if a write command is executed, data different from that which has already been written to the flash memory cannot be written, because the erase command is disabled.

· Disabling block erase

Execution of the block erase command for a specific block in the flash memory is prohibited during on-board/off-board programming. However, blocks can be erased by means of self programming.

· Disabling write

Execution of the write and block erase commands for entire blocks in the flash memory is prohibited during on-board/off-board programming. However, blocks can be written by means of self programming.

• Disabling rewriting boot cluster 0

Execution of the batch erase (chip erase) command, block erase command, and write command on boot cluster 0 (00000H to 00FFFH) in the flash memory is prohibited by this setting.

Caution If a security setting that rewrites boot cluster 0 has been applied, boot cluster 0 of that device will not be rewritten, and the entire flash memory of the device will not be erased in batch.

The batch erase (chip erase), block erase, write commands, and rewriting boot cluster 0 are enabled by the default setting when the flash memory is shipped. Security can be set by on-board/off-board programming and self programming. Each security setting can be used in combination.

All the security settings are cleared by executing the batch erase (chip erase) command.

Table 27-6 shows the relationship between the erase and write commands when the 78K0R/Lx3 microcontrollers security function is enabled.

Remark To prohibit writing and erasing during self-programming, use the flash sealed window function (see **27.8.2** for detail).

Table 27-6. Relationship Between Enabling Security Function and Command

(1) During on-board/off-board programming

Valid Security	Executed Command		
	Batch Erase (Chip Erase)	Block Erase	Write
Prohibition of batch erase (chip erase)	Cannot be erased in batch	Blocks cannot be	Can be performed ^{Note} .
Prohibition of block erase	Can be erased in batch.	erased.	Can be performed.
Prohibition of writing			Cannot be performed.
Prohibition of rewriting boot cluster 0	Cannot be erased in batch	Boot cluster 0 cannot be erased.	Boot cluster 0 cannot be written.

Note Confirm that no data has been written to the write area. Because data cannot be erased after batch erase (chip erase) is prohibited, do not write data if the data has not been erased.

(2) During self programming

Valid Security	Executed Command		
	Block Erase	Write	
Prohibition of batch erase (chip erase)	Blocks can be erased.	Can be performed.	
Prohibition of block erase			
Prohibition of writing			
Prohibition of rewriting boot cluster 0	Boot cluster 0 cannot be erased.	Boot cluster 0 cannot be written.	

Remark To prohibit writing and erasing during self-programming, use the flash sealed window function (see **27.8.2** for detail).

Table 27-7. Setting Security in Each Programming Mode

(1) On-board/off-board programming

Security	Security Setting	How to Disable Security Setting
Prohibition of batch erase (chip erase)	Set via GUI of dedicated flash memory	Cannot be disabled after set.
Prohibition of block erase	programmer, etc.	Execute batch erase (chip erase)
Prohibition of writing		command
Prohibition of rewriting boot cluster 0		Cannot be disabled after set.

(2) Self programming

Security	Security Setting	How to Disable Security Setting
Prohibition of batch erase (chip erase)	Set by using information library.	Cannot be disabled after set.
Prohibition of block erase		Execute batch erase (chip erase)
Prohibition of writing		command during on-board/off-board
Prohibition of rewriting boot cluster 0		programming (cannot be disabled during self programming)



27.8 Flash Memory Programming by Self-Programming

The 78K0R/Lx3 microcontrollers support a self-programming function that can be used to rewrite the flash memory via a user program. Because this function allows a user application to rewrite the flash memory by using the 78K0R/Lx3 microcontrollers self-programming library, it can be used to upgrade the program in the field.

If an interrupt occurs during self-programming, self-programming can be temporarily stopped and interrupt servicing can be executed. If an unmasked interrupt request is generated in the EI state, the request branches directly from the self-programming library to the interrupt routine. After the self-programming mode is later restored, self-programming can be resumed. However, the interrupt response time is different from that of the normal operation mode.

Cautions 1. The self-programming function cannot be used when the CPU operates with the subsystem clock.

- 2. In the self-programming mode, call the self-programming start library (FlashStart).
- 3. To prohibit an interrupt during self-programming, in the same way as in the normal operation mode, execute the self-programming library in the state where the IE flag is cleared (0) by the DI instruction. To enable an interrupt, clear (0) the interrupt mask flag to accept in the state where the IE flag is set (1) by the EI instruction, and then execute the self-programming library.
- 4. In low-power-consumption mode, use the regulator with fclk fixed to 1 MHz when executing self programming. For details of the low-power-consumption mode, see CHAPTER 25 REGULATOR.
- 5. Disable DMA operation (DENn = 0) during the execution of self programming library functions.

The following figure illustrates a flow of rewriting the flash memory by using a self programming library.

Start of self programming FlashStart Setting operating environment FlashEnv CheckFLMD FlashBlockBlankCheck Normal completion? FlashBlockErase FlashWordWrite FlashBlockVerify Normal completion? Yes FlashBlockErase FlashWordWrite FlashBlockVerify Normal completion? Normal completion Yes Error FlashEnd End of self programming

Figure 27-10. Flow of Self Programming (Rewriting Flash Memory)

27.8.1 Boot swap function

If rewriting the boot area failed by temporary power failure or other reasons, restarting a program by resetting or overwriting is disabled due to data destruction in the boot area.

The boot swap function is used to avoid this problem.

Before erasing boot cluster 0^{Note}, which is a boot program area, by self-programming, write a new boot program to boot cluster 1 in advance. When the program has been correctly written to boot cluster 1, swap this boot cluster 1 and boot cluster 0 by using the set information function of the firmware of the 78K0R/Lx3 microcontrollers, so that boot cluster 1 is used as a boot area. After that, erase or write the original boot program area, boot cluster 0.

As a result, even if a power failure occurs while the boot programming area is being rewritten, the program is executed correctly because it is booted from boot cluster 1 to be swapped when the program is reset and started next.

Note A boot cluster is a 4 KB area and boot clusters 0 and 1 are swapped by the boot swap function.




Figure 27-11. Boot Swap Function

In an example of above figure, it is as follows.

Boot cluster 0: Boot program area before boot swap Boot cluster 1: Boot program area after boot swap

Block number Erasing block 4 Erasing block 5 Erasing block 6 Erasing block 7 7 Program Program Program Program 6 Program Program 6 Program Boot 5 5 5 Program 5 Program cluster 1 4 3 4 4 Program 01000H 3 3 3 3 Boot program Boot program Boot program Boot program Boot program 2 2 2 2 Boot program Boot program Boot program Boot program Boot program Boot Boot program Boot program 1 Boot program Boot program Boot program cluster 0 0 Boot program 00000H Boot program 0 Boot program Boot program 0 Boot program Booted by boot cluster 0 Writing blocks 4 to 7 Boot swap Erasing block 4 Erasing block 5 7 New boot program Boot program Boot program Boot program 6 New boot program 6 Boot program 6 Boot program Boot program 5 New boot program Boot program 5 5 Boot program 5 4 3 New boot program 4 Boot program 01000H Boot program 3 3 New boot program New boot progran 3 New boot program 2 Boot program 2 New boot program New boot program New boot program Boot program New boot program New boot program lew boot program Boot program New boot program 00000H New boot program New boot program Booted by boot cluster 1 Erasing block 7 Writing blocks 4 to 7 Erasing block 6 Boot program 7 New program 6 6 6 New program 5 5 New program 4 3 4 4 New program 01000H New boot program 3 New boot program New boot program 2 New boot program 2 New boot program 2 New boot program New boot program 1 New boot program 1 New boot program

New boot program 00000H

Figure 27-12. Example of Executing Boot Swapping

New boot program

New boot program

27.8.2 Flash shield window function

The flash shield window function is provided as one of the security functions for self programming. It disables writing to and erasing areas outside the range specified as a window only during self programming.

The window range can be set by specifying the start and end blocks. The window range can be set or changed during both on-board/off-board programming and self programming.

Writing to and erasing areas outside the window range are disabled during self programming. During on-board/off-board programming, however, areas outside the range specified as a window can be written and erased.




Figure 27-13. Flash Shield Window Setting Example

Caution If the rewrite-prohibited area of the boot cluster 0 overlaps with the flash shield window range, prohibition to rewrite the boot cluster 0 takes priority.

Table 27-8. Relationship between Flash Shield Window Function Setting/Change Methods and Commands

Programming conditions	Window Range	Execution Commands			
	Setting/Change Methods	Block erase	Write		
Self-programming	Specify the starting and ending blocks by the set information library.	Block erasing is enabled only within the window range.	Writing is enabled only within the range of window range.		
On-board/Off-board programming	Specify the starting and ending blocks on GUI of dedicated flash memory programmer, etc.	Block erasing is enabled also outside the window range.	Writing is enabled also outside the window range.		

Remark See 27.7 Security Settings to prohibit writing/erasing during on-board/off-board programming.

27.9 Creating ROM Code to Place Order for Previously Written Product

Before placing an order with Renesas Electronics for a previously written product, the ROM code for the order must be created.

To create the ROM code, use the Hex Consolidation Utility (hereafter abbreviated to HCU) on the finished programs (hex files) and optional data (such as security settings for flash memory programs).

The HCU is a software tool that includes functions required for creating ROM code.

The HCU can be downloaded at the Renesas Electronics website.

(1) Website

http://www2.renesas.com/micro/en/ods/ → Click Version-up Service.


(2) Downloading the HCU

To download the HCU, click Software for previously written flash products and then HCU_GUI.

Remark For details about how to install and use the HCU, see the materials (the user's manual) that comes with the HCU at the above website.

27.9.1 Procedure for using ROM code to place an order

Use the HCU to create the ROM code by following the procedure below, and then place your order with Renesas Electronics. For details, see the ROM Code Ordering Method Information (C10302J).



CHAPTER 28 ON-CHIP DEBUG FUNCTION

28.1 Connecting QB-MINI2 to 78K0R/Lx3 microcontrollers

The 78K0R/Lx3 microcontrollers use the V_{DD}, FLMD0, RESET, TOOL0, TOOL1^{Note 1}, and Vss pins to communicate with the host machine via an on-chip debug emulator (QB-MINI2).

Caution The 78K0R/Lx3 microcontrollers have an on-chip debug function, which is provided for development and evaluation. Do not use the on-chip debug function in products designated for mass production, because the guaranteed number of rewritable times of the flash memory may be exceeded when this function is used, and product reliability therefore cannot be guaranteed. Renesas Electronics is not liable for problems occurring when the on-chip debug function is used.




Figure 28-1. Connection Example of QB-MINI2 and 78K0R/Lx3 microcontrollers

- Notes 1. Connection is not required for communication in 1-line mode but required for communication in 2-line mode.

 At this time, perform necessary connections according to Table 2-2 Connection of Unused Pins since TOOL1 is an unused pin when QB-MINI2 is unconnected.
 - 2. Connecting the dotted line is not necessary since RXD and TXD are shorted within QB-MIN2. When using the other flash memory programmer, RXD and TXD may not be shorted within the programmer. In this case, they must be shorted on the target system.

Remark The FLMD0 pin is recommended to be open for self-programming in on-chip debugging. To pull down externally, use a resistor of $100 \text{ k}\Omega$ or more.

1-line mode (single line UART) using the TOOL0 pin or 2-line mode using the TOOL0 and TOOL1 pins is used for serial communication. For flash memory programming, 1-line mode is used. 1-line mode or 2-line mode is used for on-chip debugging. Table 28-1 lists the differences between 1-line mode and 2-line mode.

Communicat ion mode Plash memory programming function

1-line mode Available Pseudo real-time RAM monitor (RRM) function not supported.

• DMM function (rewriting memory in RUN) not supported.

• The debugger speed is two to four times slower than 2-line mode.

2-line mode None • Pseudo real-time RAM monitor (RRM) function supported

• DMM function (rewriting memory in RUN) supported

Table 28-1. Lists the Differences Between 1-line Mode and 2-line Mode.

Remark 2-line mode is not used for flash programming, however, even if TOOL1 pin is connected with CLK_IN of QB-MINI2, writing is performed normally with no problem.

28.2 On-Chip Debug Security ID

The 78K0R/Lx3 microcontrollers have an on-chip debug operation control bit in the flash memory at 000C3H (see CHAPTER 26 OPTION BYTE) and an on-chip debug security ID setting area at 000C4H to 000CDH, to prevent third parties from reading memory content.

When the boot swap function is used, also set a value that is the same as that of 010C3H and 010C4H to 010CDH in advance, because 000C3H, 000C4H to 000CDH and 010C3H, and 010C4H to 010CDH are switched.

For details on the on-chip debug security ID, refer to the QB-MINI2 On-Chip Debug Emulator with Programming Function User's Manual (U18371E).

Table 28-2. On-Chip Debug Security ID

Address	On-Chip Debug Security ID
000C4H to 000CDH	Any ID code of 10 bytes
010C4H to 010CDH	

28.3 Securing of User Resources

To perform communication between the 78K0R/Lx3 microcontrollers and QB-MINI2, as well as each debug function, the securing of memory space must be done beforehand.

If Renesas Electronics assembler RA78K0R or compiler CC78K0R is used, the items can be set by using linker options.

(1) Securement of memory space

The shaded portions in Figure 28-2 are the areas reserved for placing the debug monitor program, so user programs or data cannot be allocated in these spaces. When using the on-chip debug function, these spaces must be secured so as not to be used by the user program. Moreover, this area must not be rewritten by the user program.




Figure 28-2. Memory Spaces Where Debug Monitor Programs Are Allocated

Notes 1. Address differs depending on products as follows

Treate II / taginess amore appriating on products as ionome.					
Products	Internal ROM	Address			
μPD78F1500A, 78F1503A, 78F1506A, 78F1510A, 78F1513A, 78F1516A	64 KB	0FC00H to 0FFFFH			
μPD78F1501A, 78F1504A, 78F1507A	96 KB	17C00H to 17FFFH			
μPD78F1502A, 78F1505A, 78F1508A, 78F1512A, 78F1515A, 78F1518A	128 KB	1FC00H to 1FFFFH			

- 2. In debugging, reset vector is rewritten to address allocated to a monitor program.
- 3. Since this area is allocated immediately before the stack area, the address of this area varies depending on the stack increase and decrease. That is, 6 extra bytes are consumed for the stack area used.

For details of the way to secure of the memory space, refer to the QB-MINI2 On-Chip Debug Emulator with Programming Function User's Manual (U18371E).

CHAPTER 29 BCD CORRECTION CIRCUIT

29.1 BCD Correction Circuit Function

The BCD correction circuit is mounted onto all 78K0R/Lx3 microcontroller products.

The result of addition/subtraction of the BCD (binary-coded decimal) code and BCD code can be obtained as BCD code with this circuit.

The decimal correction operation result is obtained by performing addition/subtraction having the A register as the operand and then adding/ subtracting the BCDADJ register.

29.2 Registers Used by BCD Correction Circuit

The BCD correction circuit uses the following registers.

• BCD correction result register (BCDADJ)

(1) BCD correction result register (BCDADJ)

The BCDADJ register stores correction values for obtaining the add/subtract result as BCD code through add/subtract instructions using the A register as the operand.

The value read from the BCDADJ register varies depending on the value of the A register when it is read and those of the CY and AC flags.

BCDADJ is read by an 8-bit memory manipulation instruction.

Reset input sets this register to undefined.

Figure 29-1. Format of BCD Correction Result Register (BCDADJ)

Address: F00	FEH After re	eset: undefined	R					
Symbol	7	6	5	4	3	2	1	0
BCDADJ								

29.3 BCD Correction Circuit Operation

The basic operation of the BCD correction circuit is as follows.

(1) Addition: Calculating the result of adding a BCD code value and another BCD code value by using a BCD code value

- <1> The BCD code value to which addition is performed is stored in the A register.
- <2> By adding the value of the A register and the second operand (value of one more BCD code to be added) as are in binary, the binary operation result is stored in the A register and the correction value is stored in the BCDADJ register.
- <3> Decimal correction is performed by adding in binary the value of the A register (addition result in binary) and the BCDADJ register (correction value), and the correction result is stored in the A register and CY register.

Caution The value read from the BCDADJ register varies depending on the value of the A register when it is read and those of the CY and AC flags. Therefore, execute the instruction <3> after the instruction <2> instead of executing any other instructions. To perform BCD correction in the interrupt enabled state, saving and restoring the A register is required within the interrupt function. PSW (CY flag and AC flag) is restored by the RETI instruction.

An example is shown below.

Examples 1:99 + 89 = 188

Instruction		A Register	CY Register	AC Flag	BCDADJ Register
MOV A, #99H	; <1>	99H	-	-	-
ADD A, #89H	; <2>	22H	1	1	66H
ADD A, !BCDADJ	; <3>	88H	1	0	_

Examples 2: 85 + 15 = 100

	Instruction		A Register	CY Register	AC Flag	BCDADJ Register
MOV A,	#85H	; <1>	85H	ı	I	_
ADD A,	#15H	; <2>	9AH	0	0	66H
ADD A,	!BCDADJ	; <3>	00H	1	1	-

Examples 3:80 + 80 = 160

	Instruction		A Register	CY Register	AC Flag	BCDADJ Register
MOV A,	#80H	; <1>	80H	-	-	_
ADD A,	#80H	; <2>	00H	1	0	60H
ADD A,	!BCDADJ	; <3>	60H	1	0	_

(2) Subtraction: Calculating the result of subtracting a BCD code value from another BCD code value by using a BCD code value

- <1> The BCD code value from which subtraction is performed is stored in the A register.
- <2> By subtracting the value of the second operand (value of BCD code to be subtracted) from the A register as is in binary, the calculation result in binary is stored in the A register, and the correction value is stored in the BCDADJ register.
- <3> Decimal correction is performed by subtracting the value of the BCDADJ register (correction value) from the A register (subtraction result in binary) in binary, and the correction result is stored in the A register and CY register.

Caution The value read from the BCDADJ register varies depending on the value of the A register when it is read and those of the CY and AC flags. Therefore, execute the instruction <3> after the instruction <2> instead of executing any other instructions. To perform BCD correction in the interrupt enabled state, saving and restoring the A register is required within the interrupt function. PSW (CY flag and AC flag) is restored by the RETI instruction.

An example is shown below.

Example: 91 - 52 = 39

Instruction		A Register	CY Register	AC Flag	BCDADJ Register
MOV A, #91H	; <1>	91H	-	-	_
SUB A, #52H	; <2>	3FH	0	1	06H
SUB A, !BCDADJ	; <3>	39H	0	0	_

CHAPTER 30 INSTRUCTION SET

This chapter lists the instructions in the 78K0R microcontroller instruction set. For details of each operation and operation code, refer to the separate document **78K0R Microcontrollers Instructions User's Manual (U17792E)**.

Remark The shaded parts of the tables in **Table 30-5 Operation List** indicate the operation or instruction format that is newly added for the 78K0R microcontrollers.

30.1 Conventions Used in Operation List

30.1.1 Operand identifiers and specification methods

Operands are described in the "Operand" column of each instruction in accordance with the description method of the instruction operand identifier (refer to the assembler specifications for details). When there are two or more description methods, select one of them. Alphabetic letters in capitals and the symbols, #, !, !!, \$, \$!, [], and ES: are keywords and are described as they are. Each symbol has the following meaning.

- #: Immediate data specification
- !: 16-bit absolute address specification
- !!: 20-bit absolute address specification
- \$: 8-bit relative address specification
- \$!: 16-bit relative address specification
- []: Indirect address specification
- ES: Extension address specification

In the case of immediate data, describe an appropriate numeric value or a label. When using a label, be sure to describe the #, !, !!, \$, \$!, [], and ES: symbols.

For operand register identifiers, r and rp, either function names (X, A, C, etc.) or absolute names (names in parentheses in the table below, R0, R1, R2, etc.) can be used for description.

Table 30-1. Operand Identifiers and Specification Methods

Identifier	Description Method
r	X (R0), A (R1), C (R2), B (R3), E (R4), D (R5), L (R6), H (R7)
rp	AX (RP0), BC (RP1), DE (RP2), HL (RP3)
sfr	Special-function register symbol (SFR symbol)
sfrp	Special-function register symbols (16-bit manipulatable SFR symbol. Even addresses only Note)
saddr	FFE20H to FFF1FH Immediate data or labels
saddrp	FFE20H to FF1FH Immediate data or labels (even addresses only ^{Note})
addr20	00000H to FFFFFH Immediate data or labels
addr16	0000H to FFFFH Immediate data or labels (only even addresses for 16-bit data transfer instructions Note)
addr5	0080H to 00BFH Immediate data or labels (even addresses only)
word	16-bit immediate data or label
byte	8-bit immediate data or label
bit	3-bit immediate data or label
RBn	RB0 to RB3

Note Bit 0 = 0 when an odd address is specified.

30.1.2 Description of operation column

The operation when the instruction is executed is shown in the "Operation" column using the following symbols.

Table 30-2. Symbols in "Operation" Column

Symbol	Function
Α	A register; 8-bit accumulator
х	X register
В	B register
С	C register
D	D register
E	E register
Н	H register
L	L register
ES	ES register
CS	CS register
AX	AX register pair; 16-bit accumulator
BC	BC register pair
DE	DE register pair
HL	HL register pair
PC	Program counter
SP	Stack pointer
PSW	Program status word
CY	Carry flag
AC	Auxiliary carry flag
Z	Zero flag
RBS	Register bank select flag
IE	Interrupt request enable flag
()	Memory contents indicated by address or register contents in parentheses
XH, XL	16-bit registers: X _H = higher 8 bits, X _L = lower 8 bits
Xs, XH, XL	20-bit registers: Xs = (bits 19 to 16), XH = (bits 15 to 8), XL = (bits 7 to 0)
٨	Logical product (AND)
V	Logical sum (OR)
¥	Exclusive logical sum (exclusive OR)
_	Inverted data
addr5	16-bit immediate data (even addresses only in 0080H to 00BFH)
addr16	16-bit immediate data
addr20	20-bit immediate data
jdisp8	Signed 8-bit data (displacement value)
jdisp16	Signed 16-bit data (displacement value)

30.1.3 Description of flag operation column

The change of the flag value when the instruction is executed is shown in the "Flag" column using the following symbols.

Table 30-3. Symbols in "Flag" Column

Symbol	Change of Flag Value
(Blank)	Unchanged
0	Cleared to 0
1	Set to 1
×	Set/cleared according to the result
R	Previously saved value is restored

30.1.4 PREFIX instruction

Instructions with "ES:" have a PREFIX operation code as a prefix to extend the accessible data area to the 1 MB space (00000H to FFFFFH), by adding the ES register value to the 64 KB space from F0000H to FFFFFH. When a PREFIX operation code is attached as a prefix to the target instruction, only one instruction immediately after the PREFIX operation code is executed as the addresses with the ES register value added.

Table 30-4. Use Example of PREFIX Operation Code

Instruction	Opcode				
	1	2	3	4	5
MOV !addr16, #byte	CFH	!add	dr16 #byte		
MOV ES:!addr16, #byte	11H	CFH	!addr16		#byte
MOV A, [HL]	8BH	-	_	_	-
MOV A, ES:[HL]	11H	8BH	-	-	1

Caution Set the ES register value with MOV ES, A, etc., before executing the PREFIX instruction.

30.2 Operation List

Table 30-5. Operation List (1/17)

Instruction	Mnemonic	Operands	Bytes	Clo	cks	Operation		Flag	j
Group				Note 1	Note 2		Z	AC	CY
8-bit data	MOV	r, #byte	2	1	-	$r \leftarrow \text{byte}$			
transfer		saddr, #byte	3	1	-	(saddr) ← byte			
		sfr, #byte	3	1	-	sfr ← byte			
		!addr16, #byte	4	1	1	(addr16) ← byte			
		A, r	1	1	-	$A \leftarrow r$			
		r, A	1	1	-	$r \leftarrow A$			
		A, saddr	2	1		$A \leftarrow (saddr)$			
		saddr, A	2	1	_	(saddr) ← A			
		A, sfr	2	1	-	$A \leftarrow sfr$			
		sfr, A	2	1	_	$sfr \leftarrow A$			
		A, !addr16	3	1	4	A ← (addr16)			
		!addr16, A	3	1		(addr16) ← A			
		PSW, #byte	3	3	1	PSW ← byte	×	×	×
		A, PSW	2	1	-	$A \leftarrow PSW$			
		PSW, A	2	3		PSW ← A	×	×	×
		ES, #byte	2	1	-	ES ← byte			
		ES, saddr	3	1	-	ES ← (saddr)			
		A, ES	2	1	-	$A \leftarrow ES$			
		ES, A	2	1	_	ES ← A			
		CS, #byte	3	1	-	CS ← byte			
		A, CS	2	1	-	$A \leftarrow CS$			
		CS, A	2	1	-	CS ← A			
		A, [DE]	1	1	4	$A \leftarrow (DE)$			
		[DE], A	1	1	-	$(DE) \leftarrow A$			
		[DE + byte], #byte	3	1	_	(DE + byte) ← byte			
		A, [DE + byte]	2	1	4	$A \leftarrow (DE + byte)$			
		[DE + byte], A	2	1	=	(DE + byte) ← A			
		A, [HL]	1	1	4	$A \leftarrow (HL)$			
		[HL], A	1	1	-	$(HL) \leftarrow A$			
		[HL + byte], #byte	3	1	1	(HL + byte) ← byte			

Notes 1. When the internal RAM area or SFR area is accessed, or for an instruction with no data access.

- 2. When the program memory area is accessed.
- 3. Except r = A

Remarks 1. One instruction clock cycle is one cycle of the CPU clock (fcpu) selected by the system clock control register (CKC).

Table 30-5. Operation List (2/17)

Instruction	Mnemonic	Operands	Bytes	Clo	cks	Operation		Flag
Group				Note 1	Note 2		Z	AC CY
8-bit data	MOV	A, [HL + byte]	2	1	4	$A \leftarrow (HL + byte)$		
transfer		[HL + byte], A	2	1	-	$(HL + byte) \leftarrow A$		
		A, [HL + B]	2	1	4	$A \leftarrow (HL + B)$		
		[HL + B], A	2	1	-	$(HL + B) \leftarrow A$		
		A, [HL + C]	2	1	4	$A \leftarrow (HL + C)$		
		[HL + C], A	2	1	-	$(HL + C) \leftarrow A$		
		word[B], #byte	4	1	-	$(B + word) \leftarrow byte$		
		A, word[B]	3	1	4	$A \leftarrow (B + word)$		
		word[B], A	3	1	-	$(B + word) \leftarrow A$		
		word[C], #byte	4	1	-	$(C + word) \leftarrow byte$		
		A, word[C]	3	1	4	$A \leftarrow (C + word)$		
		word[C], A	3	1	-	$(C + word) \leftarrow A$		
		word[BC], #byte	4	1	-	$(BC + word) \leftarrow byte$		
		A, word[BC]	3	1	4	$A \leftarrow (BC + word)$		
		word[BC], A	3	1	-	$(BC + word) \leftarrow A$		
		[SP + byte], #byte	3	1	-	(SP + byte) ← byte		
		A, [SP + byte]	2	1	-	A ← (SP + byte)		
		[SP + byte], A	2	1	-	(SP + byte) ← A		
		B, saddr	2	1	-	$B \leftarrow (saddr)$		
		B, !addr16	3	1	4	B ← (addr16)		
		C, saddr	2	1	-	$C \leftarrow (saddr)$		
		C, !addr16	3	1	4	C ← (addr16)		
		X, saddr	2	1	-	$X \leftarrow (saddr)$		
		X, !addr16	3	1	4	X ← (addr16)		
		ES:!addr16, #byte	5	2	-	(ES, addr16) ← byte		
		A, ES:!addr16	4	2	5	$A \leftarrow (ES, addr16)$		
		ES:!addr16, A	4	2	-	(ES, addr16) ← A		
		A, ES:[DE]	2	2	5	$A \leftarrow (ES, DE)$		
		ES:[DE], A	2	2	-	(ES, DE) ← A		
		ES:[DE + byte],#byte	4	2	-	((ES, DE) + byte) ← byte		
		A, ES:[DE + byte]	3	2	5	$A \leftarrow ((ES, DE) + byte)$		
		ES:[DE + byte], A	3	2	-	$((ES,DE) + byte) \leftarrow A$		

Remarks 1. One instruction clock cycle is one cycle of the CPU clock (fcpu) selected by the system clock control register (CKC).

^{2.} When the program memory area is accessed.

Table 30-5. Operation List (3/17)

Instruction	Mnemonic	Operands	Bytes	Clo	cks	Operation		Flag	
Group				Note 1	Note 2		Z	AC	CY
8-bit data	MOV	A, ES:[HL]	2	2	5	$A \leftarrow (ES, HL)$			
transfer		ES:[HL], A	2	2	-	(ES, HL) ← A			
		ES:[HL + byte],#byte	4	2	-	((ES, HL) + byte) ← byte			
		A, ES:[HL + byte]	3	2	5	$A \leftarrow ((ES, HL) + byte)$			
		ES:[HL + byte], A	3	2	-	((ES, HL) + byte) ← A			
		A, ES:[HL + B]	3	2	5	$A \leftarrow ((ES, HL) + B)$			
		ES:[HL + B], A	3	2	-	$((ES,HL)+B) \leftarrow A$			
		A, ES:[HL + C]	3	2	5	$A \leftarrow ((ES,HL) + C)$			
		ES:[HL + C], A	3	2	-	$((ES,HL) + C) \leftarrow A$			
		ES:word[B], #byte	5	2	-	$((ES, B) + word) \leftarrow byte$			
		A, ES:word[B]	4	2	5	$A \leftarrow ((ES, B) + word)$			
		ES:word[B], A	4	2	-	$((ES,B)+word)\leftarrowA$			
		ES:word[C], #byte	5	2	-	$((ES, C) + word) \leftarrow byte$			
		A, ES:word[C]	4	2	5	$A \leftarrow ((ES, C) + word)$			
		ES:word[C], A	4	2	-	$((ES,C)+word)\leftarrowA$			
		ES:word[BC], #byte	5	2	-	((ES, BC) + word) ← byte			
		A, ES:word[BC]	4	2	5	$A \leftarrow ((ES, BC) + word)$			
		ES:word[BC], A	4	2	-	$((ES, BC) + word) \leftarrow A$			
		B, ES:!addr16	4	2	5	$B \leftarrow (ES, addr16)$			
		C, ES:!addr16	4	2	5	C ← (ES, addr16)			
		X, ES:!addr16	4	2	5	$X \leftarrow (ES, addr16)$			
	XCH	A, r	1 (r = X) 2 (other than r = X)	1	-	$A \longleftrightarrow r$			
		A, saddr	3	2	-	$A \longleftrightarrow (saddr)$			
		A, sfr	3	2	-	$A \longleftrightarrow sfr$			
		A, !addr16	4	2	-	$A \longleftrightarrow (addr16)$			
		A, [DE]	2	2	-	$A \longleftrightarrow (DE)$			
		A, [DE + byte]	3	2	-	$A \longleftrightarrow (DE + byte)$			
		A, [HL]	2	2	-	$A \longleftrightarrow (HL)$			
		A, [HL + byte]	3	2	-	$A \longleftrightarrow (HL + byte)$			
		A, [HL + B]	2	2	-	$A \longleftrightarrow (HL + B)$			
		A, [HL + C]	2	2		$A \longleftrightarrow (HL + C)$			

- 2. When the program memory area is accessed.
- 3. Except r = A

Remarks 1. One instruction clock cycle is one cycle of the CPU clock (fcpu) selected by the system clock control register (CKC).

Table 30-5. Operation List (4/17)

Instruction	Mnemonic	Operands	Bytes	Clo	cks	Operation		Flag	
Group				Note 1	Note 2		Z	AC	CY
8-bit data	XCH	A, ES:!addr16	5	3	-	$A \longleftrightarrow (ES, addr16)$			
transfer		A, ES:[DE]	3	3	-	$A \longleftrightarrow (ES, DE)$			
		A, ES:[DE + byte]	4	3	-	$A \longleftrightarrow ((ES, DE) + byte)$			
		A, ES:[HL]	3	3	-	$A \longleftrightarrow (ES,HL)$			
		A, ES:[HL + byte]	4	3	-	$A \longleftrightarrow ((ES, HL) + byte)$			
		A, ES:[HL + B]	3	3	-	$A \longleftrightarrow ((ES,HL) + B)$			
		A, ES:[HL + C]	3	3	-	$A \longleftrightarrow ((ES,HL) + C)$			
	ONEB	Α	1	1	-	A ← 01H			
		Х	1	1	-	X ← 01H			
		В	1	1	-	B ← 01H			
		С	1	1	-	C ← 01H			
		saddr	2	1	-	(saddr) ← 01H			
		!addr16	3	1	-	(addr16) ← 01H			
		ES:!addr16	4	2	-	(ES, addr16) ← 01H			
	CLRB	Α	1	1	-	A ← 00H			
		Х	1	1	-	X ← 00H			
		В	1	1	-	B ← 00H			
		С	1	1	-	C ← 00H			
		saddr	2	1	-	(saddr) ← 00H			
		!addr16	3	1	-	(addr16) ← 00H			
		ES:!addr16	4	2	-	(ES,addr16) ← 00H			
	MOVS	[HL + byte], X	3	1	-	(HL + byte) ← X	×		×
		ES:[HL + byte], X	4	2	-	(ES, HL + byte) ← X	×		×
16-bit	MOVW	rp, #word	3	1	_	$rp \leftarrow word$			
data		saddrp, #word	4	1	_	(saddrp) ← word			
transfer		sfrp, #word	4	1	_	$sfrp \leftarrow word$			
		AX, saddrp	2	1	=	$AX \leftarrow (saddrp)$			
		saddrp, AX	2	1	=	(saddrp) ← AX			
		AX, sfrp	2	1	_	$AX \leftarrow sfrp$			
		sfrp, AX	2	1	-	$sfrp \leftarrow AX$			
		AX, rp	1	1	_	$AX \leftarrow rp$			
		rp, AX	1	1	_	$rp \leftarrow AX$			

- 2. When the program memory area is accessed.
- 3. Except rp = AX

Remarks 1. One instruction clock cycle is one cycle of the CPU clock (fcpu) selected by the system clock control register (CKC).

Table 30-5. Operation List (5/17)

Instruction	Mnemonic	Operands	Bytes	Clo	cks	Operation		Flag	
Group				Note 1	Note 2		Z	AC	CY
16-bit	MOVW	AX, !addr16	3	1	4	$AX \leftarrow (addr16)$			
data		!addr16, AX	3	1	-	(addr16) ← AX			
transfer		AX, [DE]	1	1	4	$AX \leftarrow (DE)$			
		[DE], AX	1	1	-	$(DE) \leftarrow AX$			
		AX, [DE + byte]	2	1	4	AX ← (DE + byte)			
		[DE + byte], AX	2	1	-	(DE + byte) ← AX			
		AX, [HL]	1	1	4	$AX \leftarrow (HL)$			
		[HL], AX	1	1	-	$(HL) \leftarrow AX$			
		AX, [HL + byte]	2	1	4	$AX \leftarrow (HL + byte)$			
		[HL + byte], AX	2	1	-	(HL + byte) ← AX			
		AX, word[B]	3	1	4	$AX \leftarrow (B + word)$			
		word[B], AX	3	1	-	$(B + word) \leftarrow AX$			
		AX, word[C]	3	1	4	$AX \leftarrow (C + word)$			
		word[C], AX	3	1	-	$(C + word) \leftarrow AX$			
		AX, word[BC]	3	1	4	$AX \leftarrow (BC + word)$			
		word[BC], AX	3	1	-	$(BC + word) \leftarrow AX$			
		AX, [SP + byte]	2	1	-	$AX \leftarrow (SP + byte)$			
		[SP + byte], AX	2	1	-	(SP + byte) ← AX			
		BC, saddrp	2	1	-	$BC \leftarrow (saddrp)$			
		BC, !addr16	3	1	4	BC ← (addr16)			
		DE, saddrp	2	1	-	DE ← (saddrp)			
		DE, !addr16	3	1	4	DE ← (addr16)			
		HL, saddrp	2	1	-	HL ← (saddrp)			
		HL, !addr16	3	1	4	HL ← (addr16)			
		AX, ES:!addr16	4	2	5	AX ← (ES, addr16)			
		ES:!addr16, AX	4	2	-	(ES, addr16) ← AX			
		AX, ES:[DE]	2	2	5	$AX \leftarrow (ES, DE)$			
		ES:[DE], AX	2	2	-	(ES, DE) ← AX			
		AX, ES:[DE + byte]	3	2	5	$AX \leftarrow ((ES, DE) + byte)$			
		ES:[DE + byte], AX	3	2	-	((ES, DE) + byte) ← AX			
		AX, ES:[HL]	2	2	5	$AX \leftarrow (ES,HL)$			
		ES:[HL], AX	2	2	-	$(ES,HL) \leftarrow AX$			

Remarks 1. One instruction clock cycle is one cycle of the CPU clock (fcpu) selected by the system clock control register (CKC).

^{2.} When the program memory area is accessed.

Table 30-5. Operation List (6/17)

Instruction	Mnemonic	Operands	Bytes	Clo	cks	Operation		Flag	ı
Group				Note 1	Note 2		Z	AC	CY
16-bit	MOVW	AX, ES:[HL + byte]	3	2	5	AX ← ((ES, HL) + byte)			
data		ES:[HL + byte], AX	3	2	-	((ES, HL) + byte) ← AX			
transfer		AX, ES:word[B]	4	2	5	$AX \leftarrow ((ES,B) + word)$			
		ES:word[B], AX	4	2	-	$((ES, B) + word) \leftarrow AX$			
		AX, ES:word[C]	4	2	5	$AX \leftarrow ((ES,C) + word)$			
		ES:word[C], AX	4	2	_	$((ES, C) + word) \leftarrow AX$			
		AX, ES:word[BC]	4	2	5	$AX \leftarrow ((ES,BC) + word)$			
		ES:word[BC], AX	4	2	1	$((ES,BC)+word)\leftarrowAX$			
		BC, ES:!addr16	4	2	5	BC ← (ES, addr16)			
		DE, ES:!addr16	4	2	5	DE ← (ES, addr16)			
		HL, ES:!addr16	4	2	5	HL ← (ES, addr16)			
	XCHW	AX, rp	1	1	-	$AX \longleftrightarrow rp$			
	ONEW	AX	1	1	-	AX ← 0001H			
		BC	1	1	_	BC ← 0001H			
	CLRW	AX	1	1	-	AX ← 0000H			
		BC	1	1	-	BC ← 0000H			
8-bit	ADD	A, #byte	2	1	_	A, CY ← A + byte	×	×	×
operation		saddr, #byte	3	2	1	(saddr), CY \leftarrow (saddr) + byte	×	×	×
		A, r	2	1	-	$A, CY \leftarrow A + r$	×	×	×
		r, A	2	1	_	$r, CY \leftarrow r + A$	×	×	×
		A, saddr	2	1	1	$A, CY \leftarrow A + (saddr)$	×	×	×
		A, !addr16	3	1	4	$A, CY \leftarrow A + (addr16)$	×	×	×
		A, [HL]	1	1	4	$A, CY \leftarrow A + (HL)$	×	×	×
		A, [HL + byte]	2	1	4	$A, CY \leftarrow A + (HL + byte)$	×	×	×
		A, [HL + B]	2	1	4	$A, CY \leftarrow A + (HL + B)$	×	×	×
		A, [HL + C]	2	1	4	$A, CY \leftarrow A + (HL + C)$	×	×	×
		A, ES:!addr16	4	2	5	A, CY ← A + (ES, addr16)	×	×	×
		A, ES:[HL]	2	2	5	$A,CY \leftarrow A + (ES,HL)$	×	×	×
		A, ES:[HL + byte]	3	2	5	$A,CY \leftarrow A + ((ES, HL) + byte)$	×	×	×
		A, ES:[HL + B]	3	2	5	$A,CY \leftarrow A + ((ES, HL) + B)$	×	×	×
		A, ES:[HL + C]	3	2	5	$A,CY \leftarrow A + ((ES,HL) + C)$	×	×	×

- 2. When the program memory area is accessed.
- 3. Except rp = AX
- 4. Except r = A

Remarks 1. One instruction clock cycle is one cycle of the CPU clock (fcpu) selected by the system clock control register (CKC).

Table 30-5. Operation List (7/17)

Instruction	Mnemonic	Operands	Bytes	Clo	cks	Operation		Flag]
Group				Note 1	Note 2		Z	AC	CY
8-bit	ADDC	A, #byte	2	1	-	A, CY ← A + byte + CY	×	×	×
operation		saddr, #byte	3	2	=	(saddr), CY ← (saddr) + byte + CY	×	×	×
		A, r	2	1	-	$A, CY \leftarrow A + r + CY$	×	×	×
		r, A	2	1	_	$r,CY \leftarrow r + A + CY$	×	×	×
		A, saddr	2	1	_	$A,CY \leftarrow A + (saddr) + CY$	×	×	×
		A, !addr16	3	1	4	$A, CY \leftarrow A + (addr16) + CY$	×	×	×
		A, [HL]	1	1	4	$A, CY \leftarrow A + (HL) + CY$	×	×	×
		A, [HL + byte]	2	1	4	$A,CY \leftarrow A + (HL + byte) + CY$	×	×	×
		A, [HL + B]	2	1	4	$A,CY \leftarrow A + (HL + B) + CY$	×	×	×
		A, [HL + C]	2	1	4	$A,CY \leftarrow A + (HL + C) + CY$	×	×	×
		A, ES:!addr16	4	2	5	$A,CY \leftarrow A + (ES,addr16) + CY$	×	×	×
		A, ES:[HL]	2	2	5	$A,CY \leftarrow A + (ES,HL) + CY$	×	×	×
		A, ES:[HL + byte]	3	2	5	$A,CY \leftarrow A + ((ES,HL) + byte) + CY$	×	×	×
		A, ES:[HL + B]	3	2	5	$A,CY \leftarrow A + ((ES,HL) + B) + CY$	×	×	×
		A, ES:[HL + C]	3	2	5	$A,CY \leftarrow A + ((ES,HL) + C) + CY$	×	×	×
	SUB	A, #byte	2	1	-	$A,CY \leftarrow A-byte$	×	×	×
		saddr, #byte	3	2	_	(saddr), $CY \leftarrow$ (saddr) – byte	×	×	×
		A, r	2	1	_	$A, CY \leftarrow A - r$	×	×	×
		r, A	2	1	_	$r,CY\leftarrow r-A$	×	×	×
		A, saddr	2	1	_	A, CY ← A − (saddr)	×	×	×
		A, !addr16	3	1	4	A, CY ← A − (addr16)	×	×	×
		A, [HL]	1	1	4	$A, CY \leftarrow A - (HL)$	×	×	×
		A, [HL + byte]	2	1	4	$A, CY \leftarrow A - (HL + byte)$	×	×	×
		A, [HL + B]	2	1	4	$A, CY \leftarrow A - (HL + B)$	×	×	×
		A, [HL + C]	2	1	4	$A, CY \leftarrow A - (HL + C)$	×	×	×
		A, ES:!addr16	4	2	5	A, CY ← A − (ES:addr16)	×	×	×
		A, ES:[HL]	2	2	5	A, CY ← A − (ES:HL)	×	×	×
		A, ES:[HL + byte]	3	2	5	$A, CY \leftarrow A - ((ES:HL) + byte)$	×	×	×
		A, ES:[HL + B]	3	2	5	$A, CY \leftarrow A - ((ES:HL) + B)$	×	×	×
		A, ES:[HL + C]	3	2	5	$A,CY \leftarrow A - ((ES:HL) + C)$	×	×	×

- 2. When the program memory area is accessed.
- 3. Except r = A

Remarks 1. One instruction clock cycle is one cycle of the CPU clock (fcpu) selected by the system clock control register (CKC).

Table 30-5. Operation List (8/17)

Instruction	Mnemonic	Operands	Bytes	Clo	cks	Operation		Flag	
Group				Note 1	Note 2		Z	AC	CY
8-bit	SUBC	A, #byte	2	1	-	A, $CY \leftarrow A - byte - CY$	×	×	×
operation		saddr, #byte	3	2	-	(saddr), CY ← (saddr) – byte – CY	×	×	×
		A, r	2	1	-	$A, CY \leftarrow A - r - CY$	×	×	×
		r, A	2	1	-	$r, CY \leftarrow r - A - CY$	×	×	×
		A, saddr	2	1	_	$A, CY \leftarrow A - (saddr) - CY$	×	×	×
		A, !addr16	3	1	4	$A, CY \leftarrow A - (addr16) - CY$	×	×	×
		A, [HL]	1	1	4	$A, CY \leftarrow A - (HL) - CY$	×	×	×
		A, [HL + byte]	2	1	4	$A, CY \leftarrow A - (HL + byte) - CY$	×	×	×
		A, [HL + B]	2	1	4	$A,CY \leftarrow A - (HL + B) - CY$	×	×	×
		A, [HL + C]	2	1	4	$A,CY \leftarrow A - (HL + C) - CY$	×	×	×
		A, ES:!addr16	4	2	5	A, CY ← A − (ES:addr16) − CY	×	×	×
		A, ES:[HL]	2	2	5	$A,CY \leftarrow A - (ES:HL) - CY$	×	×	×
		A, ES:[HL + byte]	3	2	5	$A,CY \leftarrow A - ((ES:HL) + byte) - CY$	×	×	×
		A, ES:[HL + B]	3	2	5	$A,CY \leftarrow A - ((ES:HL) + B) - CY$	×	×	×
		A, ES:[HL + C]	3	2	5	$A,CY \leftarrow A - ((ES:HL) + C) - CY$	×	×	×
	AND	A, #byte	2	1	-	$A \leftarrow A \land byte$	×		
		saddr, #byte	3	2	-	$(saddr) \leftarrow (saddr) \land byte$	×		
		A, r	2	1	=	$A \leftarrow A \wedge r$	×		
		r, A	2	1	=	$r \leftarrow r \wedge A$	×		
		A, saddr	2	1	-	$A \leftarrow A \land (saddr)$	×		
		A, !addr16	3	1	4	$A \leftarrow A \land (addr16)$	×		
		A, [HL]	1	1	4	$A \leftarrow A \wedge (HL)$	×		
		A, [HL + byte]	2	1	4	$A \leftarrow A \land (HL + byte)$	×		
		A, [HL + B]	2	1	4	$A \leftarrow A \wedge (HL + B)$	×		
		A, [HL + C]	2	1	4	$A \leftarrow A \wedge (HL + C)$	×		
		A, ES:!addr16	4	2	5	$A \leftarrow A \land (ES:addr16)$	×		
		A, ES:[HL]	2	2	5	$A \leftarrow A \wedge (ES:HL)$	×		
		A, ES:[HL + byte]	3	2	5	$A \leftarrow A \wedge ((ES:HL) + byte)$	×		
		A, ES:[HL + B]	3	2	5	$A \leftarrow A \wedge ((ES:HL) + B)$	×		
		A, ES:[HL + C]	3	2	5	$A \leftarrow A \wedge ((ES:HL) + C)$	×		

- 2. When the program memory area is accessed.
- 3. Except r = A

Remarks 1. One instruction clock cycle is one cycle of the CPU clock (fcpu) selected by the system clock control register (CKC).

Table 30-5. Operation List (9/17)

Instruction	Mnemonic	Operands	Bytes	Clo	cks	Operation		Flag
Group				Note 1	Note 2		Z	AC CY
8-bit	OR	A, #byte	2	1	-	$A \leftarrow A \lor byte$	×	
operation		saddr, #byte	3	2	=	(saddr) ← (saddr) ∨ byte	×	
		A, r	2	1	-	$A \leftarrow A \lor r$	×	
		r, A	2	1	-	$r \leftarrow r \lor A$	×	
		A, saddr	2	1	-	$A \leftarrow A \lor (saddr)$	×	
		A, !addr16	3	1	4	$A \leftarrow A \lor (addr16)$	×	
		A, [HL]	1	1	4	$A \leftarrow A \vee (HL)$	×	
		A, [HL + byte]	2	1	4	$A \leftarrow A \lor (HL + byte)$	×	
		A, [HL + B]	2	1	4	$A \leftarrow A \vee (HL + B)$	×	
		A, [HL + C]	2	1	4	$A \leftarrow A \vee (HL + C)$	×	
		A, ES:!addr16	4	2	5	$A \leftarrow A \lor (ES:addr16)$	×	
		A, ES:[HL]	2	2	5	$A \leftarrow A \lor (ES:HL)$	×	
		A, ES:[HL + byte]	3	2	5	$A \leftarrow A \lor ((ES:HL) + byte)$	×	
		A, ES:[HL + B]	3	2	5	$A \leftarrow A \lor ((ES:HL) + B)$	×	
		A, ES:[HL + C]	3	2	5	$A \leftarrow A \lor ((ES:HL) + C)$	×	
	XOR	A, #byte	2	1	-	$A \leftarrow A + byte$	×	
		saddr, #byte	3	2	-	$(saddr) \leftarrow (saddr) + byte$	×	
		A, r	2	1	=	$A \leftarrow A \vee r$	×	
		r, A	2	1	-	$r \leftarrow r \neq A$	×	
		A, saddr	2	1	-	$A \leftarrow A \neq (saddr)$	×	
		A, !addr16	3	1	4	$A \leftarrow A \neq (addr16)$	×	
		A, [HL]	1	1	4	$A \leftarrow A \not \sim (HL)$	×	
		A, [HL + byte]	2	1	4	$A \leftarrow A \neq (HL + byte)$	×	
		A, [HL + B]	2	1	4	$A \leftarrow A + (HL + B)$	×	
		A, [HL + C]	2	1	4	$A \leftarrow A + (HL + C)$	×	
		A, ES:!addr16	4	2	5	$A \leftarrow A \neq (ES:addr16)$	×	
		A, ES:[HL]	2	2	5	$A \leftarrow A \neq (ES:HL)$	×	
		A, ES:[HL + byte]	3	2	5	$A \leftarrow A \neq ((ES:HL) + byte)$	×	
		A, ES:[HL + B]	3	2	5	$A \leftarrow A \neq ((ES:HL) + B)$	×	
		A, ES:[HL + C]	3	2	5	$A \leftarrow A \neq ((ES:HL) + C)$	×	

- 2. When the program memory area is accessed.
- 3. Except r = A

Remarks 1. One instruction clock cycle is one cycle of the CPU clock (fcpu) selected by the system clock control register (CKC).

Table 30-5. Operation List (10/17)

Instruction	Mnemonic	Operands	Bytes	Clo	cks	Operation		Flag	3
Group				Note 1	Note 2		Z	AC	CY
8-bit	CMP	A, #byte	2	1	-	A – byte	×	×	×
operation		saddr, #byte	3	1	=	(saddr) – byte	×	×	×
		A, r	2	1	-	A – r	×	×	×
		r, A	2	1	-	r – A	×	×	×
		A, saddr	2	1	_	A – (saddr)	×	×	×
		A, !addr16	3	1	4	A – (addr16)	×	×	×
		A, [HL]	1	1	4	A – (HL)	×	×	×
		A, [HL + byte]	2	1	4	A – (HL + byte)	×	×	×
		A, [HL + B]	2	1	4	A – (HL + B)	×	×	×
		A, [HL + C]	2	1	4	A – (HL + C)	×	×	×
		!addr16, #byte	4	1	4	(addr16) – byte	×	×	×
		A, ES:!addr16	4	2	5	A – (ES:addr16)	×	×	×
		A, ES:[HL]	2	2	5	A – (ES:HL)	×	×	×
		A, ES:[HL + byte]	3	2	5	A – ((ES:HL) + byte)	×	×	×
		A, ES:[HL + B]	3	2	5	A – ((ES:HL) + B)	×	×	×
		A, ES:[HL + C]	3	2	5	A – ((ES:HL) + C)	×	×	×
		ES:!addr16, #byte	5	2	5	(ES:addr16) – byte	×	×	×
	CMP0	Α	1	1	-	A – 00H	×	×	×
		X	1	1	-	X – 00H	×	×	×
		В	1	1	-	B – 00H	×	×	×
		С	1	1	-	C – 00H	×	×	×
		saddr	2	1	-	(saddr) – 00H	×	×	×
		!addr16	3	1	4	(addr16) – 00H	×	×	×
		ES:!addr16	4	2	5	(ES:addr16) - 00H	×	×	×
	CMPS	X, [HL + byte]	3	1	4	X – (HL + byte)	×	×	×
		X, ES:[HL + byte]	4	2	5	X – ((ES:HL) + byte)	×	×	×

- **2.** When the program memory area is accessed.
- 3. Except r = A

Remarks 1. One instruction clock cycle is one cycle of the CPU clock (fcPu) selected by the system clock control register (CKC).

Table 30-5. Operation List (11/17)

Instruction	Mnemonic	Operands	Bytes	Clo	cks	Operation		Flag	J
Group				Note 1	Note 2		Z	AC	CY
16-bit	ADDW	AX, #word	3	1	-	$AX, CY \leftarrow AX + word$	×	×	×
operation		AX, AX	1	1	-	$AX, CY \leftarrow AX + AX$	×	×	×
		AX, BC	1	1	-	$AX, CY \leftarrow AX + BC$	×	×	×
		AX, DE	1	1	-	$AX, CY \leftarrow AX + DE$	×	×	×
		AX, HL	1	1	-	$AX, CY \leftarrow AX + HL$	×	×	×
		AX, saddrp	2	1	-	$AX, CY \leftarrow AX + (saddrp)$	×	×	×
		AX, !addr16	3	1	4	AX, CY ← AX + (addr16)	×	×	×
		AX, [HL+byte]	3	1	4	$AX,CY \leftarrow AX + (HL + byte)$	×	×	×
		AX, ES:!addr16	4	2	5	AX, CY ← AX + (ES:addr16)	×	×	×
		AX, ES: [HL+byte]	4	2	5	$AX, CY \leftarrow AX + ((ES:HL) + byte)$	×	×	×
	SUBW	AX, #word	3	1	-	$AX, CY \leftarrow AX - word$	×	×	×
		AX, BC	1	1	-	$AX, CY \leftarrow AX - BC$	×	×	×
		AX, DE	1	1	-	$AX, CY \leftarrow AX - DE$	×	×	×
		AX, HL	1	1	-	$AX, CY \leftarrow AX - HL$	×	×	×
		AX, saddrp	2	1	-	$AX, CY \leftarrow AX - (saddrp)$	×	×	×
		AX, !addr16	3	1	4	AX, CY ← AX – (addr16)	×	×	×
		AX, [HL+byte]	3	1	4	$AX, CY \leftarrow AX - (HL + byte)$	×	×	×
		AX, ES:!addr16	4	2	5	$AX, CY \leftarrow AX - (ES:addr16)$	×	×	×
		AX, ES: [HL+byte]	4	2	5	$AX,CY \leftarrow AX - ((ES:HL) + byte)$	×	×	×
	CMPW	AX, #word	3	1	-	AX – word	×	×	×
		AX, BC	1	1	-	AX – BC	×	×	×
		AX, DE	1	1	-	AX – DE	×	×	×
		AX, HL	1	1	-	AX – HL	×	×	×
		AX, saddrp	2	1	-	AX – (saddrp)	×	×	×
		AX, !addr16	3	1	4	AX - (addr16)	×	×	×
		AX, [HL+byte]	3	1	4	AX – (HL + byte)	×	×	×
		AX, ES:!addr16	4	2	5	AX - (ES:addr16)	×	×	×
		AX, ES: [HL+byte]	4	2	5	AX - ((ES:HL) + byte)	×	×	×
Multiply	MULU	X	1	1	=	$AX \leftarrow A \times X$			

2. When the program memory area is accessed.

Remarks 1. One instruction clock cycle is one cycle of the CPU clock (fcpu) selected by the system clock control register (CKC).

Table 30-5. Operation List (12/17)

Instruction	Mnemonic	Operands	Bytes	Clo	cks	Operation		Flag
Group				Note 1	Note 2		Z	AC CY
Increment/	INC	r	1	1	-	$r \leftarrow r + 1$	×	×
decrement		saddr	2	2	_	(saddr) ← (saddr) + 1	×	×
		!addr16	3	2	-	(addr16) ← (addr16) + 1	×	×
		[HL+byte]	3	2	-	(HL+byte) ← (HL+byte) + 1	×	×
		ES:!addr16	4	3	_	(ES, addr16) ← (ES, addr16) + 1	×	×
		ES: [HL+byte]	4	3	-	$((ES:HL) + byte) \leftarrow ((ES:HL) + byte) + 1$	×	×
	DEC	r	1	1	-	r ← r − 1	×	×
		saddr	2	2	_	$(saddr) \leftarrow (saddr) - 1$	×	×
		!addr16	3	2	-	(addr16) ← (addr16) - 1	×	×
		[HL+byte]	3	2	-	(HL+byte) ← (HL+byte) − 1	×	×
		ES:!addr16	4	3	_	(ES, addr16) ← (ES, addr16) – 1	×	×
		ES: [HL+byte]	4	3	-	$((ES:HL) + byte) \leftarrow ((ES:HL) + byte) - 1$	×	×
	INCW	rp	1	1	_	rp ← rp + 1		
		saddrp	2	2	-	(saddrp) ← (saddrp) + 1		
		!addr16	3	2	-	(addr16) ← (addr16) + 1		
		[HL+byte]	3	2	_	(HL+byte) ← (HL+byte) + 1		
		ES:!addr16	4	3	-	(ES, addr16) ← (ES, addr16) + 1		
		ES: [HL+byte]	4	3	-	$((ES:HL) + byte) \leftarrow ((ES:HL) + byte) + 1$		
	DECW	rp	1	1	_	$rp \leftarrow rp - 1$		
		saddrp	2	2	-	(saddrp) ← (saddrp) - 1		
		!addr16	3	2	-	(addr16) ← (addr16) - 1		
		[HL+byte]	3	2	-	(HL+byte) ← (HL+byte) − 1		
		ES:!addr16	4	3	-	(ES, addr16) \leftarrow (ES, addr16) $-$ 1		
		ES: [HL+byte]	4	3	-	$((ES:HL) + byte) \leftarrow ((ES:HL) + byte) - 1$		
Shift	SHR	A, cnt	2	1	-	$(CY \leftarrow A_0, A_{m-1} \leftarrow A_{m_{\underline{}}} A_7 \leftarrow 0) \times cnt$		×
	SHRW	AX, cnt	2	1	-	$(CY \leftarrow AX_0, AX_{m-1} \leftarrow AX_m, AX_{15} \leftarrow 0) \times cnt$		×
	SHL	A, cnt	2	1	-	$(CY \leftarrow A_7, A_m \leftarrow A_{m-1}, A_0 \leftarrow 0) \times cnt$		×
		B, cnt	2	1	-	$(CY \leftarrow B_7, B_m \leftarrow B_{m-1}, B_0 \leftarrow 0) \times cnt$		×
		C, cnt	2	1	-	$(CY \leftarrow C_7, C_m \leftarrow C_{m-1}, C_0 \leftarrow 0) \times cnt$		×
	SHLW	AX, cnt	2	1	-	$(CY \leftarrow AX_{15}, AX_m \leftarrow AX_{m-1}, AX_0 \leftarrow 0) \times cnt$		×
		BC, cnt	2	1	-	$(CY \leftarrow BC_{15},BC_m \leftarrow BC_{m-1},BC_0 \leftarrow 0) \times cnt$		×
	SAR	A, cnt	2	1	-	$(CY \leftarrow A_0, A_{m-1} \leftarrow A_m, A_7 \leftarrow A_7) \times cnt$		×
	SARW	AX, cnt	2	1	-	(CY \leftarrow AX ₀ , AX _{m-1} \leftarrow AX _m , AX ₁₅ \leftarrow AX ₁₅) \times cnt		×

2. When the program memory area is accessed.

Remarks 1. One instruction clock cycle is one cycle of the CPU clock (fcpu) selected by the system clock control register (CKC).

- 2. This number of clocks is for when the program is in the internal ROM (flash memory) area.
- 3. cnt indicates the bit shift count.

Table 30-5. Operation List (13/17)

Instruction	Mnemonic	Operands	Bytes	Clo	cks	Operation		Flag
Group				Note 1	Note 2		Z	AC CY
Rotate	ROR	A, 1	2	1	-	(CY, A7 \leftarrow A0, Am-1 \leftarrow Am) \times 1		×
	ROL	A, 1	2	1	-	$(CY,A_0 \leftarrow A_7,A_{m+1} \leftarrow A_m) \times 1$		×
	RORC	A, 1	2	1	_	$(CY \leftarrow A_0, A_7 \leftarrow CY, A_{m-1} \leftarrow A_m) \times 1$		×
	ROLC	A, 1	2	1	_	$(CY \leftarrow A_7, A_0 \leftarrow CY, A_{m+1} \leftarrow A_m) \times 1$		×
	ROLWC	AX,1	2	1	-	$(CY \leftarrow AX_{15}, AX_0 \leftarrow CY, AX_{m+1} \leftarrow AX_m) \times 1$		×
		BC,1	2	1	-	$(CY \leftarrow BC_{15},BC_0 \leftarrow CY,BC_{m+1} \leftarrow BC_m) \times 1$		×
Bit	MOV1	CY, saddr.bit	3	1	-	$CY \leftarrow (saddr).bit$		×
manipulate		CY, sfr.bit	3	1	-	$CY \leftarrow sfr.bit$		×
		CY, A.bit	2	1	-	CY ← A.bit		×
		CY, PSW.bit	3	1	-	$CY \leftarrow PSW.bit$		×
		CY,[HL].bit	2	1	4	CY ← (HL).bit		×
		saddr.bit, CY	3	2	-	$(saddr).bit \leftarrow CY$		
	sfr.bit, CY A.bit, CY PSW.bit, CY	sfr.bit, CY	3	2	-	$sfr.bit \leftarrow CY$		
		A.bit, CY	2	1	-	$A.bit \leftarrow CY$		
		PSW.bit, CY	3	4	=	$PSW.bit \leftarrow CY$	×	×
		[HL].bit, CY	2	2	=	(HL).bit \leftarrow CY		
		CY, ES:[HL].bit	3	2	5	CY ← (ES, HL).bit		×
		ES:[HL].bit, CY	3	3	-	(ES, HL).bit ← CY		
	AND1	CY, saddr.bit	3	1	=	$CY \leftarrow CY \land (saddr).bit$		×
		CY, sfr.bit	3	1	-	$CY \leftarrow CY \land sfr.bit$		×
		CY, A.bit	2	1	=	$CY \leftarrow CY \land A.bit$		×
		CY, PSW.bit	3	1	-	$CY \leftarrow CY \land PSW.bit$		×
		CY,[HL].bit	2	1	4	$CY \leftarrow CY \land (HL).bit$		×
		CY, ES:[HL].bit	3	2	5	$CY \leftarrow CY \land (ES, HL).bit$		×
	OR1	CY, saddr.bit	3	1	=	$CY \leftarrow CY \lor (saddr).bit$		×
		CY, sfr.bit	3	1	-	$CY \leftarrow CY \vee sfr.bit$		×
		CY, A.bit	2	1	-	$CY \leftarrow CY \lor A.bit$		×
		CY, PSW.bit	3	1	-	$CY \leftarrow CY \vee PSW.bit$		×
		CY, [HL].bit	2	1	4	$CY \leftarrow CY \lor (HL).bit$		×
		CY, ES:[HL].bit	3	2	5	$CY \leftarrow CY \lor (ES, HL).bit$		×

Remarks 1. One instruction clock cycle is one cycle of the CPU clock (fcPu) selected by the system clock control register (CKC).

^{2.} When the program memory area is accessed.

Table 30-5. Operation List (14/17)

Instruction	Mnemonic	Operands	Bytes	Clo	cks	Operation		Flag	g
Group				Note 1	Note 2		Z	AC	CY
Bit	XOR1	CY, saddr.bit	3	1	-	CY ← CY ← (saddr).bit			×
manipulate		CY, sfr.bit	3	1	-	$CY \leftarrow CY + sfr.bit$			×
		CY, A.bit	2	1	-	$CY \leftarrow CY \neq A.bit$			×
		CY, PSW.bit	3	1	-	$CY \leftarrow CY \neq PSW.bit$			×
		CY, [HL].bit	2	1	4	CY ← CY ← (HL).bit			×
		CY, ES:[HL].bit	3	2	5	$CY \leftarrow CY \neq (ES, HL).bit$			×
	SET1	saddr.bit	3	2	_	(saddr).bit ← 1			
		sfr.bit	3	2	_	sfr.bit ← 1			
		A.bit	2	1	_	A.bit \leftarrow 1			
		!addr16.bit	4	2	-	(addr16).bit ← 1			
	PSW.bit	3	4	_	PSW.bit ← 1	×	×	×	
		[HL].bit	2	2	_	(HL).bit ← 1			
		ES:!addr16.bit	5	3	-	(ES, addr16).bit \leftarrow 1			
		ES:[HL].bit	3	3	-	(ES, HL).bit ← 1			
	CLR1	saddr.bit	3	2	_	$(saddr.bit) \leftarrow 0$			
		sfr.bit	3	2	_	$sfr.bit \leftarrow 0$			
		A.bit	2	1	-	A.bit \leftarrow 0			
		!addr16.bit	4	2	-	(addr16).bit ← 0			
		PSW.bit	3	4	_	$PSW.bit \leftarrow 0$	×	×	×
		[HL].bit	2	2	_	(HL).bit \leftarrow 0			
		ES:!addr16.bit	5	3	-	(ES, addr16).bit \leftarrow 0			
		ES:[HL].bit	3	3	-	(ES, HL).bit ← 0			
	SET1	CY	2	1	_	CY ← 1			1
	CLR1	CY	2	1	_	CY ← 0			0
	NOT1	CY	2	1	-	$CY \leftarrow \overline{CY}$			×

2. When the program memory area is accessed.

Remarks 1. One instruction clock cycle is one cycle of the CPU clock (fcpu) selected by the system clock control register (CKC).

Table 30-5. Operation List (15/17)

Instruction	Mnemonic	Operands	Bytes	Clo	cks	Operation		Flaç	j
Group				Note 1	Note 2		Z	AC	CY
Call/ return	CALL	rp	2	3	-	$\begin{split} (SP-2) \leftarrow (PC+2)s, (SP-3) \leftarrow (PC+2)H, \\ (SP-4) \leftarrow (PC+2)L, PC \leftarrow CS, rp, \\ SP \leftarrow SP-4 \end{split}$			
		\$!addr20	3	3	-	$\begin{split} (SP-2) \leftarrow (PC+3)s, (SP-3) \leftarrow (PC+3)H, \\ (SP-4) \leftarrow (PC+3)L, PC \leftarrow PC+3+\\ jdisp16, \\ SP \leftarrow SP-4 \end{split}$			
		!addr16 3 3 - (SP - 2) \leftarrow (PC + 3)s, (SP - 3) \leftarrow (PC + 3)H, (SP - 4) \leftarrow (PC + 3)L, PC \leftarrow 0000, addr16, SP \leftarrow SP - 4 !!addr20 4 3 - (SP - 2) \leftarrow (PC + 4)s, (SP - 3) \leftarrow (PC + 4)H, (SP - 4) \leftarrow (PC + 4)L, PC \leftarrow addr20, SP \leftarrow SP - 4							
	CALLT	[addr5]							
	BRK	-	2	5	-	$\begin{split} &(SP-1) \leftarrow PSW, (SP-2) \leftarrow (PC+2)s, \\ &(SP-3) \leftarrow (PC+2)_{H}, (SP-4) \leftarrow (PC+2)_{L}, \\ &PCs \leftarrow 0000, \\ &PC_{H} \leftarrow (0007FH), PC_{L} \leftarrow (0007EH), \\ &SP \leftarrow SP-4, IE \leftarrow 0 \end{split}$			
	RET	-	1	6	-	$PCL \leftarrow (SP), PCH \leftarrow (SP + 1),$ $PCs \leftarrow (SP + 2), SP \leftarrow SP + 4$			
	RETI	-	2	6	_	$\begin{aligned} & PCL \leftarrow (SP), PCH \leftarrow (SP+1), \\ & PCs \leftarrow (SP+2), PSW \leftarrow (SP+3), \\ & SP \leftarrow SP+4 \end{aligned}$	R	R	R
	RETB	-	2	6	-	$\begin{aligned} & PCL \leftarrow (SP), PCH \leftarrow (SP+1), \\ & PCs \leftarrow (SP+2), PSW \leftarrow (SP+3), \\ & SP \leftarrow SP+4 \end{aligned}$	R	R	R

2. When the program memory area is accessed.

Remarks 1. One instruction clock cycle is one cycle of the CPU clock (fcpu) selected by the system clock control register (CKC).

Table 30-5. Operation List (16/17)

Instruction	Mnemonic	Operands	Bytes	Clo	cks	Operation		Flag	
Group				Note 1	Note 2		Z	AC	CY
Stack manipulate	PUSH	PSW	2	1	=	$(SP - 1) \leftarrow PSW, (SP - 2) \leftarrow 00H,$ $SP \leftarrow SP - 2$			
		rp	1	1	-	$(SP - 1) \leftarrow rp_H, (SP - 2) \leftarrow rp_L,$ $SP \leftarrow SP - 2$			
	POP	PSW	2	3	-	$PSW \leftarrow (SP + 1), SP \leftarrow SP + 2$	R	R	R
		rp	1	1	_	$rp \llcorner \leftarrow (SP), rp \shortmid \leftarrow (SP+1), SP \leftarrow SP+2$			
	MOVW	SP, #word	4	1	-	$SP \leftarrow word$			
		SP, AX	2	1	-	$SP \leftarrow AX$			
		AX, SP	2	1	-	$AX \leftarrow SP$			
		HL, SP	3	1	-	HL ← SP			
		BC, SP	3	1	-	BC ← SP			
		DE, SP	3	1	-	DE ← SP			
	ADDW	SP, #byte	2	1	-	SP ← SP + byte			
	SUBW	SP, #byte	2	1	-	SP ← SP – byte			
Unconditio	BR	AX	2	3	=	$PC \leftarrow CS, AX$			
nal branch		\$addr20	2	3	-	PC ← PC + 2 + jdisp8			
		\$!addr20	3	3	-	PC ← PC + 3 + jdisp16			
		!addr16	3	3	-	PC ← 0000, addr16			
		!!addr20	4	3	-	PC ← addr20			
Conditional	ВС	\$addr20	2	2/4 ^{Note 3}	-	$PC \leftarrow PC + 2 + jdisp8 \text{ if } CY = 1$			
branch	BNC	\$addr20	2	2/4 ^{Note 3}	-	$PC \leftarrow PC + 2 + jdisp8 \text{ if } CY = 0$			
	BZ	\$addr20	2	2/4 ^{Note 3}	-	$PC \leftarrow PC + 2 + jdisp8 \text{ if } Z = 1$			
	BNZ	\$addr20	2	2/4 ^{Note 3}	-	$PC \leftarrow PC + 2 + jdisp8 \text{ if } Z = 0$			
	ВН	\$addr20	3	2/4 ^{Note 3}	-	$PC \leftarrow PC + 3 + jdisp8 \text{ if } (Z \lor CY) = 0$			
	BNH	\$addr20	3	2/4 ^{Note 3}	-	$PC \leftarrow PC + 3 + jdisp8 \text{ if } (Z \lor CY) = 1$			
	ВТ	saddr.bit, \$addr20	4	3/5 ^{Note 3}		PC ← PC + 4 + jdisp8 if (saddr).bit = 1			
		sfr.bit, \$addr20	4	3/5 ^{Note 3}	-	$PC \leftarrow PC + 4 + jdisp8 \text{ if sfr.bit} = 1$			
		A.bit, \$addr20	3	3/5 ^{Note 3}	-	$PC \leftarrow PC + 3 + jdisp8 \text{ if A.bit} = 1$			
		PSW.bit, \$addr20	4	3/5 ^{Note 3}		PC ← PC + 4 + jdisp8 if PSW.bit = 1			
		[HL].bit, \$addr20	3	3/5 ^{Note 3}	6/7	$PC \leftarrow PC + 3 + jdisp8 \text{ if (HL).bit} = 1$			
		ES:[HL].bit, \$addr20	4	4/6 ^{Note 3}	7/8	$PC \leftarrow PC + 4 + jdisp8$ if (ES, HL).bit = 1			

- 2. When the program memory area is accessed.
- 3. This indicates the number of clocks "when condition is not met/when condition is met".

Remarks 1. One instruction clock cycle is one cycle of the CPU clock (fcpu) selected by the system clock control register (CKC).

Table 30-5. Operation List (17/17)

Instruction	Mnemonic	Operands	Bytes	Clo	cks	Operation		Flag
Group				Note 1	Note 2		Z	AC CY
Condition	BF	saddr.bit, \$addr20	4	3/5 ^{Note 3}	-	PC ← PC + 4 + jdisp8 if (saddr).bit = 0		
al branch		sfr.bit, \$addr20	4	3/5 ^{Note 3}	-	PC ← PC + 4 + jdisp8 if sfr.bit = 0		
		A.bit, \$addr20	3	3/5 ^{Note 3}	-	PC ← PC + 3 + jdisp8 if A.bit = 0		
		PSW.bit, \$addr20	4	3/5 ^{Note 3}	-	PC ← PC + 4 + jdisp8 if PSW.bit = 0		
		[HL].bit, \$addr20	3	3/5 ^{Note 3}	6/7	PC ← PC + 3 + jdisp8 if (HL).bit = 0		
		ES:[HL].bit, \$addr20	4	4/6 ^{Note 3}	7/8	$PC \leftarrow PC + 4 + jdisp8 if (ES, HL).bit = 0$		
	BTCLR	saddr.bit, \$addr20	4	3/5 ^{Note 3}	-	$PC \leftarrow PC + 4 + jdisp8$ if (saddr).bit = 1 then reset (saddr).bit		
		sfr.bit, \$addr20	4	3/5 ^{Note 3}	-	$PC \leftarrow PC + 4 + jdisp8$ if $sfr.bit = 1$ then reset $sfr.bit$		
		A.bit, \$addr20	3	3/5 ^{Note 3}	-	$PC \leftarrow PC + 3 + jdisp8$ if A.bit = 1 then reset A.bit		
PS		PSW.bit, \$addr20	4	3/5 ^{Note 3}	-	PC ← PC + 4 + jdisp8 if PSW.bit = 1 then reset PSW.bit	×	× ×
	[HL].bit, \$addr20 3 $3/5^{\text{Note 3}}$ - PC \leftarrow PC + 3 + jdisp8 if (HL).bit =		$PC \leftarrow PC + 3 + jdisp8 \text{ if } (HL).bit = 1$ then reset (HL).bit					
		ES:[HL].bit, \$addr20	4	4/6 ^{Note 3}	-	$PC \leftarrow PC + 4 + jdisp8 \text{ if (ES, HL).bit} = 1$ then reset (ES, HL).bit		
Conditional	SKC	_	2	1	-	Next instruction skip if CY = 1		
skip	SKNC	-	2	1	-	Next instruction skip if CY = 0		
	SKZ	-	2	1	-	Next instruction skip if $Z = 1$		
	SKNZ	-	2	1	-	Next instruction skip if $Z = 0$		
	SKH	_	2	1	-	Next instruction skip if $(Z \lor CY) = 0$		
	SKNH	_	2	1	-	Next instruction skip if $(Z \vee CY) = 1$		
CPU	SEL	RBn	2	1	-	$RBS[1:0] \leftarrow n$		
control	NOP	-	1	1	-	No Operation		
	EI	-	3	4	-	$IE \leftarrow 1(Enable\ Interrupt)$		
	DI	-	3	4	-	$IE \leftarrow 0$ (Disable Interrupt)		
	HALT	-	2	3	=	Set HALT Mode		
	STOP		2	3	=	Set STOP Mode		

- Notes 1. When the internal RAM area or SFR area is accessed, or for an instruction with no data access.
 - 2. When the program memory area is accessed.
 - 3. This indicates the number of clocks "when condition is not met/when condition is met".
- **Remarks 1.** One instruction clock cycle is one cycle of the CPU clock (fcpu) selected by the system clock control register (CKC).
 - 2. This number of clocks is for when the program is in the internal ROM (flash memory) area.
 - **3.** n indicates the number of register banks (n = 0 to 3)

CHAPTER 31 ELECTRICAL SPECIFICATIONS

- Cautions 1. The 78K0R/Lx3 microcontrollers have an on-chip debug function, which is provided for development and evaluation. Do not use the on-chip debug function in products designated for mass production, because the guaranteed number of rewritable times of the flash memory may be exceeded when this function is used, and product reliability therefore cannot be guaranteed. Renesas Electronics is not liable for problems occurring when the on-chip debug function is used.
 - 2. The pins mounted depend on the product. Refer to 1.3 Pin Configuration (Top View) and CHAPTER 2 PIN FUNCTIONS.

Absolute Maximum Ratings ($T_A = 25^{\circ}C$) (1/3)

Parameter	Symbols	Conditions		Ratings	Unit				
Supply voltage	V _{DD}			-0.5 to +6.5	V				
	EV _{DD}			-0.5 to +6.5	٧				
	Vss			-0.5 to +0.3	٧				
	EVss			-0.5 to +0.3	V				
	AVDD0,			-0.5 to V _{DD} +0.3 ^{Note 1}	V				
	AVDD								
	AV _{DD1} ,			-0.5 to V _{DD} +0.3 ^{Note 1}	V				
	EV _{DD1}								
	AVss				٧				
REGC pin input voltage	VIREGC	REGC	-0.3 to +3.6 and -0.3 to V _{DD} +0.3 ^{Note 2}	V					
Input voltage	VII	P00 to P02, P10 to P17, P30 to P P50 to P57, P70 to P77, P80 to P P100 to P102, P120 to P124, P14 RESET, FLMD0	-0.3 to EV _{DD} +0.3 and -0.3 to V _{DD} +0.3 ^{Note 1}	V					
	Vı2	P60, P61 (N-ch open-drain)		-0.3 to +6.5	V				
	V _I 3	P20 to P27, P150 to P152, P157	μ PD78F150xA	-0.3 to AV _{DD0} +0.3 and -0.3 to V _{DD} +0.3 ^{Note 1}	V				
			μ PD78F151xA	-0.3 to AV _{DD} +0.3 and -0.3 to V _{DD} +0.3 ^{Note 1}					
	V _{I4}	P110, P111	μ PD78F150xA	-0.3 to AV _{DD1} +0.3 and -0.3 to V _{DD} +0.3 ^{Note 1}	V				
			μ PD78F151xA	-0.3 to EV _{DD1} +0.3 and -0.3 to V _{DD} +0.3 $^{\text{Note 1}}$					

- Notes 1. Must be 6.5 V or lower.
 - 2. Connect the REGC pin to Vss via a capacitor (0.47 to 1 μ F). This value regulates the absolute maximum rating of the REGC pin. Do not use this pin with voltage applied to it.
- Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.
- **Remark** Unless specified otherwise, the characteristics of alternate-function pins are the same as those of port pins.







Absolute Maximum Ratings (T_A = 25°C) (2/3)

Parameter	Symbols		Cond	ditions	Ratings	Unit
Output voltage	Vo ₁	P50 to P57, P60,	, P61, P7	P30 to P34, P40, P41, 0 to P77, P80 to P87, 2, P120, P130, P140 to	–0.3 to EV _{DD} +0.3	V
	V _{O2}	P20 to P27, P150	0 to P152	2, P157	-0.3 to AVDD0 +0.3	٧
	Vоз	P110, P111			-0.3 to AV _{DD1} +0.3	٧
	Vo4	SEG0 to SEG53, to COM7		External resistance division method, capacitor split method	-0.3 to V _{DD} +0.3 ^{Note}	٧
				Internal voltage boosting method	-0.3 to V _{LC0} +0.3 ^{Note}	٧
Analog input voltage	Vai	ANI0 to ANI10, A		MP0+, AMP1+, AMP2+, ι PD78F150xA)	-0.3 to AV _{DD0} +0.3 and -0.3 to V _{DD} +0.3 $^{\text{Note}}$	٧
		ANI0 to ANI10, ANI15 (μ PD78F151xA)			-0.3 to AV _{DD} +0.3 and -0.3 to V _{DD} +0.3 ^{Note}	V
Analog output voltage	V _{AO1}	ANO0, ANO1			-0.3 to AV _{DD1} +0.3 ^{Note}	V
	V _{AO2}	AMP0O, AMP1O	, AMP2C	-0.3 to AV _{DD0} +0.3 ^{Note}	V	
Analog input reference	AVREF	μ PD78F151xA			-0.3 to AV _{DD} $+0.3$ ^{Note}	٧
voltage	AVREFP	μ PD78F150xA		-0.3 to AV _{DD0} $+0.3$ ^{Note}	٧	
	AVREFM	μ PD78F150xA			-0.3 to AV _{DD0} +0.3 Note and AV _{REFM} ≤ AV _{REFP}	٧
Output current, high	Іон1	Per pin	P40, P	P02, P10-P17, P30 to P34, 41, P70 to P77, P80 to 120, P130	-10	mA
				P57, P90 to P97, o P102, P140 to P147	-10	mA
		Total of all pins -50 mA	P40, P	P02, P10-P17, P30 to P34, 41, P70 to P77, P80 to 120, P130	-25	mA
				P57, P90 to P97, P100 to P140 to P147	-25	mA
	І он2	Per pin	P20 to	P27, P150 to P152,	-0.5	mA
		Total of all pins	P157, I	P110, P111	-2	mA
	Іонз	Per pin AMP0O, AMP1O, AMP2O			-1	mA
		Total of all pins			-3	mA

Note Must be 6.5 V or lower.

- Cautions 1. Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.
 - 2. The value of the current that can be run per pin must satisfy the value of the current per pin and the total value of the currents of all pins.

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of port pins.

RENESAS





Absolute Maximum Ratings ($T_A = 25^{\circ}C$) (3/3)

Parameter	Symbols		Conditions	Ratings	Unit
Output current, low	lol1	Per pin	P00 to P02, P10-P17, P30 to P34, P40, P41, P70 to P77, P80 to P87, P120, P130	30	mA
			P60, P61	30	mA
			P50 to P57, P90 to P97, P100 to P102, P140 to P147	10	mA
		Total of all pins 165 mA	P00 to P02, P10-P17, P30 to P34, P40, P41, P70 to P77, P80 to P87, P120, P130	80	mA
			P60, P61	60	mA
			P50 to P57, P90 to P97, P100 to P102, P140 to P147	25	mA
	lo _{L2}	Per pin	P20 to P27, P150 to P152,	1	mA
		Total of all pins	P157, P110, P111	5	mA
	І оьз	Per pin	AMP0O, AMP1O, AMP2O	1	mA
		Total of all pins		3	mA
Operating ambient	Operating ambient T _A In normal oper		on mode	-40 to +85	°C
temperature		In flash memory	programming mode		
Storage temperature	Tstg			-65 to +150	°C

- Cautions 1. Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.
 - 2. The value of the current that can be run per pin must satisfy the value of the current per pin and the total value of the currents of all pins.

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of port pins.

X1 Oscillator Characteristics

Resonator	Recommended Circuit	Parameter	Conditions	MIN.	TYP.	MAX.	Unit
Ceramic resonator,	Vss X1 X2	X1 clock oscillation	$2.7~V \leq V_{DD} \leq 5.5~V$	2.0		20.0	MHz
crystal resonator	C1= C2=	frequency (fx) ^{Note}	$1.8~V \le V_{DD} < 2.7~V$	2.0		5.0	

Note Indicates only oscillator characteristics. Refer to AC Characteristics for instruction execution time.

Cautions 1. When using the X1 oscillator, wire as follows in the area enclosed by the broken lines in the above figures to avoid an adverse effect from wiring capacitance.

- . Keep the wiring length as short as possible.
- Do not cross the wiring with the other signal lines.
- . Do not route the wiring near a signal line through which a high fluctuating current flows.
- Always make the ground point of the oscillator capacitor the same potential as Vss.
- . Do not ground the capacitor to a ground pattern through which a high current flows.
- . Do not fetch signals from the oscillator.
- 2. Since the CPU is started by the internal high-speed oscillation clock after a reset release, check the X1 clock oscillation stabilization time using the oscillation stabilization time counter status register (OSTC) by the user. Determine the oscillation stabilization time of the OSTC register and oscillation stabilization time select register (OSTS) after sufficiently evaluating the oscillation stabilization time with the resonator to be used.

Remark For the resonator selection and oscillator constant, customers are requested to either evaluate the oscillation themselves or apply to the resonator manufacturer for evaluation.

Internal Oscillator Characteristics

(Ta = -40 to +85°C, 1.8 V \leq VDD = EVDD \leq 5.5 V, Vss = EVss = AVss = 0 V)

Oscillators	Parameters	Con	ditions	MIN.	TYP.	MAX.	Unit
Internal high-	fін1M	Low-power consumption mode			1	1.13	MHz
speed oscillation clock frequency Note	fінвм	$2.7~V \leq V_{\text{DD}} \leq 5.5~V$		7.856	8	8.144	MHz
		1.8 V \leq V _{DD} $<$ 2.7 V, TA = -20 to $+70^{\circ}$ C			8	8.152	MHz
		$1.8~V \leq V_{\text{DD}} < 2.7~V$			8	8.16	MHz
	f ін20M	$2.7~V \leq V_{DD} \leq 5.5~V$			20	20.48	MHz
Internal low-speed	fiL	Normal power mode	$2.7~V \leq V_{DD} \leq 5.5~V$	27	30	33	kHz
oscillation clock			$1.8~V \leq V_{DD} < 2.7~V$	25.5	30	34.5	kHz
frequency		Low-power consumption mode			30	34.5	kHz

Note Indicates only oscillator characteristics. Refer to AC Characteristics for instruction execution time.

XT1 Oscillator Characteristics

(Ta = -40 to +85°C, 1.8 V \leq VDD = EVDD \leq 5.5 V, Vss = EVss = AVss = 0 V)

Resonator	Recommended Circuit	Items	Conditions	MIN.	TYP.	MAX.	Unit
Crystal resonator	Vss XT2 XT1 Rd C4 C3 T	XT1 clock oscillation frequency (fxr) ^{Note}		32	32.768	35	kHz

Note Indicates only oscillator characteristics. Refer to AC Characteristics for instruction execution time.

Cautions 1. When using the XT1 oscillator, wire as follows in the area enclosed by the broken lines in the above figures to avoid an adverse effect from wiring capacitance.

- Keep the wiring length as short as possible.
- Do not cross the wiring with the other signal lines.
- Do not route the wiring near a signal line through which a high fluctuating current flows.
- Always make the ground point of the oscillator capacitor the same potential as Vss.
- Do not ground the capacitor to a ground pattern through which a high current flows.
- . Do not fetch signals from the oscillator.
- The XT1 oscillator is designed as a low-amplitude circuit for reducing power consumption, and is more prone to malfunction due to noise than the X1 oscillator. Particular care is therefore required with the wiring method when the XT1 clock is used.

Remark For the resonator selection and oscillator constant, customers are requested to either evaluate the oscillation themselves or apply to the resonator manufacturer for evaluation.

Recommended oscillator circuit constants

(1) X1 oscillation: Ceramic resonator (AMPH = 0, RMC = 00H, TA = -40 to +85°C)

Manufacturer	Part Number	SMD/ Lead	Frequency (MHz)	Recommended Circuit Constants			Oscillation Voltage Range		
				C1 (pF)	C2 (pF)	Rd (kΩ)	MIN. (V)	MAX. (V)	
Murata	CSTCC2M00G56-R0	SMD	2.0	Internal (47)	Internal (47)	0	1.8	5.5	
Manufacturing Co., Ltd	CSTCR4M00G55-R0	SMD	4.0	Internal (39)	Internal (39)	0			
CO., LIU	CSTLS4M00G56-B0	Lead		Internal (47)	Internal (47)	0			
	CSTCR4M19G55-R0	SMD	4.194	Internal (39)	Internal (39)	0			
	CSTLS4M19G56-B0	Lead		Internal (47)	Internal (47)	0			
	CSTCR4M91G55-R0	SMD	4.915	Internal (39)	Internal (39)	0			
	CSTLS4M91G53-B0	Lead		Internal (15)	Internal (15)	0			
	CSTCR5M00G55-R0	SMD	5.0	Internal (39)	Internal (39)	0			
	CSTLS5M00G53-B0	Lead		Internal (15)	Internal (15)	0			
	CSTCR6M00G53-R0	SMD	6.0	Internal (15)	Internal (15)	0			
	CSTLS6M00G53-B0	Lead		Internal (15)	Internal (15)	0			
	CSTCE8M00G55-R0	SMD	8.0	Internal (33)	Internal (33)	0			
	CSTLS8M00G53-B0	Lead		Internal (15)	Internal (15)	0			
	CSTCE8M38G55-R0	SMD	8.388	Internal (33)	Internal (33)	0			
	CSTLS8M38G53-B0	Lead		Internal (15)	Internal (15)	0			
	CSTCE10M0G52-R0	SMD	10.0	Internal (10)	Internal (10)	0			
	CSTLS10M0G53-B0	Lead		Internal (15)	Internal (15)	0			

Caution The oscillator constants shown above are reference values based on evaluation in a specific environment by the resonator manufacturer. If it is necessary to optimize the oscillator characteristics in the actual application, apply to the resonator manufacturer for evaluation on the implementation circuit. The oscillation voltage and oscillation frequency only indicate the oscillator characteristic. Use the 78K0R/Lx3 so that the internal operation conditions are within the specifications of the DC and AC characteristics.

(2) X1 oscillation: Ceramic resonator (AMPH = 1, RMC = 00H, TA = -40 to +85°C)

Manufacturer	Part Number	SMD/ Lead	Frequency (MHz)	Recomm	Oscillation Voltage Range			
				C1 (pF)	C2 (pF)	Rd (kΩ)	MIN. (V)	MAX. (V)
Murata	CSTCE12M0G55-R0	SMD	12.0	Internal (33)	Internal (33)	0	1.8	5.5
Manufacturing Co., Ltd	CSTCE16M0V53-R0	SMD	16.0	Internal (15)	Internal (15)	0		
	CSTLS16M0X51-B0	Lead		Internal (5)	Internal (5)	0		
	CSTCE20M0V53-R0	SMD	20.0	Internal (15)	Internal (15)	0		
	CSTLS20M0X51-B0	Lead		Internal (5)	Internal (5)	0		

(3) X1 oscillation: Ceramic resonator (AMPH = 0, RMC = 5AH, T_A = -40 to +85°C)

Manufacturer	Part Number	SMD/ Lead	Frequency (MHz)	Recommended Circuit Constants			Oscillation Voltage Range	
				C1 (pF)	C2 (pF)	Rd (kΩ)	MIN. (V)	MAX. (V)
Murata	CSTCC2M00G56-R0	SMD	2.0	Internal (47)	Internal (47)	0	1.8	5.5
Manufacturing	CSTCR4M00G55-R0	SMD	4.0	Internal (39)	Internal (39)	0		
Co., Ltd	CSTLS4M00G53-B0	Lead		Internal (15)	Internal (15)	0		
	CSTCR4M19G55-R0	SMD	4.194	Internal (39)	Internal (39)	0		
	CSTLS4M19G53-B0	Lead		Internal (15)	Internal (15)	0		
	CSTCR4M91G53-R0	SMD	4.195	Internal (15)	Internal (15)	0		
	CSTLS4M91G53-B0	Lead		Internal (15)	Internal (15)	0		
	CSTCR5M00G53-R0	SMD	5.0	Internal (15)	Internal (15)	0		
	CSTLS5M00G53-B0	Lead		Internal (15)	Internal (15)	0		
TOKO, Inc.	DCRHTC(P)2.00LL	Lead	2.0	Internal (30)	Internal (30)	-	1.8	5.5
	DCRHTC(P)4.00LL		4.0	Internal (30)	Internal (30)			
	DECRHTC4.00	SMD	4.0	Internal (15)	Internal (15)	-		
	DCRHTC(P)5.00LL	Lead	5.0	Internal (30)	Internal (30)			

Caution The oscillator constants shown above are reference values based on evaluation in a specific environment by the resonator manufacturer. If it is necessary to optimize the oscillator characteristics in the actual application, apply to the resonator manufacturer for evaluation on the implementation circuit. The oscillation voltage and oscillation frequency only indicate the oscillator characteristic. Use the 78K0R/Lx3 so that the internal operation conditions are within the specifications of the DC and AC characteristics.

(4) XT1 oscillation: Crystal resonator ($T_A = -40 \text{ to } +85^{\circ}\text{C}$)

Manufacturer	Manufacturer Part SMD/ Frequenc Number Lead (MHz)		Frequency (MHz)	Load Capacitance	XT1 oscilator oscillation mode Note 1	Recommended Circuit Constants			Oscillation Voltage Range	
				CL (pF)					MIN.	MAX.
						С3	C4	Rd	(V)	(V)
						(pF)	(pF)	$(k\Omega)$		
Seiko	SSP-T7-F	SMD	32.768	7.0	Normal oscillation	10	10	0	1.8	5.5
Instruments Inc. Note 2	SSP-T7-FL			6.0	Low power consumption oscillation	9	8	0		
				3.7	Ultra-low power consumption oscillation	4	3	0		
	VT-200-F	Lead		12.5	Normal oscillation	20	20	0		
	VT-200-FL			6.0	Low power consumption oscillation	9	8	0		
				3.7	Ultra-low power consumption oscillation	4	3	0		

Notes 1. Set the XT1 oscillation mode by using bits AMPHS1 and AMPHS0 of the clock operation mode control register (CMC).

2. Contact Seiko Instruments Inc. (http://www.sii-crystal.com) when using this resonator.

<R>

DC Characteristics (1/11)

(Ta = -40 to +85°C, 1.8 V \leq Vdd = EVdd \leq 5.5 V, 1.8 V \leq AVdd \leq Vdd, 1.8 V \leq AVdd \leq Vdd, 1.8 V \leq AVdd \leq Vdd, 1.8 V \leq EVdd = Vdd, Vss = EVss = AVss = 0 V)

Items	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Output current,	Іон1	Per pin for P00 to P02, P10 to P17,	$4.0~V \leq V_{DD} \leq 5.5~V$			-3.0	mA
high ^{Note 1}		P30 to P34, P40, P41, P70 to P77,	$2.7~\textrm{V} \leq \textrm{V}_\textrm{DD} < 4.0~\textrm{V}$			-1.0	mA
		P80 to P87, P120, P130	$1.8~\textrm{V} \leq \textrm{V}_\textrm{DD} < 2.7~\textrm{V}$			-1.0	mA
		Per pin for P50 to P57, P90 to P97,	$4.0~V \leq V_{DD} \leq 5.5~V$			-1.6	mA
		P100 to P102, P140 to P147	$2.7~V \leq V_{DD} < 4.0~V$			-0.45	mA
			$1.8~V \leq V_{DD} < 2.7~V$			-0.45	mA
		Total of P00 to P02, P10 to P17, P30	$4.0~V \leq V_{DD} \leq 5.5~V$			-20.0	mA
		P87, P120, P130	$2.7~\textrm{V} \leq \textrm{V}_\textrm{DD} < 4.0~\textrm{V}$			-10.0	mA
			$1.8~V \leq V_{DD} < 2.7~V$			-5.0	mA
		P100 to P102, P140 to P147	$4.0~V \leq V_{DD} \leq 5.5~V$			-12.8	mA
			$2.7~\textrm{V} \leq \textrm{V}_\textrm{DD} < 4.0~\textrm{V}$			-3.6	mA
		(When duty = 70% Note 2)	$1.8~V \leq V_{DD} < 2.7~V$			-3.6	mA
		Total of all pins	$4.0~V \leq V_{DD} \leq 5.5~V$			-32.8	mA
		(When duty = 60% Note 2)	$2.7~\textrm{V} \leq \textrm{V}_\textrm{DD} < 4.0~\textrm{V}$			-13.6	mA
			$1.8~\textrm{V} \leq \textrm{V}_\textrm{DD} < 2.7~\textrm{V}$			-8.6	mA
	І он2	Per pin for P20 to P27, P150 to P152,	P157			-0.1	mA
		Per pin for P110, P111			-0.1	mA	

- **Notes 1**. Value of current at which the device operation is guaranteed even if the current flows from V_{DD} pin to an output pin.
 - 2. Specification under conditions where the duty factor is 60% or 70%.

The output current value that has changed the duty ratio can be calculated with the following expression (when changing the duty factor from 70% to n%).

- •Total output current of pins = $(IOH \times 0.7)/(n \times 0.01)$
- <Example> Where n = 50% and IoH = -20.0 mA

Total output current of pins = $(-20.0 \times 0.7)/(50 \times 0.01) = -28.0$ mA

However, the current that is allowed to flow into one pin does not vary depending on the duty factor. A current higher than the absolute maximum rating must not flow into one pin.

Caution P10 to P15, P75, P77, P80 and P82 do not output high level in N-ch open-drain mode.



DC Characteristics (2/11)

(TA = -40 to +85°C, 1.8 V \leq VDD = EVDD \leq 5.5 V, 1.8 V \leq AVDD0 \leq VDD, 1.8 V \leq AVDD1 \leq VDD, 1.8 V \leq AVDD1 \leq VDD, VSS = EVSS = AVSS = 0 V)

Items	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Output current,	lo _{L1}	Per pin for P00 to P02, P12, P13,	$4.0~V \leq V_{DD} \leq 5.5~V$			8.5	mA
Iow ^{Note 1}		P16, P17, P30 to P34, P40, P41,	$2.7~\textrm{V} \leq \textrm{V}_\textrm{DD} < 4.0~\textrm{V}$			1.0	mA
		P70 to P77, P80 to P87, P120, P130	1.8 V ≤ V _{DD} < 2.7 V			0.5	mA
		Per pin for P10, P11, P14, P15	$4.0~V \leq V_{DD} \leq 5.5~V$			8.5	mA
			$2.7~V \leq V_{DD} < 4.0~V$			1.5	mA
			$1.8~\textrm{V} \leq \textrm{V}_\textrm{DD} < 2.7~\textrm{V}$			0.6	mA
		Per pin for P60, P61	$4.0~V \leq V_{DD} \leq 5.5~V$			15.0	mA
			$2.7~\textrm{V} \leq \textrm{V}_\textrm{DD} < 4.0~\textrm{V}$			3.0	mA
			$1.8 \text{ V} \le \text{V}_{DD} < 2.7 \text{ V}$			2.0	mA
		Per pin for P50 to P57, P90 to P97,	$4.0~V \leq V_{DD} \leq 5.5~V$			1.8	mA
		P100 to P102, P140 to P147	$2.7~\textrm{V} \leq \textrm{V}_\textrm{DD} < 4.0~\textrm{V}$			0.8	mA
			$1.8 \text{ V} \le \text{V}_{DD} < 2.7 \text{ V}$			0.35	mA
		P30 to P34, P40, P41, P70 to P77, P80 to P87, P120, P130	$4.0~V \leq V_{\text{DD}} \leq 5.5~V$			20.0	mA
			$2.7 \text{ V} \leq \text{V}_{DD} < 4.0 \text{ V}$			15.0	mA
			$1.8~V \leq V_{DD} < 2.7~V$			9.0	mA
		Total of P60, P61	$4.0~V \leq V_{DD} \leq 5.5~V$			30.0	mA
		(When duty = 70% Note 2)	$2.7~V \leq V_{DD} < 4.0~V$			6.0	mA
			$1.8~V \leq V_{DD} < 2.7~V$			4.0	mA
		Total of P50 to P57, P90 to P97,	$4.0~V \leq V_{DD} \leq 5.5~V$			14.4	mA
		P100 to P102, P140 to P147 (When duty = 70% Note 2)	$2.7~V \leq V_{DD} < 4.0~V$			6.4	mA
		(when duty = 70%)	$1.8 \text{ V} \le \text{V}_{DD} < 2.7 \text{ V}$			2.8	mA
		Total of all pins	$4.0~V \leq V_{DD} \leq 5.5~V$			64.4	mA
		(When duty = 70% Note 2)	$2.7~V \leq V_{DD} < 4.0~V$			27.4	mA
			$1.8~V \leq V_{DD} < 2.7~V$			15.8	mA
-	lol2	Per pin for P20 to P27, P150 to P152,	, P157			0.4	mA
		Per pin for P110, P111			0.4	mA	

- **Notes 1**. Value of current at which the device operation is guaranteed even if the current flows from an output pin to Vss and AVss pin.
 - 2. Specification under conditions where the duty factor is 60% or 70%.

The output current value that has changed the duty ratio can be calculated with the following expression (when changing the duty factor from 70% to n%).

- •Total output current of pins = $(lol \times 0.7)/(n \times 0.01)$
- <Example> Where n = 50% and lol = 20.0 mA

Total output current of pins = $(20.0 \times 0.7)/(50 \times 0.01) = 28.0 \text{ mA}$

However, the current that is allowed to flow into one pin does not vary depending on the duty factor. A current higher than the absolute maximum rating must not flow into one pin.

<R>

<R>

<R>

DC Characteristics (3/11)

(TA = -40 to +85°C, 1.8 V \leq VDD = EVDD \leq 5.5 V, 1.8 V \leq AVDD0 \leq VDD, 1.8 V \leq AVDD1 \leq VDD, 1.8 $V \le AVDD \le VDD$, 1.8 $V \le EVDD1 = VDD$, VSS = EVSS = AVSS = 0 V)

Items	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Input voltage, high	V _{IH1}	P00 to P02, P12, P13, P17, P41, P51, P83, P90 to P97, P100 to P102, P123,	· ·	0.7V _{DD}		V _{DD}	V
	V _{IH2}	P10, P11, P14 to P16, P30 to P34, P40, P50, P52, P53, P70 to P77, P80, P81, P84 to P87, P120 to P122, RESET	Normal input buffer	0.8V _{DD}		V _{DD}	V
	V _{IH3} P10, P11, P14, P15, P75, P76 T			2.2		V _{DD}	V
			TTL input buffer $2.7 \text{ V} \le \text{V}_{DD} < 4.0 \text{ V}$	2.0		V _{DD}	V
			TTL input buffer $1.8 \ V \leq V_{DD} < 2.7 \ V$	1.6		V _{DD}	٧
	V _{IH4}	P20 to P27, P150 to P152, P157	μ PD78F150xA	0.7AVDD0		AV _{DD0}	٧
			μ PD78F151xA	0.7AV _{DD}		AV _{DD}	٧
	V _{IH5}	P110, P111	μ PD78F150xA	0.7AV _{DD1}		AV _{DD1}	٧
			μ PD78F151xA	0.7EV _{DD1}		EV _{DD1}	٧
	V _{IH6}	P60, P61	0.7V _{DD}		6.0	٧	
	V _{IH7}	FLMD0		0.9V _{DD} Note		V_{DD}	٧

Note Must be 0.9V_{DD} or higher when used in the flash memory programming mode.

Caution The maximum value of VIH of pins P10 to P15, P75, P77, P80 and P82 is VDD, even in the N-ch opendrain mode.

DC Characteristics (4/11)

(Ta = -40 to +85°C, 1.8 V \leq Vdd = EVdd \leq 5.5 V, 1.8 V \leq AVdd0 \leq Vdd, 1.8 V \leq AVdd1 \leq Vdd, 1.8 V \leq AVdd1 \leq Vdd, Vdd1 \leq Vdd, Vdd1 \leq Vdd, Vdd1 \leq Vdd2 \leq

Items	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Input voltage,	VIL1	P00 to P02, P12, P13, P17, P41, P51, P83, P90 to P97, P100 to P102, P123,	· ·	0		0.3V _{DD}	V
	V _{IL2}	P10, P11, P14 to P16, P30 to P34, P40, P50, P52, P53, P70 to P77, P80, P81, P84 to P87, P120 to P122, RESET	Normal input buffer	0		0.2V _{DD}	V
	V _{IL3}	P10, P11, P14, P15, P75, P76	, P11, P14, P15, P75, P76 TTL input buffer $4.0 \text{ V} \le \text{V}_{\text{DD}} \le 5.5 \text{ V}$				V
	TTL input buffer 2.7 V \leq VDD $<$ 4.0 V		0		0.5	V	
			TTL input buffer $1.8 \ V \le V_{DD} < 2.7 \ V$	0		0.2	V
	V _{IL4}	P20 to P27, P150 to P152, P157	μ PD78F150xA	0		0.3AV _{DD0}	V
			μ PD78F151xA	0		0.3AV _{DD}	٧
	V _{IL5}	P110, P111	μ PD78F150xA			0.3AV _{DD1}	V
		μ PD78F151xA		0		0.3EV _{DD1}	٧
	VIL6	P60, P61		0		0.3V _{DD}	٧
	VIL7	FLMD0		0		0.1V _{DD} Note	٧

Note When disabling writing of the flash memory, connect the FLMD0 pin directly to Vss, and maintain a voltage less than 0.1Vpb.

<R>


<R>

DC Characteristics (5/11)

(TA = -40 to +85°C, 1.8 V \leq VDD = EVDD \leq 5.5 V, 1.8 V \leq AVDD0 \leq VDD, 1.8 V \leq AVDD1 \leq VDD, 1.8 V \leq AVDD1 \leq VDD, VSS = EVSS = AVSS = 0 V)

Items	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Output voltage, high	V _{OH1}	P00 to P02, P10 to P17, P30 to P34, P40, P41, P70 to P77, P80 to P87,	$4.0 \text{ V} \le \text{V}_{\text{DD}} \le 5.5 \text{ V},$ $\text{I}_{\text{OH1}} = -3.0 \text{ mA}$	V _{DD} - 0.7			V
		P120, P130	$1.8 \text{ V} \le \text{V}_{\text{DD}} \le 5.5 \text{ V},$ $I_{\text{OH1}} = -1.0 \text{ mA}$	V _{DD} - 0.5			V
		P50 to P57, P90 to P97, P100 to P102, P140 to P147	$4.0 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V},$ $I_{OH1} = -1.6 \text{ mA}$	V _{DD} - 0.7			٧
			1.8 V \leq V _{DD} \leq 5.5 V, Іон1 = -0.45 mA	V _{DD} - 0.5			٧
	V _{OH2}	P20 to P27, P150 to P152, P157 (μ PD78F150xA)	Iон2 = -0.1 mA	AV _{DD0} - 0.5			٧
		P20 to P27, P150 to P152, P157 (μ PD78F151xA)	Iон2 = -0.1 mA	AV _{DD} - 0.5			>
		P110, P111 (μ PD78F150xA)	Iон2 = -0.1 mA	AV _{DD1} - 0.5			V
		P110, P111 (μ PD78F151xA)	Iон2 = -0.1 mA	EV _{DD1} - 0.5			V

Caution P10 to P15, P75, P77, P80 and P82 do not output high level in N-ch open-drain mode.





DC Characteristics (6/11)

(TA = -40 to +85°C, 1.8 V \leq VDD = EVDD \leq 5.5 V, 1.8 V \leq AVDD0 \leq VDD, 1.8 V \leq AVDD1 \leq VDD, 1.8 V \leq AVDD1 \leq VDD, VSS = EVSS = AVSS = 0 V)

Items	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Output voltage, low	V _{OL1}	P00 to P02, P12, P13, P16, P17, P30 to P34, P40, P41, P70 to P77,	$4.0~V \leq V_{DD} \leq 5.5~V,$ $I_{OL1} = 8.5~mA$			0.7	٧
		P80 to P87, P120, P130	$2.7~V \leq V_{DD} \leq 5.5~V,$ $I_{OL1} = 1.0~mA$			0.5	V
			$1.8~V \leq V_{DD} \leq 5.5~V,$ $I_{OL1} = 0.5~mA$			0.4	٧
		P10, P11, P14, P15	$4.0~V \leq V_{DD} \leq 5.5~V,$ $I_{OL1} = 8.5~mA$			0.7	٧
			$2.7~V \leq V_{DD} \leq 5.5~V,$ $I_{OL1} = 1.5~mA$			0.5	V
			$1.8~V \leq V_{DD} \leq 5.5~V,$ $I_{OL1} = 0.6~mA$			0.4	V
		P50 to P57, P90 to P97, P100 to P102, P140 to P147	$4.0~V \leq V_{DD} \leq 5.5~V,$ $I_{OL1} = 1.8~mA$			0.7	٧
			$2.7~V \leq V_{DD} \leq 5.5~V,$ $I_{OL1} = 0.8~mA$			0.5	>
			$1.8 \text{ V} \le \text{V}_{\text{DD}} \le 5.5 \text{ V},$ $\text{I}_{\text{OL1}} = 0.35 \text{ mA}$			0.4	٧
	V _{OL2}	P20 to P27, P150 to P152, P157 (μ PD78F150xA)	$AV_{DD0} \leq 5.5 \text{ V},$ $I_{OL2} = 0.4 \text{ mA}$			0.4	٧
		P20 to P27, P150 to P152, P157 (μ PD78F151xA)	$AV_{DD} \le 5.5 \text{ V},$ $I_{OL2} = 0.4 \text{ mA}$			0.4	>
		P110, P111 (μ PD78F150xA)	$AV_{DD1} \leq 5.5 \text{ V},$ $I_{OL2} = 0.4 \text{ mA}$			0.4	٧
		P110, P111 (μ PD78F151xA)	$EV_{DD1} \leq 5.5 \text{ V},$ $I_{OL2} = 0.4 \text{ mA}$			0.4	>
	Vоьз	P60, P61	$4.0 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V},$ $I_{OL1} = 15.0 \text{ mA}$			2.0	>
			$4.0~V \leq V_{DD} \leq 5.5~V,$ $I_{OL1} = 5.0~mA$			0.4	٧
			$2.7~V \leq V_{DD} \leq 5.5~V,$ $I_{OL1} = 3.0~mA$			0.4	٧
			$1.8~V \leq V_{DD} \leq 5.5~V,$ $I_{OL1} = 2.0~mA$			0.4	٧

Caution P10 to P15, P75, P77, P80 and P82 do not output high level in N-ch open-drain mode.

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of port pins.

<R>



<R>


<R>

DC Characteristics (7/11)

(Ta = -40 to +85°C, 1.8 V \leq Vdd = EVdd \leq 5.5 V, 1.8 V \leq AVdd0 \leq Vdd, 1.8 V \leq AVdd1 \leq Vdd, 1.8 V \leq AVdd1 \leq Vdd, Vdd1 \leq Vdd, Vdd1 \leq Vdd, Vdd1 \leq Vdd2 \leq

Items	Symbol	Conditions	6		MIN.	TYP.	MAX.	Unit
Input leakage current, high	Ілін	P00 to P02, P10 to P17, P30 to P34, P40, P41, P50 to P57, P60, P61, P70 to P77, P80 to P87, P90 to P97, P100 to P102, P120, P140 to P147, FLMD0, RESET	$V_{I} = V_{DD}$ $V_{I} = AV_{DD0}$				1	μΑ
	ILIH2	P20 to P27, P150 to P152, P157 (μ PD78F150xA)	Vı = AVdı	00			1	μΑ
		P20 to P27, P150 to P152, P157 (μ PD78F151xA)	Vı = AVdı)			1	μΑ
	P110, P111 $V_{I} = AV_{DD1}$ $(\mu PD78F150xA)$ $V_{I} = EV_{DD1}$ $(\mu PD78F151xA)$		Vı = AVdı	D1			1	μΑ
			01			1	μΑ	
	Ішнз		$V_{I} = V_{DD}$	In input port			1	μΑ
		(X1, X2, XT1, XT2)		In resonator connection			10	μΑ
Input leakage current, low	1.11.1	P00 to P02, P10 to P17, P30 to P34, P40, P41, P50 to P57, P60, P61, P70 to P77, P80 to P87, P90 to P97, P100 to P102, P120, P140 to P147, FLMD0, RESET	Vi = Vss				-1	μΑ
	ILIL2	P20 to P27, P150 to P152, P157	Vı = Vss				-1	μΑ
		P110, P111	Vı = Vss				-1	μΑ
	Ішз	P121 to P124	Vı = Vss	In input port			-1	μΑ
		(X1, X2, XT1, XT2)		In resonator connection			-10	μΑ
On-chip pll-up resistance	R∪	P00 to P02, P10 to P17, P30 to P34, P40, P41, P50 to P57, P70 to P77, P80 to P87, P90 to P97, P100 to P102, P120, P140 to P147	V _I = Vss,	In input port	10	20	100	kΩ
FLMD0 pin external pull- down resistance Note	RFLMD0	When enabling the self-programm software	ing mode s	setting with	100			kΩ

Note It is recommended to leave the FLMD0 pin open. If the pin is required to be pulled down externally, set R_{FLMD0} to $100 \text{ k}\Omega$ or more.





DC Characteristics (8/11)


(TA = -40 to +85°C, 1.8 V \leq VDD = EVDD \leq 5.5 V, 1.8 V \leq AVDD0 \leq VDD, 1.8 V \leq AVDD1 \leq VDD, 1.8 V \leq AVDD1 \leq VDD, VSS = EVSS = AVSS = 0 V)

Parameter	Symbol		Co	nditions		MIN.	TYP.	MAX.	Unit
Supply	I _{DD1}	Operating	fmx = 20 MHz, VDD	= 5.0 V Note 2	Square wave input		5.5	7.7	mA
current	Note 1	mode			Resonator connection		5.8	8.0	mA
			fmx = 20 MHz, VDD	= 3.0 V Note 2	Square wave input		5.5	7.7	mA
					Resonator connection		5.8	8.0	mA
			fmx = 10 MHz, VDD	= 5.0 V Notes 2, 3	Square wave input		3.2	4.6	mA
					Resonator connection		3.3	4.7	mA
			fmx = 10 MHz, V _{DD}	= 3.0 V Notes 2, 3	Square wave input		3.2	4.6	mA
					Resonator connection		3.3	4.7	mA
			fmx = 5 MHz, V _{DD} = 3	3.0 V Notes 2, 3	Square wave input		1.8	2.7	mA
					Resonator connection		1.9	2.8	mA
	$f_{MX} = 5 \text{ MHz}, \text{ V}_{DD} =$ $f_{IH} = 20 \text{ MHz}^{\text{Note 4}}$	fmx = 5 MHz, V _{DD} =	2.0 V Notes 2,3	Square wave input		1.3	2.2	mA	
				Resonator connection		1.3	2.2	mA	
		$V_{DD} = 5.0 \text{ V}$			5.7	8.0	mA		
					V _{DD} = 3.0 V		5.7	8.0	mA
			fin = 8 MHz Note 4		V _{DD} = 5.0 V		2.6	3.7	mA
							2.6	3.7	mA
			f _{IH} = 1 MHz, RMC = 5AH, OSMC	= 02H Note 4	V _{DD} = 3.0 V		190	354	μΑ
			fsuB = 32.768 kHz,	TA = -40 to	V _{DD} = 5.0 V		3.9	8.4	μΑ
			FSEL = 0,	+50°C	V _{DD} = 3.0 V		3.9	8.4	μA
			SDIV = 1, AMPHS1 = $1^{\text{Note 5}}$		V _{DD} = 2.0 V		3.9	8.4	μA
				TA = -40 to	V _{DD} = 5.0 V		3.9	11.3	μΑ
		+70°C	V _{DD} = 3.0 V		3.9	11.3	μΑ		
			V _{DD} = 2.0 V		3.9	11.3	μA		
			TA = -40 to	V _{DD} = 5.0 V		3.9	14.6	μΑ	
			+85°C	V _{DD} = 3.0 V		3.9	14.6	μA	
					V _{DD} = 2.0 V		3.9	14.6	μ A

- Notes 1. Total current flowing into VDD, EVDD, AVDDO, AVDDO, AVDDO, EVDDO, and VLCO to VLC3, including the input leakage current flowing when the level of the input pin is fixed to VDD or Vss, and excluding the current flowing into the real-time counter, watchdog timer, LVI circuit, A/D converter, D/A converter Note 6, operational amplifier Note 6, voltage reference LCD controller/driver, I/O port, and on-chip pull-up/pull-down resistors. The maximum values include the peripheral operation current.
 - 2. When internal high-speed oscillator and subsystem clock are stopped.
 - 3. When AMPH (bit 0 of clock operation mode control register (CMC)) = 0 and FLPC, FSEL (bits 1, 0 of operation speed mode control register (OSMC)) = 0, 0.
 - **4.** When high-speed system clock and subsystem clock are stopped.
 - **5.** When internal high-speed oscillation, and high-speed system clock are stopped. When watchdog timer is stopped.
 - **6.** Dedicated to μ PD78F150xA
- Remarks 1. fmx: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
 - 2. fin: Internal high-speed oscillation clock frequency
 - 3. fsub: Subsystem clock frequency (XT1 clock oscillation frequency)

<R>

<R>





DC Characteristics (9/11)


 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, \ 1.8 \ \text{V} \leq \text{Vdd} = \text{EVdd} \leq 5.5 \ \text{V}, \ 1.8 \ \text{V} \leq \text{AVdd} \leq \text{Vdd}, \quad 1.8 \ \text{V} \leq \text{AVdd} \leq \text{Vdd}, \\ 1.8 \ \text{V} \leq \text{AVdd} \leq \text{Vdd}, \quad 1.8 \ \text{V} \leq \text{EVdd} = \text{Vdd}, \\ V_{\text{DD}} = V_{\text{DD}}, V_{\text{DS}} = \text{EVs} = \text{AVs} = 0 \ \text{V})$

Parameter	Symbol		(Conditions		MIN.	TYP.	MAX.	Unit
Supply	I _{DD2}	HALT	f _{MX} = 20 MHz, V _{DD}	= 5.0 V Note 2	Square wave input		1.1	3.3	mA
current	Note 1	mode			Resonator connection		1.4	3.6	mA
			fmx = 20 MHz, V _{DD} =	= 3.0 V Note 2	Square wave input		1.1	3.3	mA
					Resonator connection		1.4	3.6	mA
			fmx = 10 MHz, V _{DD} =	= 5.0 V Notes 2, 3	Square wave input		0.55	2.1	mA
					Resonator connection		0.65	2.2	mA
			fmx = 10 MHz, VDD =	= 3.0 V Notes 2, 3	Square wave input		0.55	2.1	mA
					Resonator connection		0.65	2.2	mA
			$f_{MX} = 5 \text{ MHz}, V_{DD} = 3$	8.0 V Notes 2, 3	Square wave input		0.4	1.8	mA
					Resonator connection		0.45	1.8	mA
		$f_{MX} = 5 \text{ MHz}, V_{DD} = 2$	2.0 V Notes 2,3	Square wave input		0.26	1.3	mA	
				Resonator connection		0.31	1.4	mA	
			$f_{IH} = 20 \text{ MHz}^{\text{Note 4}}$		V _{DD} = 5.0 V		1.3	3.6	mA
					V _{DD} = 3.0 V		1.3	3.6	mA
			$f_{IH} = 8 \text{ MHz}^{Note 4}$		V _{DD} = 5.0 V		0.45	1.8	mA
					V _{DD} = 3.0 V		0.45	1.8	mA
			f _{IH} = 1 MHz, RMC = 5AH, OSMC	= 02H Note 4	V _{DD} = 3.0 V		45	153	μA
			fsub = 32.768 kHz,	T _A = -40 to	$V_{DD} = 5.0 \text{ V}$		0.9	3.6	μΑ
			RTCLPC = 1,	+50°C	V _{DD} = 3.0 V		0.9	3.6	μΑ
			FSEL = 0, SDIV = 1,		V _{DD} = 2.0 V		0.9	3.6	μА
			AMPHS1 = 1 Note 5	T _A = -40 to	$V_{DD} = 5.0 \text{ V}$		0.9	6.0	μΑ
	AWI TIST = 1	+70°C	V _{DD} = 3.0 V		0.9	6.0	μA		
			V _{DD} = 2.0 V		0.9	6.0	μА		
		T _A = -40 to	V _{DD} = 5.0 V		0.9	8.8	μΑ		
		+85°C	V _{DD} = 3.0 V		0.9	8.8	μА		
					$V_{DD} = 2.0 \text{ V}$		0.9	8.8	μA

- Notes 1. Total current flowing into VDD, EVDD, AVDD0, AVDD1, AVDD1, EVDD1, and VLC0 to VLC3, including the input leakage current flowing when the level of the input pin is fixed to VDD or Vss, and excluding the current flowing into the real-time counter, watchdog timer, LVI circuit, A/D converter, D/A converter operational amplifier operational amplifier operations. The maximum values include the peripheral operation current. During HALT instruction execution by flash memory.
 - 2. When internal high-speed oscillator and subsystem clock are stopped.
 - **3.** When AMPH (bit 0 of clock operation mode control register (CMC)) = 0 and FLPC, FSEL (bits 1, 0 of operation speed mode control register (OSMC)) = 0, 0.
 - 4. When high-speed system clock and subsystem clock are stopped.
 - **5.** When internal high-speed oscillation, and high-speed system clock are stopped. When watchdog timer is stopped. When real-time counter is operating.
 - **6.** Dedicated to μ PD78F150xA
- Remarks 1. fmx: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
 - 2. fin: Internal high-speed oscillation clock frequency
 - 3. fsub: Subsystem clock frequency (XT1 clock oscillation frequency)

<R>







<R>

DC Characteristics (10/11)

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.8 \text{ V} \leq \text{Vdd} = \text{EVdd} \leq 5.5 \text{ V}, 1.8 \text{ V} \leq \text{AVdd} \leq \text{Vdd}, 1.8 \text{ V} \leq \text{AVdd} \leq \text{AVdd}, 1.8 \text{ V} \leq \text{AVdd}, 1.8 \text{ AVdd}, 1.8 \text{ V} \leq \text{AVdd}, 1.8 $V \le AVDD \le VDD$, 1.8 $V \le EVDD1 = VDD$, VSS = EVSS = AVSS = 0 V)

Parameter	Symbol			Conditions			MIN.	TYP.	MAX.	Unit
Supply current	IDD3 ^{Note 1}	STOP mode	T _A =	=-40 to +50°C				0.37	2.8	μΑ
			T _A =	= -40 to +70°C				0.37	5.2	μА
		T _A :		:-40 to +85°C				0.37	7.9	μА
RTC operating	IRTC Notes 2, 3	fsuв = 32.768 k	Ήz		V _{DD}	= 3.0 V		0.2	1	μА
current					V _{DD}	= 2.0 V		0.2	1	μА
Watchdog timer operating current	I _{WDT} Notes 3, 4	fı∟ = 30 kHz						0.31	0.35	μΑ
LVI operating current	ILVI Note 5							9	18	μА
A/D converter	IADC Note 6	During convers	sion	Normal mode 1		$AV_{DD0} = 5.0 V$		1.7	3.4	mA
operating		at maximum speed (µ PD78F150xA)				$AV_{DD0} = 3.0 V$		0.7	1.4	mA
current			۸.	Normal mode 2		$AV_{DD0} = 2.3 V$		0.5	1.2	mA
			A)	Low voltage mode Normal mode 1		AV _{DD0} = 1.8 V		0.3	0.8	mA
		During convers	sion			$AV_{DD} = 5.0 V$		1.7	3.4	mA
		at maximum speed				$AV_{DD} = 3.0 V$		0.7	1.4	mA
		(μ PD78F151x	A)	Normal mode 2		AV _{DD} = 2.3 V		0.5	1.2	mA
				Low voltage mode A		AV _{DD} = 1.8 V		0.3	0.8	mA
D/A converter	IDAC Note 7, 9	50 pF per 1		Selecting Refere	ence	potential = AV _{DD1}		0.3	0.8	mA
operating		channel, Isouce =	Selecting Reference potential = VREFOUT		potential = VREFOUT		0.3	0.8	mA	
current		Isink = 0 mA		Selecting Reference potential = AVREFP			0.3 ^{Note 8}	0.8 ^{Note 8}	mA	

- <R>
- Notes 1. Total current flowing into VDD, EVDD, AVDD0, AVDD1, AVDD1, AVDD1, and VLC0 to VLC3, including the input leakage current flowing when the level of the input pin is fixed to VDD or Vss, and excluding the current flowing into the real-time counter, watchdog timer, LVI circuit, A/D converter, D/A converter, operational amplifier, voltage reference, LCD controller/driver, I/O port, and on-chip pull-up/pull-down resistors. The maximums values include the peripheral operation current and STOP leakage current. When subsystem clock is stopped. When watchdog timer is stopped.
 - 2. Current flowing only to the real-time counter (VDD pin) (excluding the operating current of the XT1 oscillator). The current value of the 78K0R/Lx3 microcontrollers is the TYP. value, the sum of the TYP. values of either IDD1 or IDD2, and IRTC, when the real-time counter operates in an operation mode or HALT mode. The IDD1 and IDD2 MAX. values also include the real-time counter operating current. When the real-time counter operates during fclk = fsubc, the TYP. value of IDD2 includes the real-time counter operating current.
 - When internal high-speed oscillator and high-speed system clock are stopped.
 - 4. Current flowing only to the watchdog timer (VDD pin) (including the operating current of the 30 kHz internal oscillator). The current value of the 78K0R/Lx3 microcontrollers is the sum of IDD1, IDD2 or IDD3 and IWDT when fclk = fsubc or when the watchdog timer operates in STOP mode.
 - 5. Current flowing only to the LVI circuit (VDD pin). The current value of the 78K0R/Lx3 microcontrollers is the sum of IDD1, IDD2 or IDD3 and ILVI when the LVI circuit operates in the operation mode, HALT mode or STOP mode.
 - Current flowing only to the A/D converter (AVDDO or (AVDD pin). The current value of the 78K0R/Lx3 microcontrollers is the sum of IDD1 or IDD2 and IADC when the A/D converter operates in an operation mode or HALT mode.
 - 7. Current flowing only to the D/A converter (AVDD1 pin). The current value of the 78K0R/Lx3 microcontrollers is the sum of IDD1, IDD2 or IDD3 and IDAC when the D/A converter operates in an operation mode, HALT mode or STOP mode.
 - Not including the current flowing to reference potential side.
 - Dedicated to μ PD78F150xA

<R>



DC Characteristics (11/11)

(Ta = -40 to +85°C, 1.8 V \leq Vdd = EVdd \leq 5.5 V, 1.8 V \leq AVdd \leq Vdd, 1.8 V \leq AVdd \leq Vdd, 1.8 V \leq AVdd \leq Vdd, 1.8 V \leq EVdd = Vdd, Vss = EVss = AVss = 0 V)

Parameter	Symbol		Con	ditions		MIN.	TYP.	MAX.	Unit
Operational	IAMP Note 1, 6	AV _{DD0} = 5.0 V			OAIMI = 0		250	335	μА
amplifier operating		AV _{DD0} = 3.0 V			OAIMI = 0		230	320	μА
current		AV _{DD0} = 2.3 V			OAIMI = 0		220	310	μА
Voltage	IVR1 Note 2, 6	AV _{DD0} = 5.0 V					19	38	μА
reference		AV _{DD0} = 3.0 V			VR output = 2.5 V		9.5	25	μА
operating current 1		AV _{DD0} = 3.0 V			VR output = 2.0 V		9.5	25	μΑ
Voltage	IVR2 Note 3, 6	V _{DD} = 5.0 V					10	40	μА
reference		V _{DD} = 3.0 V			VR output = 2.5 V		10	40	μА
operating current 2		V _{DD} = 3.0 V			VR output = 2.0 V		10	40	μА
LCD operating	ILCD1	External	fLCD = fSUB,		V _{DD} = 5.0 V		0.28	1.2	μА
current	Notes 4, 5	resistance division method	LCD panel not connected, LCD clock = 512 Hz		VDD = 3.0 V		0.2	1.2	μΑ
	ILCD2 Note4	Internal	fLCD = fSUB,	1/3 bias	V _{LCD} = 01H		1.39	4.7	μА
		voltage	LCD panel		VLCD = 0FH		0.94	3.1	μА
	method	not connected, LCD clock = 512 Hz	1/4 bias	VLCD = 0AH		1.53	5.0	μΑ	
	ILCD3 Note4 Capacitor fLCD = fSUB,			V _{DD} = 5.0 V		0.56	2.0	μА	
		split method		: 12 Hz	V _{DD} = 3.0 V		0.36	1.7	μΑ

- **Notes 1.** Current flowing only to the operational amplifier (AVDDO pin). The current value of the 78K0R/Lx3 microcontrollers is the sum of IDD1, IDD2 or IDD3 and IAMP when the operational amplifier operates in an operation mode, HALT mode or STOP mode.
 - 2. Current flowing only to the voltage reference (AVDDO pin). The current value of the 78K0R/Lx3 microcontrollers is the sum of IDD1, IDD2 or IDD3 and IVR1 when the voltage reference circuit operates in an operation mode, HALT mode or STOP mode.
 - 3. Current flowing only to the voltage reference or input gate voltage boost circuit for the A/D converter (V_{DD} pin). The current value of the 78K0R/Lx3 microcontrollers is the sum of I_{DD1}, I_{DD2} or I_{DD3} and I_{VR2} when the voltage reference or boost circuit operates in an operation mode, HALT mode or STOP mode.
 - **4.** Current flowing only to the LCD controller/driver (VDD pin). The current value of the 78K0R/Lx3 microcontrollers is the sum of the LCD operating current (ILCD1, ILCD2 or ILCD3) to the supply current (IDD1, or IDD2) when the LCD controller/driver operates in an operation mode or HALT mode.
 - 5. Not including the current that flows through the LCD divider resistor.
 - **6.** Dedicated to μ PD78F150xA

<R>

AC Characteristics

(1) Basic operation (1/6)

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, \ 1.8 \text{ V} \leq \text{V}_{\text{DD}} = \text{EV}_{\text{DD}} \leq 5.5 \text{ V}, \ 1.8 \text{ V} \leq \text{AV}_{\text{DD0}} \leq \text{V}_{\text{DD}}, \ 1.8 \text{ V} \leq \text{AV}_{\text{DD1}} \leq \text{V}_{\text{DD}}, \\ 1.8 \text{ V} \leq \text{AV}_{\text{DD}} \leq \text{V}_{\text{DD}}, \ 1.8 \text{ V} \leq \text{EV}_{\text{DD1}} = \text{V}_{\text{DD}}, \ \text{V}_{\text{SS}} = \text{EV}_{\text{SS}} = \text{AV}_{\text{SS}} = 0 \text{ V})$

Items	Symbol		Conditions	3	MIN.	TYP.	MAX.	Unit
Instruction cycle (minimum	Тсч	Main	Normal power	$2.7 V \le V_{DD} \le 5.5 V$	0.05		8	μS
instruction execution time)		system clock (fmain)	mode, FSEL = 1	$1.8 \text{ V} \le \text{V}_{DD} < 2.7 \text{ V}$	0.2		8	μS
		operation	Normal power	$2.7 V \le V_{DD} \le 5.5 V$	0.1		8	μS
			mode, FSEL=0	$1.8 \text{ V} \le \text{V}_{DD} < 2.7 \text{ V}$	0.2		8	μS
			Low consumption	on power mode	1		8	μS
		Subsystem	SDIV = 1		57.2	61	62.5	μS
		clock (fsuв) operation	SDIV = 0		28.5	30.5	31.3	μS
		In the self	Normal power	$2.7 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}$	0.05		1	μS
		programmin g mode	mode, FSEL = 1	$1.8 \text{ V} \le \text{V}_{DD} < 2.7 \text{ V}$	0.2		1	μS
			Low consumpti	on power mode Note	0.88	1	1.15	μS
External main system clock	fex	$2.7~V \leq V_{DD}$	≤ 5.5 V		2.0		20.0	MHz
frequency		1.8 V ≤ V _{DD}	< 2.7 V		2.0		5.0	MHz
External main system clock input	texh, texl	$2.7~V \leq V_{DD}$	≤ 5.5 V		24			ns
high-level width, low-level width		1.8 V ≤ V _{DD}	< 2.7 V		96			ns
TI00 to TI07, TI10 to TI13 input high-level width, low-level width	tтін, tті∟				2/fмск +10			ns
TO00 to TO07, TO10 to TO13	fто	2.7 V ≤ V _{DD}	≤ 5.5 V				10	MHz
output frequency		1.8 V ≤ V _{DD}	< 2.7 V				5	MHz
PCLBUZ0, PCLBUZ1 output	fpcL	2.7 V ≤ V _{DD}	≤ 5.5 V				10	MHz
frequency		1.8 V ≤ V _{DD} < 2.7 V				5	MHz	
Interrupt input high-level width, low-level width	tinth,				1			μS
Key return input low-level width	tkr				250			ns
RESET low-level width	trsL				10			μS

Note In low-power-consumption mode, use the regulator with fclk fixed to 1 MHz when executing self programming.

Remarks 1. fmck: Timer array unit operation clock frequency


(Operation clock to be set by the CKSmn bit of the TMRmn register. m: Unit number (m = 0, 1), n: Channel number (n = 0 to 7))

2. For details on the normal power mode and low consumption power mode according to the regulator output voltage, refer to **CHAPTER 25 REGULATOR**.



(1) Basic operation (2/6)


Minimum instruction execution time during main system clock operation (FSEL = 0, RMC = 00H)



Remark FSEL: Bit 0 of the operation speed mode control register (OSMC)

(1) Basic operation (3/6)

Minimum instruction execution time during main system clock operation (FSEL = 1, RMC = 00H)



<R> Caution When V_{DD} < 2.25 V and FSEL = 1, It is prohibited to release STOP mode during f_{EX} operation or f_{IH} operation (This must not be performed even if the frequency is divided. The STOP mode may be released during f_X operation.).

Remarks 1. FSEL: Bit 0 of the operation speed mode control register (OSMC)

2. fx: X1 clock oscillation frequency

fін: Internal high-speed oscillation clock frequency


fex: External main system clock frequency

fmain: Main system clock frequency fsub: Subsystem clock frequency

fclk: CPU/peripheral hardware clock frequency

(1) Basic operation (4/6)

Minimum instruction execution time during main system clock operation (FSEL = 0, RMC = 5AH)




Remarks 1. FSEL: Bit 0 of the operation speed mode control register (OSMC)


2. The entire voltage range is 1 MHz (MAX.) when RMC is set to 5AH.

(1) Basic operation (5/6)

Minimum instruction execution time during self programming mode (RMC = 00H)




Minimum instruction execution time during self programming mode (RMC = 5AH)




Remark The self programming function cannot be used when the CPU operates with the subsystem clock.

(1) Basic operation (6/6)


AC Timing Test Points




External Main System Clock Timing




TI Timing




Interrupt Request Input Timing



Key Interrupt Input Timing



RESET Input Timing




(2) Serial interface: Serial array unit (1/18)

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.8 \text{ V} \le V_{DD} = \text{EV}_{DD} \le 5.5 \text{ V}, \text{Vss} = \text{EV}_{SS} = \text{AVss} = 0 \text{ V})$


(a) During communication at same potential (UART mode) (dedicated baud rate generator output)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Transfer rate					fмск/6	bps
		fclk = 20 MHz, fmck = fclk			3.3	Mbps

UART mode connection diagram (during communication at same potential)



UART mode bit width (during communication at same potential) (reference)



Caution Select the normal input buffer for RxDq and the normal output mode for TxDq by using the PIMg and POMx registers.

Remarks 1. q: UART number (q = 0 to 3), g: PIM number (g = 1, 7), x: POM number (x = 1, 7, 8)

2. fmck: Serial array unit operation clock frequency (Operation clock to be set by the CKSmn bit of the SMRmn register. m: Unit number (m = 0, 1), n: Channel number (n = 0, 2))

(2) Serial interface: Serial array unit (2/18)

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.8 \text{ V} \le V_{DD} = \text{EV}_{DD} \le 5.5 \text{ V}, \text{Vss} = \text{EVss} = \text{AVss} = 0 \text{ V})$

(b) During communication at same potential (CSI mode) (master mode, SCKp... internal clock output)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
SCKp cycle time	tkcy1	$4.0 \text{ V} \leq \text{V}_{\text{DD}} = \text{EV}_{\text{DD}} \leq 5.5 \text{ V}$	200 Note 1			ns
		$2.7~V \le V_{DD} = EV_{DD} < 4.0~V$	300 Note 1			ns
		$1.8 \text{ V} \leq \text{V}_{\text{DD}} = \text{EV}_{\text{DD}} < 2.7 \text{ V}$	600 Note 1			ns
SCKp high-/low-level width	tкн1,	$4.0~\text{V} \leq \text{V}_{\text{DD}} = \text{EV}_{\text{DD}} \leq 5.5~\text{V}$	tkcy1/2 - 20			ns
	tkl1	$2.7~V \le V_{DD} = EV_{DD} < 4.0~V$	tkcy1/2 - 35			ns
		$1.8~V \le V_{DD} = EV_{DD} < 2.7~V$	tkcy1/2 - 80			ns
SIp setup time (to SCKp↑) Note 2	tsıĸ1	$4.0~V \leq V_{DD} = EV_{DD} \leq 5.5~V$	70			ns
		$2.7 \text{ V} \leq \text{V}_{DD} = \text{EV}_{DD} < 4.0 \text{ V}$	100			ns
		$1.8 \text{ V} \leq \text{V}_{\text{DD}} = \text{EV}_{\text{DD}} < 2.7 \text{ V}$	190			ns
SIp hold time (from SCKp↑) Note 3	tksıı		30			ns
Delay time from SCKp↓ to SOp output Note 4	tkso1	C = 30 pF ^{Note 5}			40	ns

Notes 1. The value must also be 4/fclk or more.

- 2. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp setup time becomes "to $\overline{\text{SCKp}}\downarrow$ " when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- 3. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp hold time becomes "from $\overline{SCKp}\downarrow$ " when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- **4.** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes "from $\overline{SCKp}\uparrow$ " when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- **5.** C is the load capacitance of the \overline{SCKp} and SOp output lines.

Caution Select the normal input buffer for SIp and the normal output mode for SOp and SCKp by using the PIMg and POMx registers.

Remarks 1. p: CSI number (p = 00, 01, 10, 20), g: PIM number (g = 1, 7), x: POM number (x = 1, 7, 8)

2. m: Unit number (m = 0, 1), n: Channel number (n = 0 to 2)

(2) Serial interface: Serial array unit (3/18) $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.8 \text{ V} \le \text{V}_{DD} = \text{EV}_{DD} \le 5.5 \text{ V}, \text{V}_{SS} = \text{EV}_{SS} = \text{AV}_{SS} = 0 \text{ V})$

(c) During communication at same potential (CSI mode) (slave mode, SCKp... external clock input)

Parameter	Symbol		Conditions	MIN.	TYP.	MAX.	Unit
SCKp cycle time	tkcy2	4.0 V ≤ V _{DD}	≤ 5.5 V	6/fмск			ns
		$2.7~V \leq V_{DD}$	< 16 MHz < fмск	8/fмск			ns
		4.0 V	fмcк ≤ 16 MHz	6/fмск			ns
		$1.8~V \le V_{DD} < \\ 2.7~V$	< 16 MHz < fмск	8/fмск			ns
			fмcк ≤ 16 MHz	6/fмск			ns
SCKp high-/low-level width	tĸH2,			tксу2/2			ns
SIp setup time (to SCKp↑) Note 1	tsık2			80			ns
SIp hold time (from SCKp↑) Note 2	tksi2			1/fмск+50			ns
Delay time from SCKp↓ to	tkso2		$0 \text{ V} \leq \text{V}_{DD} = \text{EV}_{DD} \leq 5.5 \text{ V}$			2/fмск+45	ns
SOp output Note 3		pF ^{Note 4} 2.	$7 \text{ V} \le \text{V}_{DD} = \text{EV}_{DD} < 4.0 \text{ V}$			2/fмск+57	ns
		1.8	1.8 V ≤ VDD = EVDD < 2.7 V			2/fмск+125	ns

- **Notes 1.** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp setup time becomes "to $\overline{\text{SCKp}}\downarrow$ " when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
 - 2. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp hold time becomes "from $\overline{SCKp}\downarrow$ " when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
 - 3. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes "from \overline{SCKp} " when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
 - 4. C is the load capacitance of the SCKp and SOp output lines.


Caution Select the normal input buffer for SIp and SCKp and the normal output mode for SOp by using the PIMg and POMx registers.

Remarks 1. p: CSI number (p = 00, 01, 10, 20), g: PIM number (g = 1, 7), x: POM number (x = 1, 7, 8)


2. fmck: Serial array unit operation clock frequency (Operation clock to be set by the CKSmn bit of the SMRmn register. m: Unit number (m = 0, 1), n: Channel number (n = 0 to 2))

(2) Serial interface: Serial array unit (4/18)


CSI mode connection diagram (during communication at same potential)



CSI mode serial transfer timing (during communication at same potential)
(When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.)



CSI mode serial transfer timing (during communication at same potential) (When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.)



Remarks 1. p: CSI number (p = 00, 01, 10, 20)

2. m: Unit number (m = 0, 1), n: Channel number (n = 0 to 2)

(2) Serial interface: Serial array unit (5/18)

(TA = -40 to +85°C, 1.8 V \leq VDD = EVDD \leq 5.5 V, Vss = EVss = AVss = 0 V)

(d) During communication at same potential (simplified I²C mode)

Parameter	Symbol	Conditions	MIN.	MAX.	Unit
SCLr clock frequency	fscL	$2.7 \text{ V} \le \text{V}_{DD} = \text{EV}_{DD} \le 5.5 \text{ V}$		400	kHz
		$R_b = 3 \text{ k}\Omega$, $C_b = 100 \text{ pF}$			
		$1.8~V \leq V_{DD} = EV_{DD} ~\leq 5.5~V$		300	kHz
		$R_b = 5 \text{ k}\Omega$, $C_b = 100 \text{ pF}$			
Hold time when SCLr = "L"	tLOW	$2.7 \text{ V} \le \text{V}_{DD} = \text{EV}_{DD} \le 5.5 \text{ V}$	1200		ns
		$R_b = 3 \text{ k}\Omega$, $C_b = 100 \text{ pF}$			
		$1.8~V \leq V_{DD} = EV_{DD}~\leq 5.5~V$	1500		ns
		$R_b = 5 \text{ k}\Omega$, $C_b = 100 \text{ pF}$			
Hold time when SCLr = "H"	tніGн	$2.7V \le V_{DD} = EV_{DD} \le 5.5 V$	1200		ns
		$R_b = 3 \text{ k}\Omega$, $C_b = 100 \text{ pF}$			
		$1.8 \text{ V} \leq \text{V}_{DD} = \text{EV}_{DD} \leq 5.5 \text{ V}$	1500		ns
		$R_b = 5 \text{ k}\Omega$, $C_b = 100 \text{ pF}$			
Data setup time (reception)	tsu:dat	$2.7V \le V_{DD} = EV_{DD} \le 5.5 V$	1/fмск+120		ns
		$R_b = 3 \text{ k}\Omega$, $C_b = 100 \text{ pF}$			
		$1.8 \text{ V} \leq \text{V}_{DD} = \text{EV}_{DD} \leq 5.5 \text{ V}$	1/fмск+230		ns
		$R_b = 5 \text{ k}\Omega$, $C_b = 100 \text{ pF}$			
Data hold time (transmission)	thd:dat	$2.7V \le V_{DD} = EV_{DD} \le 5.5 V$	0	660	ns
		$R_b = 3 \text{ k}\Omega$, $C_b = 100 \text{ pF}$			
		$1.8 \text{ V} \leq \text{V}_{DD} = \text{EV}_{DD} \leq 5.5 \text{ V}$	0	710	ns
		$R_b = 5 \text{ k}\Omega$, $C_b = 100 \text{ pF}$			

Caution Select the normal input buffer and the N-ch open drain output (VDD tolerance) mode for SDAr and the normal output mode for SCLr by using the PIMg and POMx registers.

Remarks 1. $R_b[\Omega]$:Communication line (SDAr) pull-up resistance,

 $C_b[F]$: Communication line (SCLr, SDAr) load capacitance


- **2.** r: IIC number (r = 10, 20), g: PIM number (g = 1, 7), x: POM number (x = 1, 7, 8)
- 3. fmck: Serial array unit operation clock frequency

(Operation clock to be set by the CKSmn bit of the SMRmn register. m: Unit number (m = 0, 1),


n: Channel number (n = 0, 2), mn = 02, 10)

(2) Serial interface: Serial array unit (6/18)

Simplified I²C mode mode connection diagram (during communication at same potential)



Simplified I²C mode serial transfer timing (during communication at same potential)



Remarks 1. $R_b[\Omega]$:Communication line (SDAr) pull-up resistance, $C_b[F]$: Communication line (SCLr, SDAr) load capacitance

2. r: IIC number (r = 10, 20)

(2) Serial interface: Serial array unit (7/18)

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 2.7 \text{ V} \le V_{DD} = \text{EV}_{DD} \le 5.5 \text{ V}, \text{Vss} = \text{EV}_{SS} = \text{AVss} = 0 \text{ V})$

(e) Communication at different potential (2.5 V, 3 V) (UART mode) (dedicated baud rate generator output) (1/2)

Parameter	Symbol		Conditions	MIN.	TYP.	MAX.	Unit	
Transfer rate		reception	$4.0 \text{ V} \leq \text{V}_{\text{DD}} = \text{EV}_{\text{DD}} \leq 5.5 \text{ V},$				fмск/6	bps
			$2.7~V \leq V_b \leq 4.0~V$	fclk = 20 MHz, fmck = fclk			3.3	Mbps
			$2.7 \text{ V} \le \text{V}_{DD} = \text{EV}_{DD} < 4.0 \text{ V},$				fмск/6	bps
			$2.3 \text{ V} \le \text{V}_b < 2.7 \text{ V}$	fclk = 20 MHz, fmck = fclk			3.3	Mbps

Caution Select the TTL input buffer for RxDq and the N-ch open drain output (VDD tolerance) mode for TxDq by using the PIMg and POMx registers.

Remarks 1. q: UART number (q = 0 to 3), g: PIM number (g = 1, 7), x: POM number (x = 1, 7, 8)

- 2. V_b[V]: Communication line voltage
- 3. fmck: Serial array unit operation clock frequency (Operation clock to be set by the CKSmn bit of the SMRmn register. m: Unit number (m = 0, 1), n: Channel number (n = 0, 2))
- **4.** V_{IH} and V_{IL} below are observation points for the AC characteristics of the serial array unit when communicating at different potentials in UART mode.

$$4.0~V \leq V_{\text{DD}} = EV_{\text{DD}} \leq 5.5~V,~2.7~V \leq V_{\text{b}} \leq 4.0~V;~V_{\text{IH}} = 2.2~V,~V_{\text{IL}} = 0.8~V$$

$$2.7~V \leq V_{\text{DD}} = EV_{\text{DD}} < 4.0~V,~2.3~V \leq V_{\text{b}} < 2.7~V;~V_{\text{IH}} = 2.0~V,~V_{\text{IL}} = 0.5~V$$

(2) Serial interface: Serial array unit (8/18)

$$(T_A = -40 \text{ to } +85^{\circ}\text{C}, 2.7 \text{ V} \le V_{DD} = \text{EV}_{DD} \le 5.5 \text{ V}, \text{Vss} = \text{EV}_{SS} = \text{AVss} = 0 \text{ V})$$

(e) Communication at different potential (2.5 V, 3 V) (UART mode) (dedicated baud rate generator output) (2/2)

Parameter	Symbol		Conditions				MAX.	Unit
Transfer		transmission $4.0 \text{ V} \le \text{V}_{DD} = \text{EV}_{DD} \le 5$					Note 1	bps
rate			$2.7~V \leq V_b \leq 4.0~V$	fclk = 16.8 MHz, fmck = fclk,			2.8 Note 2	Mbps
	2.7			$C_b = 50 \text{ pF}, R_b = 1.4 \text{ k}\Omega, V_b = 2.7 \text{ V}$				
			$2.7 \text{ V} \le \text{V}_{DD} = \text{EV}_{DD} < 4.0 \text{ V},$				Note 3	bps
			$2.3~V \leq V_b < 2.7~V$	folk = 19.2 MHz, fmck = folk,			1.2 Note 4	Mbps
				$C_b = 50 \text{ pF}, R_b = 2.7 \text{ k}\Omega, V_b = 2.3 \text{ V}$				

Notes 1. The smaller maximum transfer rate derived by using fmck/6 or the following expression is the valid maximum transfer rate.

Expression for calculating the transfer rate when $4.0~V \le V_{DD} = EV_{DD} \le 5.5~V$ and $2.7~V \le V_{D} \le 4.0~V$

Maximum transfer rate =
$$\frac{1}{\{-C_b \times R_b \times ln (1 - \frac{2.2}{V_b})\} \times 3}$$
 [bps]

Baud rate error (theoretical value) =
$$\frac{\frac{1}{\text{Transfer rate} \times 2}}{(\frac{1}{\text{Transfer rate}}) \times \text{Number of transferred bits}} \times 100 \, [\%]$$

- * This value is the theoretical value of the relative difference between the transmission and reception sides.
- 2. This value as an example is calculated when the conditions described in the "Conditions" column are met. Refer to Note 1 above to calculate the maximum transfer rate under conditions of the customer.
- 3. The smaller maximum transfer rate derived by using fmck/6 or the following expression is the valid maximum transfer rate.

Expression for calculating the transfer rate when 2.7 V \leq V_{DD} = EV_{DD} < 4.0 V and 2.3 V \leq V_b < 2.7 V

$$\label{eq:maximum transfer rate} \begin{array}{c} \frac{1}{\left\{-C_b \times R_b \times ln \left(1-\frac{2.0}{V_b}\right.\right\} \times 3} \end{array} \ \ [bps]$$

Baud rate error (theoretical value) =
$$\frac{\frac{1}{\text{Transfer rate} \times 2}}{(\frac{1}{\text{Transfer rate}}) \times \text{Number of transferred bits}} \times 100 \, [\%]$$

- * This value is the theoretical value of the relative difference between the transmission and reception sides.
- **4.** This value as an example is calculated when the conditions described in the "Conditions" column are met. Refer to Note 3 above to calculate the maximum transfer rate under conditions of the customer.

Caution Select the TTL input buffer for RxDq and the N-ch open drain output (V_{DD} tolerance) mode for TxDq by using the PIMg and POMx registers.


(Remarks are given on the next page.)

(2) Serial interface: Serial array unit (9/18)


- **Remarks 1.** R_b[Ω]:Communication line (TxDq) pull-up resistance, C_b[F]: Communication line (TxDq) load capacitance, V_b[V]: Communication line voltage
 - **2.** q: UART number (q = 0 to 3), g: PIM number (g = 1, 7), x: POM number (x = 1, 7, 8)
 - 3. fmck: Serial array unit operation clock frequency (Operation clock to be set by the CKSmn bit of the SMRmn register. m: Unit number (m = 0, 1), n: Channel number (n = 0, 2))
 - **4.** VoH and VoL below are observation points for the AC characteristics of the serial array unit when communicating at different potentials in UART mode.
 - $$\begin{split} 4.0 \ V &\leq V_{\text{DD}} \ = EV_{\text{DD}} \leq 5.5 \ \text{V}, \ 2.7 \ \text{V} \leq V_{\text{b}} \leq 4.0 \ \text{V} \colon \text{VoH} = 2.2 \ \text{V}, \ \text{VoL} = 0.8 \ \text{V} \\ 2.7 \ V &\leq V_{\text{DD}} \ = EV_{\text{DD}} < 4.0 \ \text{V}, \ 2.3 \ \text{V} \leq V_{\text{b}} < 2.7 \ \text{V} \colon \text{VoH} = 2.0 \ \text{V}, \ \text{VoL} = 0.5 \ \text{V} \end{split}$$

(2) Serial interface: Serial array unit (10/18)

UART mode connection diagram (communication at different potential)



UART mode bit width (communication at different potential) (reference)



Caution Select the TTL input buffer for RxDq and the N-ch open drain output (VDD tolerance) mode for TxDq by using the PIMg and POMx registers.

Remarks 1. R_b[Ω]:Communication line (TxDq) pull-up resistance, V_b[V]: Communication line voltage

2. q: UART number (q = 0 to 3) , g: PIM number (g = 1, 7), x: POM number (x = 1, 7, 8)

(2) Serial interface: Serial array unit (11/18)

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 2.7 \text{ V} \le V_{DD} = \text{EV}_{DD} \le 5.5 \text{ V}, \text{Vss} = \text{EV}_{SS} = \text{AVss} = 0 \text{ V})$

(f) Communication at different potential (2.5 V, 3 V) (CSI mode) (master mode, SCKp... internal clock output) (1/2)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
SCKp cycle time	tkcy1	$4.0 \ V \leq V_{DD} \leq 5.5 \ V, \ 2.7 \ V \leq V_b \leq 4.0 \ V,$	400 Note 1			ns
		$C_b = 30 \text{ pF}, R_b = 1.4 \text{ k}\Omega$				
		$2.7 \ V \leq V_{DD} \leq 4.0 \ V, \ 2.3 \ V \leq V_b < 2.7 \ V,$	800 Note 1			ns
		$C_b = 30 \text{ pF}, R_b = 2.7 \text{ k}\Omega$				
SCKp high-level width	t _{KH1}	$4.0 \ V \leq V_{DD} \leq 5.5 \ V, \ 2.7 \ V \leq V_b \leq 4.0 \ V,$	tkcy1/2 - 75			ns
		$C_b = 30 \text{ pF}, R_b = 1.4 \text{ k}\Omega$				
		$2.7 \ V \leq V_{\text{DD}} \leq 4.0 \ V, \ 2.3 \ V \leq V_{\text{b}} < 2.7 \ V,$	tkcy1/2 -			ns
		$C_b = 30 \text{ pF}, R_b = 2.7 \text{ k}\Omega$	170			
SCKp low-level width	t _{KL1}	$4.0~V \leq V_{DD} \leq 5.5~V,~2.7~V \leq V_b \leq 4.0~V,$	tkcy1/2 - 20			ns
		$C_b = 30 \text{ pF}, R_b = 1.4 \text{ k}\Omega$				
		$2.7 \ V \leq V_{DD} \leq 4.0 \ V, \ 2.3 \ V \leq V_b < 2.7 \ V,$	tkcy1/2 - 35			ns
		$C_b = 30 \text{ pF}, R_b = 2.7 \text{ k}\Omega$				
SIp setup time	tsık1	$4.0 \ V \leq V_{DD} \leq 5.5 \ V, \ 2.7 \ V \leq V_b \leq 4.0 \ V,$	150			ns
(to SCKp↑) Note 2		$C_b = 30 \text{ pF}, R_b = 1.4 \text{ k}\Omega$				
		$2.7 \ V \leq V_{\text{DD}} \leq 4.0 \ V, \ 2.3 \ V \leq V_{\text{b}} < 2.7 \ V,$	275			ns
		$C_b = 30 \text{ pF}, R_b = 2.7 \text{ k}\Omega$				
Slp hold time	tksi1	$4.0 \ V \leq V_{DD} \leq 5.5 \ V, \ 2.7 \ V \leq V_b \leq 4.0 \ V,$	30			ns
(from SCKp↑) Note 2		$C_b = 30 \text{ pF}, R_b = 1.4 \text{ k}\Omega$				
		$2.7 \ V \leq V_{DD} \leq 4.0 \ V, \ 2.3 \ V \leq V_b < 2.7 \ V,$	30			ns
		$C_b = 30 \text{ pF}, R_b = 2.7 \text{ k}\Omega$				
Delay time from SCKp↓ to	tkso1	$4.0~V \leq V_{DD} \leq 5.5~V,~2.7~V \leq V_b \leq 4.0~V,$			120	ns
SOp output Note 2		$C_b = 30$ pF, $R_b = 1.4$ k Ω				
		$2.7 \ V \leq V_{DD} \leq 4.0 \ V, \ 2.3 \ V \leq V_b < 2.7 \ V,$			215	ns
		$C_b = 30 \text{ pF}, R_b = 2.7 \text{ k}\Omega$				

Notes 1. The value must also be 4/fclk or more.

2. When DAP0n = 0 and CKP0n = 0, or DAP0n = 1 and CKP0n = 1.

Caution Select the TTL input buffer for SIp and the N-ch open drain output (VDD tolerance) mode for SOp and SCKp by using the PIMg and POMx registers.

Remarks 1. p: CSI number (p = 00, 01, 10, 20), g: PIM number (g = 1, 7), x: POM number (x = 1, 7, 8)

- **2.** m: Unit number (m = 0, 1), n: Channel number (n = 0 to 2)
- R_b[Ω]:Communication line (SCKp, SOp) pull-up resistance,
 C_b[F]: Communication line (SIp, SOp, SCKp) load capacitance, V_b[V]: Communication line voltage
- **4.** V_{IH} and V_{IL} below are observation points for the AC characteristics of the serial array unit when communicating at different potentials in CSI mode.

$$\begin{split} 4.0 \ V \leq V_{DD} \ = EV_{DD} \leq 5.5 \ V, \, 2.7 \ V \leq V_b \leq 4.0 \ V; \, V_{IH} = 2.2 \ V, \, V_{IL} = 0.8 \ V \\ 2.7 \ V \leq V_{DD} \ = EV_{DD} < 4.0 \ V, \, 2.3 \ V \leq V_b < 2.7 \ V; \, V_{IH} = 2.0 \ V, \, V_{IL} = 0.5 \ V \end{split}$$

(2) Serial interface: Serial array unit (12/18)


 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 2.7 \text{ V} \le V_{DD} = \text{EV}_{DD} \le 5.5 \text{ V}, \text{Vss} = \text{EV}_{SS} = \text{AVss} = 0 \text{ V})$

(f) Communication at different potential (2.5 V, 3 V) (CSI mode) (master mode, SCKp... internal clock output) (2/2)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
SIp setup time (to SCKp↓) Note	tsik1	$4.0~V \leq V_{DD} = EV_{DD} \leq 5.5~V,~2.7~V \leq V_b \leq 4.0~V,$ $C_b = 30~pF,~R_b = 1.4~k\Omega$	70			ns
		$2.7 \text{ V} \leq \text{V}_{\text{DD}} = \text{EV}_{\text{DD}} < 4.0 \text{ V}, \ 2.3 \text{ V} \leq \text{V}_{\text{b}} < 2.7 \text{ V},$ $C_{\text{b}} = 30 \text{ pF}, \ R_{\text{b}} = 2.7 \text{ k}\Omega$	100			ns
SIp hold time (from SCKp↓) Note	tksi1	$4.0~V \leq V_{DD} = EV_{DD} \leq 5.5~V, 2.7~V \leq V_b \leq 4.0~V,$ $C_b = 30~pF, R_b = 1.4~k\Omega$	30			ns
		$2.7~V \leq V_{DD} = EV_{DD} < 4.0~V,~2.3~V \leq V_b < 2.7~V,$ $C_b = 30~pF,~R_b = 2.7~k\Omega$	30			ns
Delay time from SCKp↑ to	tkso1	$4.0~V \leq V_{DD} = EV_{DD} \leq 5.5~V,~2.7~V \leq V_b \leq 4.0~V,$ $C_b = 30~pF,~R_b = 1.4~k\Omega$			40	ns
SOp output Note		$2.7 \; V \leq V_{DD} \; = EV_{DD} < 4.0 \; V, 2.3 \; V \leq V_b < 2.7 \; V,$ $C_b = 30 \; pF, \; R_b = 2.7 \; k\Omega$			40	ns

Note When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

CSI mode connection diagram (communication at different potential)



Caution Select the TTL input buffer for SIp and the N-ch open drain output (VDD tolerance) mode for SOp and SCKp by using the PIMg and POMx registers.

Remarks 1. p: CSI number (p = 00, 01, 10, 20), g: PIM number (g = 1, 7), x: POM number (x = 1, 7, 8)


- 2. m: Unit number (m = 0, 1), n: Channel number (n = 0 to 2)
- R_b[Ω]:Communication line (SCKp, SOp) pull-up resistance,
 C_b[F]: Communication line (SIp, SOp, SCKp) load capacitance, V_b[V]: Communication line voltage
- **4.** V_{IH} and V_{IL} below are observation points for the AC characteristics of the serial array unit when communicating at different potentials in CSI mode.

$$4.0~V \leq V_{DD} = EV_{DD} \leq 5.5~V,~2.7~V \leq V_{b} \leq 4.0~V;~V_{IH} = 2.2~V,~V_{IL} = 0.8~V_{IL} =$$


$$2.7~V \le V_{DD} = EV_{DD} < 4.0~V, \ 2.3~V \le V_b < 2.7~V; \ V_{IH} = 2.0~V, \ V_{IL} = 0.5~V$$

(2) Serial interface: Serial array unit (13/18)

CSI mode serial transfer timing (communication at different potential) (When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.)



CSI mode serial transfer timing (communication at different potential) (When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.)



Caution Select the TTL input buffer for SIp and the N-ch open drain output (VDD tolerance) mode for SOp and SCKp by using the PIMg and POMx registers.

Remarks 1. p: CSI number (p = 00, 01, 10, 20), g: PIM number (g = 1, 7), x: POM number (x = 1, 7, 8)

2. m: Unit number (m = 0, 1), n: Channel number (n = 0 to 2)


(2) Serial interface: Serial array unit (14/18) $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 2.7 \text{ V} \le V_{DD} = \text{EV}_{DD} \le 5.5 \text{ V}, \text{Vss} = \text{EV}_{SS} = \text{AVss} = 0 \text{ V})$

(g) Communication at different potential (2.5 V, 3 V) (CSI mode) (slave mode, SCKp... external clock input)

Parameter	Symbol	C	Conditions	MIN.	TYP.	MAX.	Unit
SCKp cycle time	tkCY2	$4.0 \text{ V} \le V_{DD} \le 5.5 \text{ V},$	13.6 MHz < fmck	10/fмск			ns
		$2.7 \ V \leq V_b \leq 4.0 \ V$	$6.8\text{MHz} < \text{fmck} \le 13.6\text{MHz}$	8/fмск			ns
			fмcк ≤ 6.8 MHz	6/fмск			ns
		$2.7 \text{ V} \le \text{V}_{DD} < 4.0 \text{ V},$	18.5 MHz < fmck	16/f мск			ns
		$2.3 \ V \leq V_b \leq 2.7 \ V$	14.8 MHz < fмcк ≤ 18.5 MHz	14/fмск			ns
			11.1 MHz < fмcк ≤ 14.8 MHz	12/fмск			ns
			$7.4 \text{ MHz} < f_{MCK} \le 11.1 \text{ MHz}$	10/fмск			ns
			$3.7\text{MHz} < \text{fmck} \le 7.4\text{MHz}$	8/fмск			ns
			fмcк ≤ 3.7 MHz	6/fмск			ns
SCKp high-/low-level width	tkH2,	$4.0 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}, 2$	$.7~V \leq V_b \leq 4.0~V$	fксу2/2 — 20			ns
		$2.7~V \le V_{DD} < 4.0~V, 2.3~V \le V_b \le 2.7~V$		fксу2/2 – 35			ns
Slp setup time (to SCKp↑) ^{Note 1}	tsik2			90			ns
SIp hold time (from SCKp↑) ^{Note 2}	tksi2			1/fmck + 50			ns
Delay time from SCKp↓ to	tkso2	$4.0 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}, 2$	$.7 \text{ V} \le \text{V}_{\text{b}} \le 4.0 \text{ V},$			2/fmck + 120	ns
SOp output ^{Note 3}		$C_b = 30 \text{ pF}, \ R_b = 1.4 \text{ k}\Omega$ $2.7 \text{ V} \le \text{V}_{DD} < 4.0 \text{ V}, \ 2.3 \text{ V} \le \text{V}_b \le 2.7 \text{ V},$					
					•	2/fmck + 230	ns
		$C_b = 30 \text{ pF}, R_b = 2.7 \text{ k}$	Ω				

- **Notes 1.** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp setup time becomes "to $\overline{\text{SCKp}}\downarrow$ " when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
 - 2. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp hold time becomes "from $\overline{SCKp}\downarrow$ " when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
 - 3. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes "from $\overline{SCKp}\uparrow$ " when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

CSI mode connection diagram (communication at different potential)



(Caution and Remark are given on the next page.)


(2) Serial interface: Serial array unit (15/18)

Caution Select the TTL input buffer for SIp and SCKp and the N-ch open drain output (VDD tolerance) mode for SOp by using the PIMg and POMx registers.


- **Remarks 1.** p: CSI number (p = 00, 01, 10, 20), g: PIM number (g = 1, 7), x: POM number (x = 1, 7, 8)
 - R_b[Ω]:Communication line (SOp) pull-up resistance,
 C_b[F]: Communication line (SOp, SCKp) load capacitance, V_b[V]: Communication line voltage
 - 3. fmck: Serial array unit operation clock frequency (Operation clock to be set by the CKSmn bit of the SMRmn register. m: Unit number (m = 0, 1), n: Channel number (n = 0 to 2))
 - **4.** V_{IH} and V_{IL} below are observation points for the AC characteristics of the serial array unit when communicating at different potentials in CSI mode.
 - $$\begin{split} 4.0 \ V &\leq V_{DD} = EV_{DD} \leq 5.5 \ V, \ 2.7 \ V \leq V_b \leq 4.0 \ V; \ V_{IH} = 2.2 \ V, \ V_{IL} = 0.8 \ V \\ 2.7 \ V &\leq V_{DD} = EV_{DD} < 4.0 \ V, \ 2.3 \ V \leq V_b < 2.7 \ V; \ V_{IH} = 2.0 \ V, \ V_{IL} = 0.5 \ V \end{split}$$

(2) Serial interface: Serial array unit (16/18)

CSI mode serial transfer timing (communication at different potential) (When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.)



CSI mode serial transfer timing (communication at different potential) (When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.)



Caution Select the TTL input buffer for SIp and SCKp and the N-ch open drain output (VDD tolerance) mode for SOp by using the PIMg and POMx registers.

Remarks 1. p: CSI number (p = 00, 01, 10, 20), g: PIM number (g = 1, 7), x: POM number (x = 1, 7, 8)

2. m: Unit number (m = 0, 1), n: Channel number (n = 0 to 2)

(2) Serial interface: Serial array unit (17/18)

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 2.7 \text{ V} \le V_{DD} = \text{EV}_{DD} \le 5.5 \text{ V}, \text{Vss} = \text{EV}_{SS} = \text{AVss} = 0 \text{ V})$

(h) Communication at different potential (2.5 V, 3 V) (simplified I²C mode)

Parameter	Symbol	Conditions	MIN.	MAX.	Unit
SCLr clock frequency	fscL	$4.0 \text{ V} \leq \text{V}_{DD} = \text{EV}_{DD} \leq 5.5 \text{ V},$		400	kHz
		$2.7 \ V \le V_b \le 4.0 \ V,$			
		$R_b=1.4~k\Omega,~C_b=100~pF$			
		$2.7 \text{ V} \le \text{V}_{DD} = \text{EV}_{DD} < 4.0 \text{ V},$		400	kHz
		$2.3 \ V \le V_b < 2.7 \ V,$			
		$R_b = 2.7 \text{ k}\Omega$, $C_b = 100 \text{ Pf}$			
Hold time when SCLr = "L"	tLow	$4.0 \text{ V} \leq \text{V}_{DD} = \text{EV}_{DD} \leq 5.5 \text{ V},$	1275		ns
		$2.7~V \leq V_b \leq 4.0~V,$			
		$R_b = 1.4 \text{ k}\Omega, C_b = 100 \text{ pF}$			
		$2.7 \text{ V} \le \text{V}_{DD} = \text{EV}_{DD} < 4.0 \text{ V},$	1275		ns
		$2.3 \text{ V} \le V_b < 2.7 \text{ V},$			
		$R_b = 2.7 \text{ k}\Omega, C_b = 100 \text{ pF},$			
Hold time when SCLr = "H"	tніgн	$4.0 \text{ V} \leq \text{V}_{\text{DD}} = \text{EV}_{\text{DD}} \leq 5.5 \text{ V},$	655		ns
		$2.7~V \leq V_b \leq 4.0~V,$			
		$R_b = 1.4 \text{ k}\Omega, C_b = 100 \text{ pF}$			
		$2.7 \text{ V} \le \text{V}_{DD} = \text{EV}_{DD} < 4.0 \text{ V},$	655		ns
		$2.3 \text{ V} \le V_b < 2.7 \text{ V},$			
		$R_b = 2.7 \text{ k}\Omega, C_b = 100 \text{ pF}$			
Data setup time (reception)	tsu:dat	$4.0 \text{ V} \leq \text{V}_{\text{DD}} = \text{EV}_{\text{DD}} \leq 5.5 \text{ V},$	1/fмск + 190		ns
		$2.7~V \leq V_b \leq 4.0~V,$			
		$R_b = 1.4 \text{ k}\Omega, C_b = 100 \text{ pF}$			
		$2.7 \text{ V} \le \text{V}_{DD} = \text{EV}_{DD} < 4.0 \text{ V},$	1/fмск + 190		ns
		$2.3 \text{ V} \le V_b < 2.7 \text{ V},$			
		$R_b = 2.7 \text{ k}\Omega, C_b = 100 \text{ pF}$			
Data hold time (transmission)	thd:dat	$4.0 \text{ V} \leq \text{V}_{\text{DD}} = \text{EV}_{\text{DD}} \leq 5.5 \text{ V},$	0	640	ns
		$2.7 \ V \le V_b \le 4.0 \ V,$			
		$R_b = 1.4 \text{ k}\Omega, C_b = 100 \text{ pF}$			
		$2.7 \text{ V} \le \text{V}_{DD} = \text{EV}_{DD} < 4.0 \text{ V},$	0	660	ns
		$2.3 \text{ V} \le V_b < 2.7 \text{ V},$			
		$R_b = 2.7 \text{ k}\Omega, C_b = 100 \text{ pF}$			

Caution Select the TTL input buffer and the N-ch open drain output (V_{DD} tolerance) mode for SDAr and the N-ch open drain output (V_{DD} tolerance) mode for SCLr by using the PIMg and POMx registers.

Remarks 1. $Rb[\Omega]$:Communication line (SDAr, SCLr) pull-up resistance,

Cb[F]: Communication line (SDAr, SCLr) load capacitance, Vb[V]: Communication line voltage

- **2.** r: IIC number (r = 10, 20), g: PIM number (g = 1, 7), x: POM number (x = 1, 7, 8)
- 3. fmck: Serial array unit operation clock frequency

(Operation clock to be set by the CKSmn bit of the SMRmn register. m: Unit number (m = 0, 1), n: Channel number (n = 0, 2), mn = 02, 10)


4. V_{IH} and V_{IL} below are observation points for the AC characteristics of the serial array unit when communicating at different potentials in simplified I^2C mode mode.

 $4.0~V \leq V_{\text{DD}} = EV_{\text{DD}} \leq 5.5~V,~2.7~V \leq V_{\text{b}} \leq 4.0~V;~V_{\text{IH}} = 2.2~V,~V_{\text{IL}} = 0.8~V$


 $2.7~V \leq V_{\text{DD}} = EV_{\text{DD}} < 4.0~V,~2.3~V \leq V_{\text{b}} < 2.7~V;~V_{\text{IH}} = 2.0~V,~V_{\text{IL}} = 0.5~V_{\text{c}} < 2.7~V;~V_{\text{H}} = 2.0~V,~V_{\text{IL}} = 0.5~V_{\text{c}} < 2.7~V;~V_{\text{H}} = 2.0~V,~V_{\text{H}} = 0.5~V_{\text{c}} < 2.7~V_{\text{c}} <$

(2) Serial interface: Serial array unit (18/18)

Simplified I²C mode connection diagram (communication at different potential)



Simplified I²C mode serial transfer timing (communication at different potential)



Caution Select the TTL input buffer and the N-ch open drain output (V_{DD} tolerance) mode for SDAr and the N-ch open drain output (V_{DD} tolerance) mode for SCLr by using the PIMg and POMx registers.

Remarks 1. $R_b[\Omega]$: Communication line (SDAr, SCLr) pull-up resistance, $V_b[V]$: Communication line voltage

2. r: IIC number (r = 10, 20), g: PIM number (g = 1, 7), x: POM number (x = 1, 7, 8)

(3) Serial interface: IICA

(Ta = -40 to +85°C, 1.8 V \leq VDD = EVDD \leq 5.5 V, Vss = EVss = AVss = 0 V)


(a) IICA

Parameter	Symbol	Conditions	Standard	d Mode	High-Spe	Unit	
			MIN.	MAX.	MIN.	MAX.	
SCL0 clock frequency	fscL	Fast mode: fclk ≥3.5 MHz,	0	100	0	400	kHz
		Standard mode: fclk ≥1 MHz					
Setup time of restart condition Note 1	tsu:sta		4.7		0.6		μS
Hold time	thd:sta		4.0		0.6		μS
Hold time when SCL0 = "L"	tLOW		4.7		1.3		μS
Hold time when SCL0 = "H"	tніgн		4.0		0.6		μS
Data setup time (reception)	tsu:dat		250		100		ns
Data hold time (transmission) ^{Note 2}	thd:dat		0	3.45	0	0.9	μS
Setup time of stop condition	tsu:sto		4.0		0.6		μS
Bus-free time	t BUF		4.7		1.3		μS

- Notes 1. The first clock pulse is generated after this period when the start/restart condition is detected.
 - 2. The maximum value (MAX.) of thD:DAT is during normal transfer and a wait state is inserted in the \overline{ACK} (acknowledge) timing.

Remark fclk: CPU/peripheral hardware clock frequency

IICA serial transfer timing



(4) Serial interface: On-chip debug (UART) $(T_A = -40 \text{ to } +85^{\circ}\text{C}, \ 1.8 \text{ V} \le V_{DD} = \text{EV}_{DD} \le 5.5 \text{ V}, \ \text{Vss} = \text{EVss} = \text{AVss} = 0 \text{ V})$

(a) On-chip debug (UART)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Transfer rate			fclk/2 ¹²		fclk/6	bps
		Flash memory programming mode			3.33	Mbps
		$ \begin{aligned} & \text{(fclk} = 20 \text{ MHz, } 2.7 \text{ V} \leq \text{V}_{\text{DD}} = \text{EV}_{\text{DD}}, \\ & \text{C}_{\text{b}} = 50 \text{ pF)} \end{aligned} $				
TOOL1 output frequency	f _{TOOL1}	$2.7 \text{ V} \leq \text{V}_{\text{DD}} = \text{EV}_{\text{DD}} \leq 5.5 \text{ V}$			10	MHz
		1.8 V ≤ V _{DD} = EV _{DD} < 2.7 V			2.5	MHz

<R>

Analog Characteristics

(1) 12-bit A/D Converter (μ PD78F150xA)

(a) $T_A = 0$ to 50° C, $1.8 \text{ V} \le \text{AD}_{REFP} \le \text{AV}_{DDO}$, $2.3 \text{ V} \le \text{AV}_{DDO} \le \text{V}_{DD} \le 3.6 \text{ V}$, $V_{SS} = \text{EV}_{SS} = \text{AV}_{SS} = \text{AD}_{REFM} = 0 \text{ V}$

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Resolution	RES		12	12	12	bit
Overall error ^{Note}	AINL	2.3 V ≤ ADREFP ≤ 3.6 V		±2.0	±6.0	LSB
		1.8 V ≤ ADREFP < 2.3 V		±3.0	±6.0	LSB
Conversion time	tconv	Normal mode 1, Normal mode 2	5		50	μS
		Low voltage mode	6.25		50	μS
Zero-scale error ^{Note}	Ezs			±2.0	±4.0	LSB
Full-scale error ^{Note}	Ers			±2.0	±4.0	LSB
Integral non-linearity error ^{Note}	ILE				±2.0	LSB
Differential non-linearity error Note	DLE				±1.0	LSB
Reference voltage (high potential side)	ADREFP		1.8		AVDDO	V
Analog input voltage	VAIN	_	ADREFM		ADREFP	V
Reference supply current	IREF			46	200	μΑ

(b) TA = -40 to +85°C , 1.8 V \leq ADREFP \leq AVDD0, 1.8 V \leq AVDD0 \leq VDD \leq 5.5 V, Vss = EVss = AVss = ADREFM = 0 V

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Resolution	RES		12	12	12	bit
Overall error ^{Note}	AINL	$3.6 \text{ V} \leq \text{ADREFP} \leq 5.5 \text{ V}$		±2.0	±10.0	LSB
		2.3 V ≤ ADREFP < 3.6 V		±2.0	±10.0	LSB
		1.8 V ≤ ADREFP < 2.3 V		±3.0	±10.0	LSB
Conversion time	tconv	Normal mode 1, Normal mode 2	5		50	μs
		Low voltage mode	21		50	μS
Zero-scale error ^{Note}	Ezs			±2.0	±8.0	LSB
Full-scale error ^{Note}	E _{FS}			±2.0	±8.0	LSB
Integral non-linearity error ^{Note}	ILE				±6.0	LSB
Differential non-linearity error Note	DLE				±2.0	LSB
Reference voltage (high potential side)	ADREFP		1.8		AVDDO	V
Analog input voltage	Vain		ADREFM		ADREFP	٧
Reference supply current	IREF			46	220	μΑ

Note Excludes quantization error ($\pm 1/2$ LSB).

Remarks 1. ADREFP is the input voltage from the AVREFP pin or the voltage generated by the voltage reference.

2. ADREFM is the input voltage from the AVREFM pin or the grand potential of A/D converter.

$_{<\mathsf{R}>}$ (2) 10-bit A/D Converter (μ PD78F151xA)

(a) $T_A = 40 \text{ to } +85^{\circ}\text{C}$, $1.8 \text{ V} \le \text{AD}_{\text{REF}} \le \text{AV}_{\text{DD}} \le \text{V}_{\text{DD}} = \text{EV}_{\text{DD}} = \text{EV}_{\text{DD}} \le 5.5 \text{ V}$, $V_{\text{SS}} = \text{EV}_{\text{SS}} = \text{AV}_{\text{SS}} = 0 \text{ V}_{\text{DD}} = \text{EV}_{\text{DD}} = \text$

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Resolution	RES		10	10	10	bit
Overall error ^{Note}	AINL				±0.4	%FSR
Conversion time	tconv	Normal mode 1, Normal mode 2	5		50	μS
		Low voltage mode	21		50	μS
Zero-scale error ^{Note}	Ezs				±0.4	%FSR
Full-scale error ^{Note}	Ers				±0.4	%FSR
Integral non-linearity error ^{Note}	ILE				±2.5	LSB
Differential non-linearity error Note	DLE				±1.5	LSB
Analog input voltage	VAIN		AVss		ADREF	V

Note Excludes quantization error (±1/2 LSB).

$_{<\mathsf{R}>}$ (3) Operational amplifier (μ PD78F150xA)

(TA = -40 to +85°C, 2.3 V \leq AVDDO \leq VDD \leq 5.5 V, Vss = EVss =AVss = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Common-mode input voltage	VIAMP	AVDD0 = 3.0 V	0		AV _{DD0} -0.6	V
Input offset voltage	VIOAMP				±10	mV
Maximum output voltage (high level)	Vонамр	AVDD0 = 3.0 V/2.3 V, ISOURCE = -500μ A	AV _{DD0} -0.2			V
Maximum output voltage (low level)	VOLAMP	AVDD0 = $3.0 \text{ V/}2.3 \text{ V}$, ISOURCE = $500 \mu\text{A}$			0.1	V
Open-loop gain		AV _{DD0} = 3.0 V		100		dB
GBW	GBW	AV _{DD0} = 3.0 V		3		MHz
Input noise spectral density	VNAMP	AVDD0 = 3.0 V, VIN = AVDD0/2		60		nV / √Hz
Slew rate	SRAMP	AV _{DD0} = 3.0 V		2		V/μs
Turn on time	tonamp				20	μs

<R> (4) Voltage Reference (μ PD78F150xA)

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 2.3 \text{ V} \le \text{AV}_{DD0} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{Vss} = \text{EVss} = \text{AVss} = 0 \text{ V})$

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Output reference voltage	VREFOUT	$VRGV = 0, 2.7 \text{ V} \le AVDD0 \le 5.5 \text{ V},$ $TA = 25^{\circ}C$	2.45	2.5	2.55	V
		$VRGV = 1, 2.3 \text{ V} \leq AVDD0 \leq 5.5 \text{ V},$ $TA = 25^{\circ}C$	1.96	2	2.04	V
Temperature coefficient				40		ppm/°C
Settling time					17	ms

Caution Connect the VREFOUT pin to GND via a tantalum capacitor (capacitance: 10 μ F±30 %, ESR: 2 Ω (max.), ESL: 10 nH (max.)) and a ceramic capacitor (capacitance: 0.1 μ F±30 %, ESR: 2 Ω (max.), ESL: 10 nH (max.)).

Remark The settling time of the VR circuit is the time required until the reference voltage output voltage reaches the values above.

<R>

(5) D/A Converter (*μ* PD78F150xA)

(a) TA = 0 to 50°C, 1.8 V \leq DAREFP \leq AVDD1, 2.3 V \leq AVDD1 = VDD \leq 3.6 V, Vss = EVss = AVss = 0 V

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Resolution	RES		12	12	12	bit
Settling time	tset				18	μS
Off-set error	Eo			±5	±10	mV
Gain error	Eg			±5	±10	mV
Integral non-linearity error	ILE	Isource = Isink = 0 mA,		±2.0	±4.0	LSB
Differential non-linearity error	DLE	$0.1 \text{ V} \le \text{ANOn} \le \text{AV}_{DD1} - 0.1 \text{ V} (n = 0, 1)$			±2.0	LSB
D/A output resistance value	Ro	$ 0 \text{ V} \leq \text{ANOn} \leq 0.3 \text{ V or} $		150	250	Ω
		$0.3 \text{ V} \le \text{ANOn} \le \text{AV}_{\text{DD1}} - 0.3 \text{ V} \text{ (n = 0, 1)}$		5	10	Ω
Output source current	Isource	$0.3 \text{ V} \le \text{ANOn} \le \text{AV}_{\text{DD1}} - 0.3 \text{ V} \text{ (n = 0, 1)}$			0.1	mA
Output sink current	Isink				0.1	mA

(b) $T_A = -40 \text{ to } +85^{\circ}\text{C}$, 1.8 $V \le DA_{REFP} \le AV_{DD1}$, 2.3 $V \le AV_{DD1} = V_{DD} \le 5.5 \text{ V}$, $V_{SS} = EV_{SS} = AV_{SS} = 0 \text{ V}$

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Resolution	RES		12	12	12	bit
Settling time	tset				18	μs
Off-set error	Eo			±5	±20	mV
Gain error	Eg			±5	±20	mV
Integral non-linearity error	ILE	Isource = Isink = 0 mA,		±6.0	±12.0	LSB
Differential non-linearity error	DLE	$0.1 \text{ V} \le \text{ANOn} \le \text{AV}_{\text{DD1}} - 0.1 \text{ V} (n = 0, 1)$			±8.0	LSB
D/A output resistance value	Ro	$0 \text{ V} \le \text{ANOn} \le 0.3 \text{ V or}$ $\text{AV}_{\text{DD1}} - 0.3 \text{ V} \le \text{ANOn} \le \text{AV}_{\text{DD1}} \text{ (n = 0, 1)}$		150	250	Ω
		$0.3~V \leq ANOn \leq AV_{DD1} - 0.3~V~(n=0,~1)$		5	20	Ω
Output source current	Isource	$0.3 \text{ V} \le ANOn \le AV_{DD1}-0.3 \text{ V} (n = 0, 1)$			0.1	mA
Output sink current	Isink				0.1	mA

Remarks 1. Use the D/A converter under the condition of the Output load capacitance (C) = 50 pF (max.).

2. DAREFP is the input voltage from the AVREFP pin, the voltage generated by the voltage reference, or the input voltage from the AVDD1 pin. It is selected as the positive reference voltage of the D/A converter.

LCD Characteristics (1/4)

(1) Resistance division method

(a) Static display mode ($T_A = -40 \text{ to } +85^{\circ}\text{C}$, V_{LCD} (MIN.) $\leq V_{DD} = \text{EV}_{DD} \leq 5.5 \text{ V}$, $V_{SS} = \text{EV}_{SS} = 0 \text{ V}$)

Parameter	Symbol		Conditions	MIN.	TYP.	MAX.	Unit
LCD drive voltage	VLCD			2.0		V_{DD}	V
LCD output resistor ^{Note} (Common)	Rodc	Io = ±5 μA				40	kΩ
LCD output resistor ^{Note} (Segment)	Rocs	Io = ±1 μA				200	kΩ

(b) 1/2 bias method, 1/4 bias method (TA = -40 to +85°C, VLCD (MIN.) \leq VDD = EVDD \leq 5.5 V, Vss = EVss = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
LCD drive voltage	VLCD		2.7		V _{DD}	٧
LCD output resistor ^{Note} (Common)	Rodc	$lo = \pm 5 \mu A$			40	kΩ
LCD output resistor ^{Note} (Segment)	Rocs	$lo = \pm 1 \mu A$			200	kΩ

(c) 1/3 bias method (TA = -40 to +85°C, VLCD (MIN.) \leq VDD = EVDD \leq 5.5 V, Vss = EVss = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
LCD drive voltage	VLCD		2.5		V _{DD}	V
LCD output resistor ^{Note} (Common)	Rodc	$lo = \pm 5 \mu A$			40	kΩ
LCD output resistor ^{Note} (Segment)	Rocs	$lo = \pm 1 \mu A$			200	kΩ

Note The output resistor is a resistor connected between one of the V_{LC0}, V_{LC1}, V_{LC2}, V_{LC3} and V_{SS} pins, and either of the SEG and COM pins.

LCD Characteristics (2/4)

(2) Internal voltage boosting method (1/2)

(a) 1/3 bias method (TA = -40 to +85°C, 1.8 V \leq VDD = EVDD \leq 5.5 V, Vss = EVss = 0 V)

Parameter	Symbol			MIN.	TYP.	MAX.	Unit
LCD output voltage variation range	V _{LCD2}	C1 to C4 ^{Note 1}	VLCD = 00H	1.67	1.75	1.83	V
		$= 0.47 \ \mu F^{\text{Note 2}}$	VLCD = 01H	1.62	1.70	1.78	V
			VLCD = 02H	1.57	1.65	1.73	V
			VLCD = 03H	1.52	1.60	1.68	V
			VLCD = 04H	1.47	1.55	1.63	V
			VLCD = 05H	1.42	1.50	1.58	V
			VLCD = 06H	1.37	1.45	1.53	V
			VLCD = 07H	1.32	1.40	1.48	V
			VLCD = 08H	1.27	1.35	1.43	V
			VLCD = 09H	1.22	1.30	1.375	V
			VLCD = 0AH	1.17	1.25	1.33	V
			VLCD = 0BH	1.12	1.20	1.28	V
			VLCD = 0CH	1.07	1.15	1.23	V
			VLCD = 0DH	1.02	1.10	1.18	V
			VLCD = 0EH	0.97	1.05	1.13	V
			VLCD = 0FH	0.92	1.00	1.08	V
			VLCD = 10H	0.87	0.95	1.03	V
			VLCD = 11H	0.82	0.90	0.98	V
			VLCD = 12H	0.77	0.85	0.93	V
			VLCD = 13H	0.72	0.80	0.88	V
Doubler output voltage	V _{LCD1}	C1 to C4 ^{Note 1} =	0.47 <i>μ</i> F	2 V _{LCD2} -0.1	2 V _{LCD2}	2 V _{LCD2}	V
Tripler output voltage	V _{LCD0}	C1 to C4 ^{Note 1} =	0.47 <i>μ</i> F	3 V _{LCD2} -0.15	3 VLCD2	3 VLCD2	٧
Reference voltage setup time Note 2	tvawait2			2			ms
Voltage boost wait time ^{Note 3}	tvawait1			500			ms
		VDD > VLC0		5			S
LCD output resistorNote 4 (Common)	Rodc	Io = ±5 μA				40	kΩ
LCD output resistorNote 4 (Segment)	Rocs	Io = ±1 μA				200	kΩ

Notes 1. This is a capacitor that is connected between voltage pins used to drive the LCD.

- C1: A capacitor connected between CAPH and CAPL
- C2: A capacitor connected between $V_{\text{\tiny LC0}}$ and GND
- C3: A capacitor connected between V_{LC1} and GND
- C4: A capacitor connected between $V_{\text{\tiny LC2}}$ and GND
- $C1 = C2 = C3 = C4 = 0.47 \text{ pF} \pm 30 \%$
- 2. This is the required wait time from when the reference voltage is specified by using the LVCD register (or the register is reset to use the default value of the reference voltage) until voltage boosting is started (VLCON = 1).
- 3. This is the wait time from when voltage boosting is started (VLCON = 1) until display is enabled (LCDON = 1).
- **4.** The output resistor is a resistor connected between one of the V_{LC0}, V_{LC1}, V_{LC2} and V_{SS} pins, and either of the SEG and COM pins.

LCD Characteristics (3/4)

(2) Internal voltage boosting method (2/2)

(b) 1/4 bias method (TA = -40 to +85°C, 1.8 V \leq VDD = EVDD \leq 5.5 V, Vss = EVss = 0 V)

Parameter	Symbol	Con	Conditions		TYP.	MAX.	Unit
				MIN.			
LCD output voltage variation range	VLCD3	C1 to C5 ^{Note 1} = 0.47 μ F ^{Note 2}	VLCD = 00H ^{Note 5}	1.67	1.75	1.83	V
		$= 0.47 \mu$ F	VLCD = 01H ^{Note 5}	1.62	1.70	1.78	V
			VLCD = 02H ^{Note 5}	1.57	1.65	1.73	V
			VLCD = 03H ^{Note 5}	1.52	1.60	1.68	V
			VLCD = 04H ^{Note 5}	1.47	1.55	1.63	V
			VLCD = 05H ^{Note 5}	1.42	1.50	1.58	V
			VLCD = 06H ^{Note 5}	1.37	1.45	1.53	V
			VLCD = 07H ^{Note 5}	1.32	1.40	1.48	V
			VLCD = 08H ^{Note 5}	1.27	1.35	1.43	V
			VLCD = 09H	1.22	1.30	1.375	V
			VLCD = 0AH	1.17	1.25	1.33	V
			VLCD = 0BH	1.12	1.20	1.28	V
			VLCD = 0CH	1.07	1.15	1.23	V
			VLCD = 0DH	1.02	1.10	1.18	V
			VLCD = 0EH	0.97	1.05	1.13	V
			VLCD = 0FH	0.92	1.00	1.08	V
			VLCD = 10H	0.87	0.95	1.03	V
			VLCD = 11H	0.82	0.90	0.98	V
			VLCD = 12H	0.77	0.85	0.93	V
			VLCD = 13H	0.72	0.80	0.88	V
Doubler output voltage	V _{LCD2}	C1 to C5 ^{Note 1} =	0.47 <i>μ</i> F	2 VLCD3-0.08	2 VLCD3	2 VLCD3	V
Tripler output voltage	V _{LCD1}	C1 to C5 ^{Note 1} =	0.47 μF	3 VLCD3-0.12	3 VLCD3	3 VLCD3	V
Quadruply output voltage	V _{LCD0}	C1 to C5 ^{Note 1} =	0.47 μF	4 VLCD3-0.16	4 VLCD3	4 VLCD3	V
Reference voltage setup time Note 2	tvawait2			2			ms
Voltage boost wait time ^{Note 3}	tvawait1			500			ms
		VDD > VLC0		5			s
LCD output resistor ^{Note 4} (Common)	Rodc	Io = ±5 μA				40	kΩ
LCD output resistorNote 4 (Segment)	Rocs	Io = ±1 μA				200	kΩ

Notes 1. This is a capacitor that is connected between voltage pins used to drive the LCD.

- C1: A capacitor connected between CAPH and CAPL
- C2: A capacitor connected between VLC0 and GND
- C3: A capacitor connected between V_{LC1} and GND
- C4: A capacitor connected between V_{LC2} and GND
- C5: A capacitor connected between $V_{\text{\tiny LC3}}$ and GND
- $C1 = C2 = C3 = C4 = C5 = 0.47 \text{ pF} \pm 30 \%$
- 2. This is the required wait time from when the reference voltage is specified by using the LVCD register (or the register is reset to use the default value of the reference voltage) until voltage boosting is started (VLCON = 1).
- 3. This is the wait time from when voltage boosting is started (VLCON = 1) until display is enabled (LCDON = 1).
- 4. The output resistor is a resistor connected between one of the VLC0, VLC1, VLC2, VLC3 and Vss pins, and either of the SEG and COM pins.
- **5.** These settings are prohibited because $V_{LC0} > 5.5 \text{ V}$.



LCD Characteristics (4/4)

(3) Capacitor split method

• 1/3 bias method ($T_A = -40 \text{ to } +85^{\circ}\text{C}$, 2.2 V \leq VDD = EVDD \leq 5.5 V, Vss = EVss = 0 V)


Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
V _{LC0} voltage	V LC0	C1 to C4 = 0.47 μ F ^{Note 3}		V _{DD}		V
V _{LC1} voltage	V _{LC1}	C1 to C4 = 0.47 μ F ^{Note 3}	2/3 V _{LC0} -0.1	2/3 VLC0	2/3 V _{LC0} +0.1	V
V _{LC2} voltage	V _{LC2}	C1 to C4 = 0.47 μ F ^{Note 3}	1/3 V _{LC0} -0.1	1/3 VLC0	1/3 VLC0 +0.1	V
Capacitor split wait time ^{Note 1}	tvawait		100			ms
LCD output resistor Note 2 (Common)	Rodc	$lo = \pm 5 \mu A$			40	kΩ
LCD output resistor Note 2 (Segment)	Rocs	$lo = \pm 1 \mu A$			200	kΩ

- Notes 1. This is the wait time from when voltage bucking is started (VLCON = 1) until display is enabled (LCDON = 1).
 - 2. The output resistor is a resistor connected between one of the VLC0, VLC1, VLC2 and Vss pins, and either of the SEG and COM pins.
 - 3. This is a capacitor that is connected between voltage pins used to drive the LCD.
 - C1: A capacitor connected between CAPH and CAPL
 - C2: A capacitor connected between VLCO and GND
 - C3: A capacitor connected between V_{LC1} and GND
 - C4: A capacitor connected between $V_{\text{\tiny LC2}}$ and GND
 - $C1 = C2 = C3 = C4 = 0.47 \text{ pF} \pm 30 \%$

POC Circuit Characteristics (T_A = -40 to +85°C, Vss = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Detection voltage	V _{POR}		1.52	1.61	1.70	V
	V _{PDR}		1.5	1.59	1.68	V
Power supply voltage rise inclination	tртн	Change inclination of V _{DD} : $0 \text{ V} \rightarrow V_{POR}$	0.5			V/ms
Minimum pulse width	t _{PW}	When the voltage drops	200			μs
Detection delay time					200	μS

POC Circuit Timing



Supply Voltage Rise Time ($T_A = -40 \text{ to } +85^{\circ}\text{C}$, $V_{SS} = 0 \text{ V}$)


Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Maximum time to rise to 1.8 V (V _{DD} (MIN.)) Note (V _{DD} : 0 V \rightarrow 1.8 V)	tpup1	LVI default start function stopped is set (LVIOFF (Option Byte) = 1), when RESET input is not used			3.6	ms
Maximum time to rise to 1.8 V (V _{DD} $\underline{\text{(MIN.)}}$) Note (releasing RESET input \rightarrow V _{DD} : 1.8 V)	tpup2	LVI default start function stopped is set (LVIOFF (Option Byte) = 1), when RESET input is used			1.88	ms

Note Make sure to raise the power supply in a shorter time than this.

Supply Voltage Rise Time Timing

• When RESET pin input is not used

• When $\overline{\text{RESET}}$ pin input is used (when external reset is released by the $\overline{\text{RESET}}$ pin, after POC has been released)




	Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Detection	Supply voltage level	V LVI0		4.12	4.22	4.32	V
voltage		V _{LVI1}		3.97	4.07	4.17	V
		V _{LVI2}		3.82	3.92	4.02	V
		VLVI3		3.66	3.76	3.86	V
		V _{LVI4}		3.51	3.61	3.71	V
		V _{LVI5}		3.35	3.45	3.55	V
		V _{LVI6}		3.20	3.30	3.40	٧
		V _{LVI7}		3.05	3.15	3.25	V
		V _{LVI8}		2.89	2.99	3.09	V
		V _{LVI9}		2.74	2.84	2.94	٧
		V _{LVI10}		2.58	2.68	2.78	V
		V _{LVI11}		2.43	2.53	2.63	V
		V _{LVI12}		2.28	2.38	2.48	٧
		V _{LVI13}		2.12	2.22	2.32	V
		V _{LVI14}		1.97	2.07	2.17	V
		V _{LVI15}		1.81	1.91	2.01	٧
	External input pin Note 1	VEXLVI	$\text{EXLVI} < \text{V}_{\text{DD}}, \ 1.8 \ \text{V} \leq \text{V}_{\text{DD}} \leq 5.5 \ \text{V}$	1.11	1.21	1.31	V
	Power supply voltage on power application	VPUPLVI	When LVI default start function enabled is set	1.87	2.07	2.27	V
Minimum pu	ılse width	tuw		200			μs
Detection d	elay time					200	μS
Operation s	tabilization wait time ^{Note 2}	tlwait				10	μS

Notes 1. The EXLVI/P120/INTP0 pin is used.

2. Time required from setting bit 7 (LVION) of the low-voltage detection register (LVIM) to 1 to operation stabilization

 $\textbf{Remark} \quad V_{LVI\;(n-1)} > V_{LVIn}\text{: } n=1 \text{ to } 15$


LVI Circuit Timing



Data Memory STOP Mode Low Supply Voltage Data Retention Characteristics (T_A = -40 to +85°C)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Data retention supply voltage	V _{DDDR}		1.5 ^{Note}		5.5	V

Note The value depends on the POC detection voltage. When the voltage drops, the data is retained until a POC reset is effected, but data is not retained when a POC reset is effected.



Flash Memory Programming Characteristics

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.8 \text{ V} \le V_{DD} = \text{EV}_{DD} \le 5.5 \text{ V}, \text{Vss} = \text{EV}_{SS} = 0 \text{ V})$

Parameter	Symbol	Conditions			MIN.	TYP.	MAX.	Unit
V _{DD} supply current	IDD	Typ. = 10 M	MHz, Max. = 20 MHz			6	20	mA
Number of rewrites per chip	Cerwr	1 erase + 1 write after erase = 1 rewrite	When a flash memory programmer is used, and the libraries provided by Renesas Electronics are used	Retention: 15 years	1000			Times
			When the EEPROM emulation libraries provided by Renesas Electronics are used	Retention :5 years	10000			Times


Note When a product is first written after shipment, "erase \rightarrow write" and "write only" are both taken as one rewrite.


CHAPTER 32 PACKAGE DRAWINGS


32.1 78K0R/LF3

<R> • μ PD78F1500AGC-GAD-AX, 78F1501AGC-GAD-AX, 78F1502AGC-GAD-AX, 78F1510AGC-GAD-AX, 78F1512AGC-GAD-AX

80-PIN PLASTIC LQFP (14x14)








detail of lead end

	(UNIT:mm)
ITEM	DIMENSIONS
D	14.00±0.20
E	14.00±0.20
HD	17.20±0.20
HE	17.20±0.20
Α	1.70 MAX.
A1	0.125±0.075
A2	1.40±0.05
A3	0.25
b	$0.30 \ ^{+0.08}_{-0.04}$
С	$0.125^{+0.075}_{-0.025}$
L	0.80
Lp	0.886±0.15
L1	1.60±0.20
θ	3°+5°
е	0.65
х	0.13
у	0.10
ZD	0.825
ZE	0.825
	P80GC-65-GAD

<R> • μ PD78F1500AGK-GAK-AX, 78F1501AGK-GAK-AX, 78F1502AGK-GAK-AX, 78F1510AGK-GAK-AX, 78F1512AGK-GAK-AX


80-PIN PLASTIC LQFP (FINE PITCH) (12x12)




32.2 78K0R/LG3

<R>• μ PD78F1503AGC-UEU-AX, 78F1504AGC-UEU-AX, 78F1505AGC-UEU-AX, 78F1513AGC-UEU-AX, 78F1515AGC-UEU-AX

100-PIN PLASTIC LQFP (FINE PITCH) (14x14)






detail of lead end


	(UNIT:mm)
ITEM	DIMENSIONS
D	14.00±0.20
E	14.00±0.20
HD	16.00±0.20
HE	16.00±0.20
Α	1.60 MAX.
A1	0.10±0.05
A2	1.40±0.05
АЗ	0.25
b	$0.20^{+0.07}_{-0.03}$
С	$0.125^{+0.075}_{-0.025}$
L	0.50
Lp	0.60±0.15
L1	1.00±0.20
θ	3° + 5° - 3°
е	0.50
x	0.08
у	0.08
ZD	1.00
ZE	1.00
P	100GC-50-UEU-1


32.3 78K0R/LH3

<R>• μ PD78F1506AGF-GAT-AX, 78F1507AGF-GAT-AX, 78F1508AGF-GAT-AX, 78F1516AGF-GAT-AX, 78F1518AGF-GAT-AX

128-PIN PLASTIC LQFP (FINE PITCH) (14x20)







Each lead centerline is located within 0.08 mm of its true position at maximum material condition.

	(UNIT:mm)
ITEM	DIMENSIONS
D	20.00±0.20
Е	14.00±0.20
HD	22.00±0.20
HE	16.00±0.20
Α	1.60 MAX.
A1	0.10±0.05
A2	1.40±0.05
A3	0.25
b	$0.20^{+0.07}_{-0.03}$
С	$0.125^{+0.075}_{-0.025}$
L	0.50
Lp	0.60±0.15
L1	1.00±0.20
θ	3°+5° -3°
е	0.50
х	0.08
У	0.08
ZD	0.75
ZE	0.75
	P128GF-50-GAT

<R>

<R>

<R>

CHAPTER 33 RECOMMENDED SOLDERING CONDITIONS

These products should be soldered and mounted under the following recommended conditions.

For soldering methods and conditions other than those recommended below, please contact a Renesas Electronics sales representative.

For technical information, see the following website.

Semiconductor Device Mount Manual (http://www.renesas.com/prod/package/manual/index.html) <R>

Table 33-1. Surface Mounting Type Soldering Conditions (1/2)

(1) 80-pin plastic LQFP (fine pitch) (12×12) μPD78F1500AGK-GAK-AX, 78F1501AGK-GAK-AX, 78F1502AGK-GAK-AX, 78F1510AGK-GAK-AX, 78F1512AGK-GAK-AX 100-pin plastic LQFP (fine pitch) (14x14) μ PD78F1503AGC-UEU-AX, 78F1504AGC-UEU-AX, 78F1505AGC-UEU-AX, 78F1513AGC-UEU-AX, 78F1515AGC-UEU-AX 128-pin plastic LQFP (fine pitch) (14x20) μ PD78F1506AGF-GAT-AX, 78F1507AGF-GAT-AX, 78F1508AGF-GAT-AX,

78F1516AGF-GAT-AX. 78F1518AGF-GAT-AX

Soldering Method	Soldering Conditions	Recommended Condition Symbol
Infrared reflow	Package peak temperature: 260°C, Time: 60 seconds max. (at 220°C or higher), Count: 3 times or less, Exposure limit: 7 days ^{Note} (after that, prebake at 125°C for 10 to 72 hours)	IR60-107-3
Partial heating	Pin temperature: 350°C max., Time: 3 seconds max. (per pin row)	-

After opening the dry pack, store it at 25°C or less and 65% RH or less for the allowable storage period.

Caution The 78K0R/Lx3 microcontroller has an on-chip debug function, which is provided for development and <R> evaluation. Do not use the on-chip debug function in products designated for mass production, because the guaranteed number of rewritable times of the flash memory may be exceeded when this function is used, and product reliability therefore cannot be guaranteed. Renesas Electronics is not liable for problems occurring when the on-chip debug function is used.

Table 33-1. Surface Mounting Type Soldering Conditions (2/2)

(2) 80-pin plastic LQFP (14×14)

 μ PD78F1500AGC-GAD-AX, 78F1501AGC-GAD-AX, 78F1502AGC-GAD-AX,

78F1510AGC-GAD-AX, 78F1512AGC-GAD-AX

Soldering Method	Soldering Conditions	Recommended Condition Symbol
Infrared reflow	Package peak temperature: 260°C, Time: 60 seconds max. (at 220°C or higher), Count: 3 times or less, Exposure limit: 7 days ^{Note} (after that, prebake at 125°C for 10 to 72 hours)	IR60-107-3
Wave soldering	Solder bath temperature: 260°C max., Time: 10 seconds max., Count: Once, Preheating temperature: 120°C max. (package surface temperature), Exposure limit: 7 days ^{Note} (after that, prebake at 125°C for 10 to 72 hours)	WS60-107-1
Partial heating	Pin temperature: 350°C max., Time: 3 seconds max. (per pin row)	_

Note After opening the dry pack, store it at 25°C or less and 65% RH or less for the allowable storage period.

Caution The 78K0R/Lx3 microcontroller has an on-chip debug function, which is provided for development and evaluation. Do not use the on-chip debug function in products designated for mass production, because the guaranteed number of rewritable times of the flash memory may be exceeded when this function is used, and product reliability therefore cannot be guaranteed. Renesas Electronics is not liable for problems occurring when the on-chip debug function is used.


APPENDIX A DEVELOPMENT TOOLS

The following development tools are available for the development of systems that employ the 78K0R/Lx3 microcontrollers.

Figure A-1 shows the development tool configuration.

Figure A-1. Development Tool Configuration (1/2)

(1) When using the in-circuit emulator QB-78K0RLX3




Notes 1. Download the device file for 78K0R/Lx3 microcontrollers (DF781508) from the download site for development tools (http://www2.renesas.com/micro/en/ods/index.html).

- **2.** The project manager PM+ is included in the assembler package. The PM+ is only used for Windows TM .
- In-circuit emulator QB-78K0RLX3 is supplied with integrated debugger ID78K0R-QB, on-chip debug emulator with programming function QB-MINI2, and USB interface cable. Any other products are sold separately.
- **4.** SM+ for 78K0R (instruction simulation version) is included in the software package. SM+ for 78K0R/Lx3 (instruction + peripheral simulation version)^{Note 5} is not included.
- 5. Under development

Figure A-1. Development Tool Configuration (2/2)

(2) When using the on-chip debug emulator with programming function QB-MINI2



Notes 1. Download the device file for 78K0R/Lx3 microcontrollers (DF781508) and the integrated debugger ID78K0R-QB from the download site for development tools (http://www2.renesas.com/micro/en/ods/index.html).

- **2.** The project manager PM+ is included in the assembler package. The PM+ is only used for Windows.
- 3. On-chip debug emulator QB-MINI2 is supplied with USB interface cable, connection cables (10-pin cable and 16-pin cable), and 78K0-OCD board. Any other products are sold separately. In addition, download the software for operating the QB-MINI2 from the download site for MINICUBE2 (http://www2.renesas.com/micro/en/development/asia/minicube2/minicube2.html).
- **4.** SM+ for 78K0R (instruction simulation version) is included in the software package. SM+ for 78K0R/Lx3 (instruction + peripheral simulation version)^{Note 5} is not included.
- 5. Under development

A.1 Software Package

SP78K0R	Development tools (software) common to the 78K0R microcontrollers are combined in
78K0R microcontroller software	this package.
package	

A.2 Language Processing Software

RA78K0R	This accomplar converts programs written in magmanics into object codes executable
	This assembler converts programs written in mnemonics into object codes executable
Assembler package	with a microcontroller.
	This assembler is also provided with functions capable of automatically creating symbol
	tables and branch instruction optimization.
	This assembler should be used in combination with a device file (DF781508).
	<pre><pre>caution when using RA78K0R in PC environment></pre></pre>
	This assembler package is a DOS-based application. It can also be used in Windows,
	however, by using the Project Manager (included in assembler package) on Windows.
CC78K0R	This compiler converts programs written in C language into object codes executable with
C compiler package	a microcontroller.
	This compiler should be used in combination with an assembler package and device file.
	<pre><precaution cc78k0r="" environment="" in="" pc="" using="" when=""></precaution></pre>
	This C compiler package is a DOS-based application. It can also be used in Windows,
	however, by using the Project Manager (included in assembler package) on Windows.
DF781508 ^{Note}	This file contains information peculiar to the device.
Device file	This device file should be used in combination with a tool (RA78K0R, CC78K0R,
	ID78K0R-QB, and system simulator (SM+ for 78K0R and SM+ for 78K0R/Lx3)).
	The corresponding OS and host machine differ depending on the tool to be used.

Note The DF781508 can be used in common with the RA78K0R, CC78K0R, ID78K0R-QB, and system simulator.

Download the DF781508 from the download site for development tools

(http://www2.renesas.com/micro/en/ods/).

A.3 Flash Memory Programming Tools

A.3.1 When using flash memory programmer PG-FP5 and FL-PR5

PG-FP5, FL-PR5 Flash memory programmer	Flash memory programmer dedicated to microcontrollers with on-chip flash memory.
Flash memory programmer	
FA-78F1502GC-GAD-RX,	Flash memory programming adapter used connected to the flash memory programmer
FA-78F1502GK-GAK-RX,	for use.
FA-78F1505GC-UEU-RX,	
FA-78F1508GF-GAT-RX	
Flash memory programming adapter	

Remarks 1. FL-PR5, FA-78F1502GC-GAD-RX, FA-78F1502GK-GAK-RX, FA-78F1505GC-UEU-RX, and FA-78F1508GF-GAT-RX are products of Naito Densei Machida Mfg. Co., Ltd.

TEL: +81-42-750-4172 Naito Densei Machida Mfg. Co., Ltd.

2. Use the latest version of the flash memory programming adapter.

A.3.2 When using on-chip debug emulator with programming function QB-MINI2

QB-MINI2	This is a flash memory programmer dedicated to microcontrollers with on-chip flash
On-chip debug emulator with	memory. It is available also as on-chip debug emulator which serves to debug hardware
programming function	and software when developing application systems using the 78K0R/Lx3
	microcontrollers. When using this as flash memory programmer, it should be used in
	combination with a connection cable (16-pin cable) and a USB interface cable that is
	used to connect the host machine.

Remark Download the software for operating the QB-MINI2 from the download site for MINICUBE2 (http://www2.renesas.com/micro/en/development/asia/minicube2/minicube2.html).

A.4 Debugging Tools (Hardware)

A.4.1 When using in-circuit emulator QB-78K0RLX3

QB-78K0RLX3 In-circuit emulator	This in-circuit emulator serves to debug hardware and software when developing application systems using the 78K0R/Lx3 microcontrollers. It supports to the integrated debugger (ID78K0R-QB). This emulator should be used in combination with a power supply unit and emulation probe, and the USB is used to connect this emulator to the host machine.
QB-144-CA-01 Check pin adapter	This check pin adapter is used in waveform monitoring using the oscilloscope, etc.
QB-144-EP-02S Emulation probe	This emulation probe is flexible type and used to connect the in-circuit emulator and target system.
QB-xxxx-EA-xxx ^{Note} Exchange adapter	This exchange adapter is used to perform pin conversion from the in-circuit emulator to target connector.
QB-xxxx-YS-xxx ^{Note} Space adapter	This space adapter is used to adjust the height between the target system and in-circuit emulator.
QB-xxxx-YQ-xxx ^{Note} YQ connector	This YQ connector is used to connect the target connector and exchange adapter.
QB-xxxx-HQ-xxx ^{Note} Mount adapter	This mount adapter is used to mount the target device with socket.
QB-xxxx-NQ-xxx ^{Note} Target connector	This target connector is used to mount on the target system.

Note The part numbers of the exchange adapter, space adapter, YQ connector, mount adapter, and target connector and the packages of the target device are described below.

Package		Exchange	Space	YQ	Mount	Target
		Adapter	Adapter	Connector	Adapter	Connector
78K0R/LF3	80-pin plastic	QB-80GC-	QB-80GC-	QB-80GC-	QB-80GC-	QB-80GC-
	LQFP (GC-GAD type)	EA-09T	YS-01T	YQ-01T	HQ-01T	NQ-01T
	80-pin plastic	QB-80GK-	QB-80GK-	QB-80GK-	QB-80GK-	QB-80GK-
	LQFP (GK-GAK type)	EA-08T	YS-01T	YQ-01T	HQ-01T	NQ-01T
78K0R/LG3	100-pin plastic	QB-100GC-	QB-100GC-	QB-100GC-	QB-100GC-	QB-100GC-
	LQFP (GC-UEU type)	EA-08T	YS-01T	YQ-01T	HQ-01T	NQ-01T
78K0R/LH3	128-pin plastic	QB-128GF-	QB-128GF-	QB-128GF-	QB-128GF-	QB-128GF-
	LQFP (GF-GAT type)	EA-01T	YS-01T	YQ-01T	HQ-01T	NQ-01T

Remark 1. The QB-78K0RLX3 is supplied with an integrated debugger ID78K0R-QB, USB interface cable, and onchip debug emulator QB-MINI2.

When using the QB-MINI2 download the software for operating the QB-MINI2 from the download site for development tools (http://www2.renesas.com/micro/en/ods/).

Remark 2. The packed contents differ depending on the part number, as follows.

Packed Contents	In-Circuit Emulator	Emulation Probe	Exchange Adapter	YQ Connector	Target Connector
Part Number					
QB-78K0RLX3-ZZZ	QB-78K0RLX3	None			
QB-78K0RLX3-T80GC		QB-144-EP-02S	QB-80GK-EA-09T	QB-80GC-YQ-01T	QB-80GC-NQ-01T
QB-78K0RLX3-T80GK			QB-80GK-EA-08T	QB-80GK-YQ-01T	QB-80GK-NQ-01T
QB-78K0RLX3-T100GC			QB-100GC-EA-08T	QB-100GC-YQ-01T	QB-100GC-NQ-01T
QB-78K0RLX3-T128GF			QB-128GF-EA-01T	QB-128GF-YQ-01T	QB-128GF-NQ-01T

A.4.2 When using on-chip debug emulator with programming function QB-MINI2

QB-MINI2	This on-chip debug emulator serves to debug hardware and software when developing
On-chip debug emulator with	application systems using the 78K0R/Lx3 microcontrollers. It is available also as flash
programming function	memory programmer dedicated to microcontrollers with on-chip flash memory. When
	using this as on-chip debug emulator, it should be used in combination with a connection
	cable (16-pin cable), and USB interface cable that is used to connect the host machine.

Remark Download the software for operating the QB-MINI2 from the download site for MINICUBE2 (http://www2.renesas.com/micro/en/development/asia/minicube2/minicube2.html).

A.5 Debugging Tools (Software)

ID78K0R-QB Integrated debugger ^{Note 1}	This debugger supports the in-circuit emulators for the 78K0R microcontrollers. The ID78K0R-QB is Windows-based software. It has improved C-compatible debugging functions and can display the results of tracing with the source program using an integrating window function that associates the source program, disassemble display, and memory display with the trace result. It should be used in combination with the device file (DF781508).
SM+ for 78K0R SM+ for 78K0R/Lx3 ^{Note 2} System simulator	System simulator is Windows-based software. It is used to perform debugging at the C source level or assembler level while simulating the operation of the target system on a host machine. Use of system simulator allows the execution of application logical testing and performance testing on an independent basis from hardware development, thereby providing higher development efficiency and software quality. System simulator should be used in combination with the device file (DF781508). The following two types of system simulators supporting the 78K0R/Lx3 microcontrollers are available. • SM+ for 78K0R (instruction simulation version) This can only simulate a CPU. It is included in the software package. • SM+ for 78K0R/Lx3 (instruction + peripheral simulation version) This can simulate a CPU and peripheral hardware (ports, timers, serial interfaces, etc.).

- **Notes 1.** Download the ID78K0R-QB from the download site for development tools (http://www2.renesas.com/micro/en/ods/).
 - 2. Under development



APPENDIX B REGISTER INDEX

B.1 Register Index (In Alphabetical Order with Respect to Register Names)

A	
A/D converter mode register (ADM)	391
A/D converter mode register 1 (ADM1)	394
A/D port configuration register (ADPC)	193, 399, 429
Alarm hour register (ALARMWH)	359
Alarm minute register (ALARMWM)	359
Alarm week register (ALARMWW)	360
Analog input channel specification register (ADS)	398
Analog reference voltage control register (ADVRC)	395, 435
В	
Background event control register (BECTL)	839
BCD correction result register (BCDADJ)	854
c	
Clock operation mode control register (CMC)	209
Clock operation status control register (CSC)	211
Clock output selection register 0 (CKS0)	382
Clock output selection register 1 (CKS1)	
D	
D/A conversion value setting register 0 (DACS0)	422
D/A conversion value setting register 1 (DACS1)	422
D/A conversion value setting register W0 (DACSW0)	422
D/A conversion value setting register W1 (DACSW1)	422
D/A converter mode register (DAM)	421
Day count register (DAY)	355
DMA byte count register n (DBCn)	720
DMA mode control register n (DMCn)	721
DMA operation control register n (DRCn)	723
DMA RAM address register n (DRAn)	719
DMA SFR address register n (DSAn)	718
E	
8-bit A/D conversion result register (ADCRH)	389, 397
External interrupt falling edge enable register (EGN0)	
External interrupt falling edge enable register (EGN1)	760
External interrupt rising edge enable register (EGP0)	760
External interrupt rising edge enable register (EGP1)	760
н	
Hour count register (HOUR)	354
ı	
IICA control register 0 (IICCTL0)	584

IICA control register 1 (IICCLT1)	593
IICA flag register (IICF)	591
IICA high-level width setting register (IICWH)	595
IICA low-level width setting register (IICWL)	595
IICA shift register (IICA)	581
IICA status register (IICS)	589
Input switch control register (ISC)	195, 283, 464, 674
Interrupt mask flag register 0H (MK0H)	752
Interrupt mask flag register 0L (MK0L)	752
Interrupt mask flag register 1H (MK1H)	752
Interrupt mask flag register 1L (MK1L)	752
Interrupt mask flag register 2H (MK2H)	752
Interrupt mask flag register 2L (MK2L)	752
Interrupt request flag register 0H (IF0H)	748
Interrupt request flag register 0L (IF0L)	748
Interrupt request flag register 1H (IF1H)	748
Interrupt request flag register 1L (IF1L)	748
Interrupt request flag register 2H (IF2H)	748
Interrupt request flag register 2L (IF2L)	748
K	
Key return mode register (KRM)	772
L	
LCD boost level control register (VLCD)	670
LCD clock control register (LCDC0)	669
LCD display mode register (LCDM)	667
LCD mode register (LCDMD)	667
Low-voltage detection level select register (LVIS)	808
Low-voltage detection register (LVIM)	805
М	
Minute count register (MIN)	
Month count register (MONTH)	
Multiplication/division control register (MDUC)	713
Multiplication/division data register A (MDAH)	
Multiplication/division data register A (MDAL)	
Multiplication/division data register B (MDBH)	
Multiplication/division data register B (MDBL)	
Multiplication/division data register C (MDCH)	
Multiplication/division data register C (MDCL)	712
N	
Noise filter enable register 0 (NFEN0)	465
Noise filter enable register 1 (NFEN1)	284
Noise filter enable register 2 (NFEN2)	284
0	
Operation speed mode control register (OSMC)	221

Operational amplifier control register (OAC)	428
Oscillation stabilization time counter status register (OSTC)	212, 774
Oscillation stabilization time select register (OSTS)	214, 775
P	
Peripheral enable register 0 (PER0)	219, 262, 348, 390, 420, 427, 435, 447, 584
Port function register (PFALL)	
Port input mode register 1 (PIM1)	
Port input mode register 7 (PIM7)	
Port mode register 0 (PM0)	180
Port mode register 1 (PM1)	
Port mode register 10 (PM10)	
Port mode register 11 (PM11)	
Port mode register 12 (PM12)	
Port mode register 14 (PM14)	
Port mode register 15 (PM15)	
Port mode register 2 (PM2)	
Port mode register 3 (PM3)	180, 287, 361, 384
Port mode register 4 (PM4)	
Port mode register 5 (PM5)	
Port mode register 6 (PM6)	
Port mode register 7 (PM7)	
Port mode register 8 (PM8)	
Port mode register 9 (PM9)	180
Port output mode register 1 (POM1)	
Port output mode register 7 (POM7)	
Port output mode register 8 (POM8)	
Port register 0 (P0)	
Port register 1 (P1)	184
Port register 10 (P10)	184
Port register 11 (P11)	184
Port register 12 (P12)	184
Port register 13 (P13)	184
Port register 14 (P14)	184
Port register 15 (P15)	184
Port register 2 (P2)	184
Port register 3 (P3)	184
Port register 4 (P4)	184
Port register 5 (P5)	184
Port register 6 (P6)	184
Port register 7 (P7)	184
Port register 8 (P8)	184
Port register 9 (P9)	
Priority specification flag register 00H (PR00H)	755
Priority specification flag register 00L (PR00L)	755
Priority specification flag register 01H (PR01H)	755
Priority specification flag register 01L (PR01L).	755

Priority specification flag register 02H (PR02H)	
Priority specification flag register 02L (PR02L)	
Priority specification flag register 10H (PR10H)	
Priority specification flag register 10L (PR10L)	
Priority specification flag register 11H (PR11H)	
Priority specification flag register 11L (PR11L)	
Priority specification flag register 12H (PR12H)	
Priority specification flag register 12L (PR12L)	
Processor mode control register (PMC)	
Pull-up resistor option register 0 (PU0)	
Pull-up resistor option register 1 (PU1)	
Pull-up resistor option register 3 (PU3)	
Pull-up resistor option register 4 (PU4)	188
Pull-up resistor option register 5 (PU5)	188
Pull-up resistor option register 7 (PU7)	
Pull-up resistor option register 8 (PU8)	188
Pull-up resistor option register 9 (PU9)	188
Pull-up resistor option register 10 (PU10)	188
Pull-up resistor option register 12 (PU12)	188
Pull-up resistor option register 14 (PU14)	188
R	
Real-time counter control register 0 (RTCC0)	348
Real-time counter control register 1 (RTCC1)	350
Real-time counter control register 2 (RTCC2)	352
Regulator mode control register (RMC)	827
Reset control flag register (RESF)	797
S	
Second count register (SEC)	353
Segment enable register (SEGEN)	672
Serial channel enable status register m (SEm)	458
Serial channel start register m (SSm)	459
Serial channel stop register m (STm)	460
Serial clock select register m (SPSm)	447
Serial communication operation setting register mn (SCRmn)	451
Serial data register mn (SDRmn)	454
Serial flag clear trigger register mn (SIRmn)	457
Serial mode register mn (SMRmn)	449
Serial output enable register m (SOEm)	461
Serial output level register m (SOLm)	463
Serial output register m (SOm)	462
Serial status register mn (SSRmn)	455
Slave address register (SVA)	581
Sub-count register (RSUBC)	353
Successive approximation register (SAR)	388
System clock control register (CKC)	216

•	
10-bit A/D conversion result register (ADCR)	389, 397
Timer channel enable status register m (TEm)	269
Timer channel start register m (TSm)	270
Timer channel stop register m (TTm)	275
Timer clock select register m (TPSm)	262
Timer data register mn (TDRmn)	260
Timer input select register p (TISp)	276
Timer mode register mn (TMRmn)	264
Timer output enable register p (TOEp)	278
Timer output level register p (TOLp)	281
Timer output mode register p (TOMp)	282
Timer output register p (TOp)	279
Timer status register pq (TSRpq)	268
Timer/counter register mn (TCRmn)	258
12-bit A/D conversion result register (ADCR)	389, 396
20 MHz internal high-speed oscillation control register (DSCCTL)	218
w	
Watch error correction register (SUBCUD)	358
Watchdog timer enable register (WDTE)	376
Week count register (WEEK)	
Y	
Voor count register (VEAD)	257

B.2 Register Index (In Alphabetical Order with Respect to Register Symbol)

A Company of the Comp	
ADCR: 12-bit A/D conversion result register	389, 396
ADCRH: 8-bit A/D conversion result register	389, 397
ADM: A/D converter mode register	391
ADM1: A/D converter mode register 1	394
ADPC: A/D port configuration register	193, 399, 429
ADS: Analog input channel specification register	398
ADVRC: Analog reference voltage control register	395, 435
ALARMWH: Alarm hour register	359
ALARMWM: Alarm minute register	359
ALARMWW: Alarm week register	
В	
BCDADJ: BCD correction result register	854
BECTL: Background event control register	839
C	
CKC: System clock control register	216
CKS0: Clock output selection register 0	382
CKS1: Clock output selection register 1	382
CMC: Clock operation mode control register	209
CSC: Clock operation status control register	211
D	
DACS0: D/A conversion value setting register 0	422
DACS1: D/A conversion value setting register 1	422
DACSW0: D/A conversion value setting register W0	422
DACSW1: D/A conversion value setting register W1	422
DAM: D/A converter mode register	421
DAY: Day count register	355
DBCn: DMA byte count register n	720
DMCn: DMA mode control register n	721
DSCCTL: 20 MHz internal high-speed oscillation control register	218
DRAn: DMA RAM address register n	719
DRCn: DMA operation control register n	723
DSAn: DMA SFR address register n	718
E	
EGN0: External interrupt falling edge enable register	760
EGN1: External interrupt falling edge enable register	
EGP0: External interrupt rising edge enable register	
EGP1: External interrupt rising edge enable register	
н	
HOUR: Hour count register	
F0H: Interrupt request flag register 0H	748

IF0L: Interrupt request flag register 0L	748
IF1H: Interrupt request flag register 1H	
IF1L: Interrupt request flag register 1L	
IF2H: Interrupt request flag register 2H	748
IF2L: Interrupt request flag register 2L	748
IICA: IICA shift register	581
IICCLT1: IICA control register 1	593
IICCTL0: IICA control register 0	584
IICF: IICA flag register	591
IICS: IICA status register	589
IICWH: IICA high-level width setting register	595
IICWL: IICA low-level width setting register	595
ISC: Input switch control register	195, 283, 464, 674
K	
KRM: Key return mode register	770
Kinivi. Ney return mode register	
L	
LCDC0: LCD clock control register	
LCDM: LCD display mode register	
LCDMD: LCD mode register	
LVIM: Low-voltage detection register	
LVIS: Low-voltage detection level select register	
M	
MDAH: Multiplication/division data register A	710
MDAL: Multiplication/division data register A	710
MDBH: Multiplication/division data register B	711
MDBL: Multiplication/division data register B	711
MDCH: Multiplication/division data register C	712
MDCL: Multiplication/division data register C	712
MDUC: Multiplication/division control register	713
MIN: Minute count register	354
MK0H: Interrupt mask flag register 0H	752
MK0L: Interrupt mask flag register 0L	752
MK1H: Interrupt mask flag register 1H	752
MK1L: Interrupt mask flag register 1L	752
MK2H: Interrupt mask flag register 2H	752
MK2L: Interrupt mask flag register 2L	752
MONTH: Month count register	
N	
NFEN0: Noise filter enable register 0	465
NFEN1: Noise filter enable register 1	
NFEN2: Noise filter enable register 2	
_	201
0	
OAC: Operational amplifier control register	
OSMC: Operation speed mode control register	221

OSTC: Oscillation stabilization time counter status register	
OSTS: Oscillation stabilization time select register	214, 775
P	
P0: Port register 0	184
P1: Port register 1	
P2: Port register 2	
P3: Port register 3	
P4: Port register 4	
P5: Port register 5	184
P6: Port register 6	
P7: Port register 7	184
P8: Port register 8	
P9: Port register 9	
P10: Port register 10	184
P11: Port register 11	184
P12: Port register 12	184
P13: Port register 13	184
P14: Port register 14	184
P15: Port register 15	184
PER0: Peripheral enable register 0	219, 262, 348, 390, 420, 427, 435, 447, 584
PFALL: Port function register	
PIM1: Port input mode register 1	
PIM7: Port input mode register 7	191, 466
PM0: Port mode register 0	
PM1: Port mode register 1	180, 287, 468
PM2: Port mode register 2	
PM3: Port mode register 3	180, 287, 361, 384
PM4: Port mode register 4	180
PM5: Port mode register 5	
PM6: Port mode register 6	
PM7: Port mode register 7	
PM8: Port mode register 8	
PM9: Port mode register 9	180
PM10: Port mode register 10	180
PM11: Port mode register 11	180
PM12: Port mode register 12	
PM14: Port mode register 14	180
PM15: Port mode register 15	
PMC: Processor mode control register	83
POM1: Port output mode register 1	
POM7: Port output mode register 7	
POM8: Port output mode register 8	
PR00H: Priority specification flag register 00H	
PR00L: Priority specification flag register 00L	
PR01H: Priority specification flag register 01H	
PR01L: Priority specification flag register 01L	755

PR02H: Priority specification flag register 02H	755
PR02L: Priority specification flag register 02L	755
PR10H: Priority specification flag register 10H	755
PR10L: Priority specification flag register 10L	755
PR11H: Priority specification flag register 11H	755
PR11L: Priority specification flag register 11L	755
PR12H: Priority specification flag register 12H	755
PR12L: Priority specification flag register 12L	755
PU0: Pull-up resistor option register 0	188
PU1: Pull-up resistor option register 1	188
PU3: Pull-up resistor option register 3	188
PU4: Pull-up resistor option register 4	188
PU5: Pull-up resistor option register 5	188
PU7: Pull-up resistor option register 7	188
PU8: Pull-up resistor option register 8	188
PU9: Pull-up resistor option register 9	188
PU10: Pull-up resistor option register 10	188
PU12: Pull-up resistor option register 12	188
PU14: Pull-up resistor option register 14	188
R	
RESF: Reset control flag register	797
RMC: Regulator mode control register	
RSUBC : Sub-count register	
RTCC0: Real-time counter control register 0	
RTCC1: Real-time counter control register 1	
RTCC2: Real-time counter control register 2	
S	
SAR :Successive approximation register	200
SCRmn: Serial communication operation setting register mn	
SDRmn: Serial data register mn	
SEC : Second count register	
SEGEN: Segment enable register	
SEm: Serial channel enable status register m	
SIRmn: Serial flag clear trigger register mn	
SMRmn: Serial mode register mn	
SOEm: Serial output enable register m	
SOLm: Serial output eriable register m	
SOm: Serial output register m	
SPSm: Serial clock select register m	
SPSm: Serial clock select register m	
SSRmn: Serial status register mn	
SSHmn: Serial status register mn	
SUBCUD: Watch error correction register	
SUBCUD: Watch error correction register	
0 v A. Olave address register	

•	
TCRmn: Timer/counter register mn	258
TDRmn: Timer data register mn	260
TEm: Timer channel enable status register m	269
TISp: Timer input select register p	276
TMRmn: Timer mode register mn	264
TOEp: Timer output enable register p	278
TOLp: Timer output level register p	281
TOMp:Timer output mode register p	282
TOp: Timer output register p	279
TPSm: Timer clock select register m	262
TSm: Timer channel start register m	270
TSRpq: Timer status register pq	268
TTm: Timer channel stop register m	275
v	
VLCD: LCD boost level control register	670
w	
WDTE: Watchdog timer enable register	376
WEEK : Week count register	356
Y	
YEAR: Year count register	357

APPENDIX C LIST OF CAUTIONS

This appendix lists the cautions described in this document.

"Classification (hard/soft)" in the table is as follows.

Hard: Cautions for microcontroller internal/external hardware Soft: Cautions for software such as register settings or programs

(1/39)

Chapter	Classification	Function	Details of Function	Cautions	Pag	je
Chapter 1	Hard	Outline	On-chip debug function	The 78K0R/Lx3 microcontrollers have an on-chip debug function, which is provided for development and evaluation. Do not use the on-chip debug function in products designated for mass production, because the guaranteed number of rewritable times of the flash memory may be exceeded when this function is used, and product reliability therefore cannot be guaranteed. Renesas Electronics is not liable for problems occurring when the on-chip debug function is used.		
			AVss, Vss	Make AVss the same potential as Vss.	pp.4, 5	
			REGC	Connect the REGC pin to Vss via a capacitor (0.47 to 1 μ F).	pp.4, 5	5 🗆
Chapter 2	Soft	Pin functions	P00/CAPH, P01/CAPL, P02/V _{LC3}	To use P00/CAPH, P01/CAPL, and P02/V _{LC3} as a general-purpose port, set bit 5 (MDSET1) and bit 4 (MDSET0) of LCD mode register (LCDMD) to "0", which is the same as their default status setting.		
			P10/SCK20/ SCL20, P11/SI20/RxD2/ SDA20/INTP6	To use P10/SCK20/SCL20 and P11/SI20/RxD2/SDA20/INTP6 as a general-purpose port, note the serial array unit 1 setting. For details, refer to Table 14-9 Relationship Between Register Settings and Pins (Channel 0 of unit 1: CSI20, UART2 Reception, IIC20).	p.45	
			P12/TO02/SO20 /TxD2	To use P12/TO02/SO20/TxD2 as a general-purpose port, set bit 2 (TO02) of timer output register 0 (TO0) and bit 2 (TOE02) of timer output enable register 0 (TOE0) to "0", which is the same as their default status setting. And as a general-purpose port, note the serial array unit 1 setting. For details of serial array unit 1 setting, refer to Table 14-9 Relationship Between Register Settings and Pins (Channel 0 of unit 1: CSI20, UART2 Reception, IIC20).	p.45	
			P13/TO04/SO10 /TxD1	To use P13/TO04/SO10/TxD1 as a general-purpose port, set bit 4 (TO04) of timer output register 0 (TO0) and bit 4 (TOE04) of timer output enable register 0 (TOE0) to "0", which is the same as their default status setting. And as a general-purpose port, note the serial array unit 0 setting. For details of serial array unit 0 setting, refer to Table 14-7 Relationship Between Register Settings and Pins (Channel 2 of unit 0: CSI10, UART1 Transmission, IIC10).	p.45	
			P14/SI10/RxD1/ SDA10/INTP4, P15/SCK10/ SCL10/INTP7	To use P14/SI10/RxD1/SDA10/INTP4 and P15/SCK10/SCL10/INTP7 as a general-purpose port, note the serial array unit 0 setting. For details, refer to Table 14-7 Relationship Between Register Settings and Pins (Channel 2 of unit 0: CSI10, UART1 Transmission, IIC10).	p.45	
			P16/TO05/TI05/ INTP10	To use P16/T005/TI05/INTP10 as a general-purpose port, set bit 5 (T005) of timer output register 0 (T00) and bit 5 (T0E05) of timer output enable register 0 (T0E0) to "0", which is the same as their default status setting.	p.45	

(2/39)

	,				(2	2/39)
_	tion	Function	Details of	Cautions	Pag	ge
Chapter	Classification		Function			
S	lass					
Chapter 2	Soft	Pin	P20/ANI0/AMP0-	P20/ANI0/AMP0- to P27/ANI7/ANP2O are set in the digital input (general-purpose	p.46	
apte		functions	to	port) mode after release of reset.		
ည်	Hard		P27/ANI7/ANP2O	When using at least one port of ports P20/ANI0/AMP0- to P27/ANI7/ANP2O as a	p.46	
			Doo'TOoo'Tloo'	digital port, set AV _{DDO} to the same potential as EV _{DD} or V _{DD} .	40	
	Soft		P30/TO00/TI03/	To use P30/T000/TI03/RTC1HZ/INTP1 as a general-purpose port, set bit 5	p.48	
			RTC1HZ/INTP1	(RCLOE1) of real-time counter control register 0 (RTCC0), bit 0 (TO00) of timer		
				output register 0 (TO0) and bit 0 (TOE00) of timer output enable register 0 (TOE0) to "0", which is the same as their default status setting.		
			P31/TO03/TI00/	To use P31/T003/TI00/RTCDIV/RTCCL/PCLBUZ1/INTP2 as a general-purpose port,	n 48	$\overline{}$
			RTCDIV/RTCCL/	set bit 4 (RCLOE0) of real-time counter control register 0 (RTCC0), bit 6 (RCLOE2)	p.40	ㅁ
				of real-time counter control register 2 (RTCC2), bit 3 (TO03) of timer output register 0		
			. 02302.,	(TO0), bit 3 (TOE03) of timer output enable register 0 (TOE0) and bit 7 of clock		
				output select register 1 (CKS1) to "0", which is the same as their default status		
				setting.		
			P32/TO01/TI01/	To use P32/T001/TI01/INTP5/PCLBUZ0 as a general-purpose port, set bit 1 (T001)	p.48	
			INTP5/PCLBUZ0	of timer output register 0 (TO0), bit 1 (TOE01) of timer output enable register 0		
				(TOE0) and bit 7 of clock output select register 0 (CKS0) to "0", which is the same as		
				their default status setting.		
			P33/TO07/TI07/	To use P33/T007/TI07/INTP3 and P34/T006/TI06/INTP8 as a general-purpose port,	p.48	
			INTP3,	set bit 7, 6 (TO07, TO06) of timer output register 0 (TO0), and bit 7, 6 (TOE07,		
			P34/TO06/TI06/	TOE06) of timer output enable register 0 (TOE0) to "0", which is the same as their		
			INTP8	default status setting.		
	Hard		P40/TOOL0	The function of the P40/TOOL0 pin varies as described in (a) to (c) below.	p.49	
	т			In the case of (b) or (c), make the specified connection.		
				(a) In normal operation mode and when on-chip debugging is disabled (OCDENSET		
				= 0) by an option byte (000C3H) => Use this pin as a port pin (P40).		
				(b) In normal operation mode and when on-chip debugging is enabled (OCDENSET		
				= 1) by an option byte (000C3H)		
				=> Connect this pin to Vob via an external resistor, and always input a high level		
				to the pin before reset release.		
				(c) When on-chip debug function is used, or in write mode of flash memory		
				programmer		
				=> Use this pin as TOOL0. Directly connect this pin to the on-chip debug		
				emulator or a flash memory programmer, or pull it up by connecting it to V_DD		
				via an external resistor.		
	Soft		P60/SCL0,	When using P60/SCL0 and P61/SDA0 as a general-purpose port, stop the operation	p.50	
	"		P61/SDA0	of serial interface IICA.		
			P75/SCK01/KR5,	To use P75/SCK01/KR5, P76/Sl01/KR6, and P77/S001/KR7, as a general-purpose	-	
			P76/SI01/KR6,	port, note the serial array unit 0 setting. For details, refer to Table 14-6 Relationship		
			P77/SO01/KR7	Between Register Settings and Pins (Channel 1 of unit 0: CSI01, UARTO Reception).	- 50	
			P80/SCK00/	To use P80/SCK00/INTP11, P81/RxD0/SI00/INTP9, and P82/SO00/TxD0, as a	p.53	
			INTP11,	general-purpose port, note the serial array unit 0 setting. For details, refer to Table		
			P81/RxD0/SI00/ INTP9,	14-5 Relationship Between Register Settings and Pins (Channel 0 of unit 0: CSI00, UART0 Reception).		
			P82/SO00/TxD0	OALTO HOOCPHOIL).		
			1 32/0000/1700			

(3/39)

	,				(3,	/39)
Chapter	Classification	Function	Details of Function	Cautions	Pag	е
Chapter 2	Hard	Pin	P110/ANO0,	When using at least one port of P110/ANO0 and P111/ANO1 as a digital port, set	p.54	
lapt		functions	P111/ANO1	AV _{DD1} to the same potential as EV _{DD} or V _{DD} .		
ਹ	Soft		P121 to P124	The function setting on P121 to P124 is available only once after the reset release. The port once set for connection to an oscillator cannot be used as an input port unless the reset is performed.		
			P150/ANI8/ AMP2+ to	P150/ANI8/AMP2+ to P152/ANI10 and P157/ANI15/AVREFM are set in the digital input (general-purpose port) mode after release of reset.	p.57	
	Hard		P152/ANI10 and P157/ANI15/ AVREFM	When using at least one port of P150/ANI8/AMP2+ to P152/ANI10 and P157/ANI15/AVREFM as a digital port, set AVDD0 to the same potential as EVDD or VDD.	p.57	
			REGC	Keep the wiring length as short as possible for the broken-line part in the above figure.	p.58	
Chapter 3	Soft	Memory space	PMC: Processor mode control	Set PMC only once during the initial settings prior to operating the DMA controller. Rewriting PMC other than during the initial settings is prohibited.	p.83	
Shap		Sp. 11.2.2	register	After setting PMC, wait for at least one instruction and access the mirror area.	p.83	
				When the µPD78F1500A, 78F1503A, and 78F1506A (flash memory size: 64 KB) are	p.83	
				used, be sure to set bit 0 (MAA) of this register to 0.		
			Internal data	It is prohibited to use the general-purpose register (FFEE0H to FFEFFH) space for	pp.83,	
			memory space	fetching instructions or as a stack area.	89, 90	
				While using the self-programming function, the area of FFE20H to FFEFFH cannot	pp.83,	
			050 0 11	be used as a stack memory.	89	_
			SFR: Special function register area	Do not access addresses to which SFRs are not assigned.	pp.84, 93	
			2nd SFR: Extended special function register	Do not access addresses to which 2nd SFRs are not assigned.	pp.84, 99	
		Processor registers	SP: Stack pointer	Since reset signal generation makes the SP contents undefined, be sure to initialize the SP before using the stack.	p.89	
4	oft	Port	P00/CAPH.	To use P00/CAPH, P01/CAPL, and P02/V _{LC3} as a general-purpose port, set bit 5	p.130	
Chapter	Sc	functions	P01/CAPL, P02/V _{LC3}	(MDSET1) and bit 4 (MDSET0) of LCD mode register (LCDMD) to "0", which is the same as their default status setting.	p00	
			P10/SCK20/ SCL20, P11/Sl20/RxD2/ SDA20/INTP6	To use P10/SCK20/SCL20 and P11/SI20/RxD2/SDA20/INTP6 as a general-purpose port, note the serial array unit 1 setting. For details, refer to Table 14-9 Relationship Between Register Settings and Pins (Channel 0 of unit 1: CSI20, UART2 Reception, IIC20).	p.133	
			P12/TO02/SO20/ TxD2	To use P12/TO02/SO20/TxD2 as a general-purpose port, set bit 2 (TO02) of timer output register 0 (TO0) and bit 2 (TOE02) of timer output enable register 0 (TOE0) to "0", which is the same as their default status setting. And as a general-purpose port, note the serial array unit 1 setting. For details of serial array unit 1 setting, refer to Table 14-9 Relationship Between Register Settings and Pins (Channel 0 of unit 1: CSI20, UART2 Reception, IIC20).	p.133	
			P13/TO04/SO10 /TxD1	To use P13/T004/S010/TxD1 as a general-purpose port, set bit 4 (T004) of timer output register 0 (T00) and bit 4 (T0E04) of timer output enable register 0 (T0E0) to "0", which is the same as their default status setting. And as a general-purpose port, note the serial array unit 0 setting. For details of serial array unit 0 setting, refer to Table 14-7 Relationship Between Register Settings and Pins (Channel 2 of unit 0: CSI10, UART1 Transmission, IIC10)	p.133	

(4/39)

		T-			(4	/39)
Chapter	Classification	Function	Details of Function	Cautions	Pag	je
Chapter 4	Soft	Port functions	P14/SI10/RxD1/ SDA10/INTP4, P15/SCK10/SCL 10/INTP7	To use P14/SI10/RxD1/SDA10/INTP4 and P15/SCK10/SCL10/INTP7 as a general-purpose port, note the serial array unit 0 setting. For details, refer to Table 14-7 Relationship Between Register Settings and Pins (Channel 2 of unit 0: CSI10, UART1 Transmission, IIC10)		
			P16/TO05/TI05/ INTP10	To use P16/TO05/TI05/INTP10 as a general-purpose port, set bit 5 (TO05) of timer output register 0 (TO0) and bit 5 (TOE05) of timer output enable register 0 (TOE0) to "0", which is the same as their default status setting.	p.133	
	Hard		Port 2	Make the AV_{DD0} pin the same potential as the EV_{DD} or V_{DD} pin when port 2 is used as a digital port.	p.138	
	Soft		P30/TO00/TI03/ RTC1HZ/INTP1	To use P30/TO00/Tl03/RTC1HZ/INTP1 as a general-purpose port, set bit 5 (RCLOE1) of real-time counter control register 0 (RTCC0), bit 0 (TO00) of timer output register 0 (TO0) and bit 0 (TOE00) of timer output enable register 0 (TOE0) to "0", which is the same as their default status setting.		
			P31/T003/T100/ RTCDIV/RTCCL/ PCLBUZ1/INTP2	To use P31/T003/TI00/RTCDIV/RTCCL/PCLBUZ1/INTP2 as a general-purpose port, set bit 4 (RCLOE0) of real-time counter control register 0 (RTCC0), bit 6 (RCLOE2) of real-time counter control register 2 (RTCC2), bit 3 (T003) of timer output register 0 (T00), bit 3 (T0E03) of timer output enable register 0 (T0E0) and bit 7 of clock output select register 1 (CKS1) to "0", which is the same as their default status setting.		
			P32/TO01/TI01/ INTP5/PCLBUZ0	To use P32/T001/TI01/INTP5/PCLBUZ0 as a general-purpose port, set bit 1 (T001) of timer output register 0 (T00), bit 1 (T0E01) of timer output enable register 0 (T0E0) and bit 7 of clock output select register 0 (CKS0) to "0", which is the same as their default status setting.		
			P33/TO07/TI07/ INTP3, P34/TO06/TI06/I NTP8	To use P33/T007/Tl07/INTP3 and P34/T006/Tl06/INTP8 as a general-purpose port, set bit 7, 6 (T007, T006) of timer output register 0 (T00), and bit 7, 6 (T0E07, T0E06) of timer output enable register 0 (T0E0) to "0", which is the same as their default status setting.	ľ	
	Hard		P40, P41	When a tool is connected, the P40 pin cannot be used as a port pin. When the on-chip debug function is used, P41 pin can be used as follows by the mode setting on the debugger. • 1-line mode: can be used as a port (P41). • 2-line mode: used as a TOOL1 pin and cannot be used as a port (P41).	p.144	
	Soft		P60/SCL0, P61/SDA0	When using P60/SCL0 and P61/SDA0 as a general-purpose port, stop the operation of serial interface IICA.	p.150	
			P75/SCK01/KR5, P76/SI01/KR6, P77/SO01/KR7	To use P75/SCK01/KR5, P76/SI01/KR6 and P77/SO01/KR7, as a general-purpose port, note the serial array unit 0 setting. For details, refer to Table 14-6 Relationship Between Register Settings and Pins (Channel 1 of unit 0: CSI01, UARTO Reception).		
			P80/SCK00/ INTP11, P81/RxD0/SI00/ INTP9, P82/SO00/TxD0	To use P80/SCK00/INTP11, P81/RxD0/SI00/INTP9 and P82/SO00/TxD0, as a general-purpose port, note the serial array unit 0 setting. For details, refer to Table 14-5 Relationship Between Register Settings and Pins (Channel 0 of unit 0: CSI00, UART0 Reception).	-	

(5/39)

					(၁	/39)
Chapter	Classification	Function	Details of Function	Cautions	Pag	ė
Chapter 4	Hard	Port functions	Port 11	Make the AV _{DD1} pin the same potential as the EV _{DD} or V _{DD} pin when port 11 is used as a digital port.	p.167	
Chap		Tariotionio	P121 to P124	The function setting on P121 to P124 is available only once after the reset release.	p.168	
				The port once set for connection to an oscillator cannot be used as an input port unless the reset is performed.		
			Port 15	Make the AV _{DD0} pin the same potential as the EV _{DD} or V _{DD} pin when port 15 is used as a digital port.	p.176	
	Soft		Port mode	Be sure to set bits 3 to 7 of PM0, bits 6, 7 of PM1, bit 7 of PM2, bits 4 to 7 of PM3,	p.181	
	Ñ		register	bits 2 to 7 of PM4, bits 3 to 7 of PM9, bits 1 to 7 of PM10, bits 2 to 7 of PM11, bits 1		
			(78K0R/LF3)	to 7 of PM12, and bits 0 to 6 of PM15 to 1.		
			Port mode	Be sure to set bits 3 to 7 of PM0, bit 7 of PM1, bits 5 to 7 of PM3, bits 2 to 7 of PM4,	p.182	
			register	bits 2 to 7 of PM6, bits 3 to 7 of PM8, bits 1 to 7 of PM10, bits 2 to 7 of PM11, bits 1	'	_
			(78K0R/LG3)	to 7 of PM12, and bits 3 to 6 of PM15 to 1.		
			Port mode	Be sure to set bits 3 to 7 of PM0, bits 5 to 7 of PM3, bits 2 to 7 of PM4, bits 2 to 7 of	p.183	
			register	PM6, bits 3 to 7 of PM10, bits 2 to 7 of PM11, bits 1 to 7 of PM12, and bits 3 to 6 of		_
			(78K0R/LH3)	PM15 to 1.		
			ADPC: A/D port	Set the channel used for A/D conversion to the input mode by using port mode	p.193	
			configuration	registers 2 and 15 (PM2, PM15).		
			register	Do not set the pin that is set by ADPC as digital I/O by analog input channel	p.193	
				specification register (ADS).	•	
			PFALL: Port	For 78K0R/LF3, bits 3 and 7 must be set to 0. For 78K0R/LG3 and 78K0R/LH3, bit 7	p.195	
			function register	must be set to 0.		
			ISC: Input switch	Be sure to clear bits 5 to 7 to "0".	p.196	
			control register			
			1-bit	When a 1-bit manipulation instruction is executed on a port that provides both input	p.205	
			manipulation	and output functions, the output latch value of an input port that is not subject to		
			instruction for	manipulation may be written in addition to the targeted bit. Therefore, it is		
			port register n	recommended to rewrite the output latch when switching a port from input mode to		
			(Pn)	output mode.		
Chapter 5	Soft	Clock	CMC: Clock	CMC can be written only once after reset release, by an 8-bit memory manipulation	p.210	
apte	U)	generator	operation mode	instruction.		
ĊŸ			control register	After reset release, set CMC before X1 or XT1 oscillation is started as set by the	p.210	
				clock operation status control register (CSC).		
				Be sure to set AMPH to 1 if the X1 clock oscillation frequency exceeds 10 MHz.	p.210	
				To use CMC with its initial value (00H), be sure to set it to 00H after releasing reset in	p.210	
				order to prevent malfunction when a program loop occurs.		

(6/39)

_					(6/	/39)
	on	Function	Details of	Cautions	Pag	е
oter	cati		Function			
Chapter	ssifi					
Ι	Classification					
2		Clock	CMC: Clock	The XT1 oscillator is designed as a low-gain circuit for achieving low-power	nn 210	
Chapter	Hard	generator	operation mode	consumption. Note the following points when designing the XT1 oscillator.	211	, ⊔
hap		gonorator	control register	The pins and circuit board include parasitic capacitance. Therefore, confirm that		
O			Control register	there are no problems by performing oscillation evaluation on the circuit board to		
				be actually used.		
				When low-consumption oscillation or super-low-consumption oscillation is		
				selected, lower power consumption than when selecting normal oscillation can be		
				achieved. However, in this case, the XT1 oscillation margin is reduced, so		
				perform sufficient oscillation evaluation of the resonator to be used for XT1		
				oscillation before using the resonator.		
				Keep the wiring length between the XT1 and XT2 pins and resonator as short as		
				possible and parasitic capacitance and wire resistance as small as possible. This		
				is particularly important when super-low-consumption oscillation (AMPHS1 = 1) is		
				selected.		
				Configure the circuit board by using material with little parasitic capacitance and		
				wire resistance.		
				Place a ground pattern that has the same potential as Vss (if possible) around the		
				XT1 oscillator.		
				Do not cross the signal lines between the XT1 and XT2 pins and the resonator		
				with other signal lines. Do not route the signal lines near a signal line through		
				which a high fluctuating current flows.		
				Moisture absorption by the circuit board and condensation on the board in a highly humid any ironment may cause the impedance between the XT1 and XT2.		
				highly humid environment may cause the impedance between the XT1 and XT2 pins to drop and disable oscillation. When using the circuit board in such an		
				environment, prevent the circuit board from absorbing moisture by taking		
				measures such as coating the circuit board.		
				Coat the surface of the circuit board by using material that does not generate		
				capacitance or leakage between the XT1 and XT2 pins.		
	Soft		CSC: Clock	After reset release, set the clock operation mode control register (CMC) before	p.211	
	Ω̈́		operation status	starting X1 oscillation as set by MSTOP or XT1 oscillation as set by XTSTOP.		
			control register	To start X1 oscillation as set by MSTOP, check the oscillation stabilization time of the	p.212	
				X1 clock by using the oscillation stabilization time counter status register (OSTC).		
				Do not stop the clock selected for the CPU peripheral hardware clock (fclk) with the	p.212	
				CSC register.		
				The setting of the flags of the register to stop clock oscillation (invalidate the external	p.212	
				clock input) and the condition before clock oscillation is to be stopped are as follows.		
			OSTC:	After the above time has elapsed, the bits are set to 1 in order from MOST8 and	p.213	
			Oscillation	remain 1.		
			stabilization time	The oscillation stabilization time counter counts up to the oscillation stabilization time	p.213	
			counter status	set by OSTS. In the following cases, set the oscillation stabilization time of OSTS to		
			register	the value greater than the count value which is to be checked by the OSTC register		
				after the oscillation starts.		
				• If the X1 clock starts oscillation while the internal high-speed oscillation clock or		
				subsystem clock is being used as the CPU clock. • If the STOP mode is entered and then released while the internal high-speed		
				oscillation clock is being used as the CPU clock with the X1 clock oscillating.		
				(Note, therefore, that only the status up to the oscillation stabilization time set by		
				OSTS is set to OSTC after the STOP mode is released.)		
Ь	1		İ.	1	1	

(7/39)

			T		,	/39)
Chapter	Classification	Function	Details of Function	Cautions	Pag	е
Chapter 5	Hard	Clock generator	OSTC: Oscillation stabilization time counter status register	The X1 clock oscillation stabilization wait time does not include the time until clock oscillation starts ("a" below).		
	Soft		OSTS: Oscillation	To set the STOP mode when the X1 clock is used as the CPU clock, set the OSTS register before executing the STOP instruction.	p.214	
			stabilization time	Setting the oscillation stabilization time to 20 μ s or less is prohibited.	p.214	
			select register	To change the setting of the OSTS register, be sure to confirm that the counting	·	<u> </u>
			ocioci rogicioi	operation of the OSTC register has been completed.		
				Do not change the value of the OSTS register during the X1 clock oscillation stabilization time.	p.214	
				The oscillation stabilization time counter counts up to the oscillation stabilization time set by OSTS. In the following cases, set the oscillation stabilization time of OSTS to the value greater than the count value which is to be checked by the OSTC register after the	p.214	
				 If the X1 clock starts oscillation while the internal high-speed oscillation clock or subsystem clock is being used as the CPU clock. If the STOP mode is entered and then released while the internal high-speed oscillation clock is being used as the CPU clock with the X1 clock oscillating. (Note, therefore, that only the status up to the oscillation stabilization time set by OSTS is set to OSTC after the STOP mode is released.) 		
	Hard			The X1 clock oscillation stabilization wait time does not include the time until clock	p.214	
	Soft		CKC: System clock control register	oscillation starts ("a" below). The clock set by CSS, MCM0, SDIV, and MDIV2 to MDIV0 is supplied to the CPU and peripheral hardware. If the CPU clock is changed, therefore, the clock supplied to peripheral hardware (except the real-time counter, timer array unit (when fsub/2, fsub/4, the valid edge of TI0mn input, or the valid edge of INTRTCI is selected as the count clock), clock output/buzzer output, and watchdog timer) is also changed at the same time. Consequently, stop each peripheral function when changing the CPU/peripheral operating hardware clock.	p.216	
	Hard			If the peripheral hardware clock is used as the subsystem clock, the operations of the A/D converter and IICA are not guaranteed. For the operating characteristics of the peripheral hardware, refer to the chapters describing the various peripheral hardware as well as CHAPTER 31 ELECTRICAL SPECIFICATIONS.	p.216	
			DSCCTL: 20	20 MHz internal oscillation can only be used if $V_{DD} \ge 2.7~V.$	p.218	
	Soft		MHz internal	Set SELDSC when 100 μ s have elapsed after having set DSCON with $V_{DD} \ge 2.7 \text{ V}$.	p.218	
	0)		high-speed oscillation control register	The internal high-speed oscillator must be operated (HIOSTOP = 0) when $DSCON = 1$.	p.218	
			OSMC:	Write "1" to FSEL before the following two operations.	p.221	
			Operation speed	 Changing the clock prior to dividing fclk to a clock other than fiн. 		
			mode control	Operating the DMA controller.		
			register	The CPU waits (140.5 clock (fcLK)) when "1" is written to the FSEL bit.	p.221	
				Interrupt requests issued during a wait will be suspended. However, counting the oscillation stabilization time of fx can continue even while the		
				CPU is waiting.		
				To increase fclк to 10 MHz or higher, set FSEL to "1", then change fclк after two or	p.221	
				more clocks have elapsed.	- 001	_
				Confirm that the clock is operating at 10 MHz or less before setting FSEL = 0.	p.221	

				,	(8	/39)
Chapter	Classification	Function	Details of Function	Cautions	Pag	je
Chapter 5	Soft	Clock generator	OSMC: Operation speed	To shift to STOP mode while $V_{DD} \le 2.7 \text{ V}$, set FSEL = 0 after setting fclk to 10 MHz or less.	p.221	
Cha			mode control register	The HALT mode current when operating on the subsystem clock can be reduced by setting RTCLPC to 1. However, the clock cannot be supplied to peripheral functions except the real-time counter in the subsystem clock HALT mode. Set bit 7 (RTCEN) of PER0 to 1 and bits 0 to 6 of PER0 to 0 before setting the subsystem clock HALT mode.		
				Once FLPC has been set from 0 to 1, setting it back to 0 from 1 other than by reset is prohibited.	p.221	
				When setting FSEL to "1", do so while RMC = 00H. When setting FLPC to "1", do so while RMC = 5AH.	p.221	
	Hard	X1/XT1 oscillator		When using the X1 oscillator and XT1 oscillator, wire as follows in the area enclosed by the broken lines in the Figures 5-10 and 5-11 to avoid an adverse effect from wiring capacitance. • Keep the wiring length as short as possible. • Do not cross the wiring with the other signal lines. Do not route the wiring near a signal line through which a high fluctuating current flows. • Always make the ground point of the oscillator capacitor the same potential as Vss. Do not ground the capacitor to a ground pattern through which a high current flows. • Do not fetch signals from the oscillator. Note that the XT1 oscillator is designed as a low-gain circuit for achieving low-power consumption. Note the following points when designing the XT1 oscillator. • The pins and circuit board include parasitic capacitance. Therefore, confirm that there are no problems by performing oscillation evaluation on the circuit board to be actually used. • When low-consumption oscillation or super-low-consumption oscillation is selected, lower power consumption than when selecting normal oscillation can be achieved. However, in this case, the XT1 oscillation margin is reduced, so perform sufficient oscillation evaluation of the resonator to be used for XT1 oscillation before using the resonator. • Keep the wiring length between the XT1 and XT2 pins and resonator as short as possible and parasitic capacitance and wire resistance as small as possible. This is particularly important when super-low-consumption oscillation (AMPHS1 = 1) is selected. • Configure the circuit board by using material with little parasitic capacitance and wire resistance. • Place a ground pattern that has the same potential as Vss (if possible) around the XT1 oscillator. • Do not cross the signal lines between the XT1 and XT2 pins and the resonator with other signal lines. Do not route the signal lines near a signal line through which a high fluctuating current flows. • Moisture absorption by the circuit board and condensation on the board in a highly hum		

(9/39)

					(9)	/39)
Chapter	Classification	Function	Details of Function	Cautions	Pag	_e
ter 5	ard	X1/XT1 oscillator	-	When X2 and XT1 are wired in parallel, the crosstalk noise of X2 may increase with	p.225	
Chapter 5		Internal high-speed oscillator	=	XT1, resulting in malfunctioning. To use the 1, 8, or 20 MHz internal high-speed oscillation clock, use the option byte to set the frequency in advance (for details, see CHAPTER 26 OPTION BYTE). Also, the internal high-speed oscillator automatically starts oscillating after reset release. (If 8 MHz or 20 MHz is selected by using the option byte, the microcontroller		
				operates using the 8 MHz internal high-speed oscillator.) To use the 20 MHz internal high-speed oscillator to operate the microcontroller, oscillation is started by setting bit 0 (DSCON) of the DSCCTL register to 1 with $V_{DD} \ge 2.7 \text{ V}$.		
		Clock generator operation when power supply	When LVI default start function stopped is set (option byte: LVIOFF = 1)	If the voltage rises with a slope of less than 0.5 V/ms (MIN.) from power application until the voltage reaches 1.8 V, input a low level to the $\overline{\text{RESET}}$ pin from power application until the voltage reaches 1.8 V, or set the LVI default start function stopped by using the option byte (LVIOFF = 0) (see Figure 5-14). By doing so, the CPU operates with the same timing as <2> and thereafter in Figure 5-13 after reset release by the $\overline{\text{RESET}}$ pin.		
		voltage is turned on		It is not necessary to wait for the oscillation stabilization time when an external clock input from the EXCLK pin is used.		
			When LVI default start function enabled is set (option	A voltage stabilization time (about 2.12 to 5.84 ms) is required after the supply voltage reaches 1.61 V (TYP.). If the time for the supply voltage to rise from 1.61 V (TYP.) to 2.07 V (TYP.) is shorter than the voltage stabilization time, reset processing is entered after the voltage stabilization time elapses.		
			byte: LVIOFF = 0)	It is not necessary to wait for the oscillation stabilization time when an external clock input from the EXCLK pin is used.		
	rō	Controlling high-	X1/P121, X2/EXCLK/P122	The X1/P121 and X2/EXCLK/P122 pins are in the input port mode after a reset release.	p.232	
		speed system clock	X1 clock	The CMC register can be written only once after reset release, by an 8-bit memory manipulation instruction. Therefore, it is necessary to also set the value of the OSCSELS bit at the same time. For OSCSELS bit, see 5.6.3 Example of controlling subsystem clock.		
				Set the X1 clock after the supply voltage has reached the operable voltage of the clock to be used (see CHAPTER 31 ELECTRICAL SPECIFICATIONS).	p.232	
			External main system clock	The CMC register can be written only once after reset release, by an 8-bit memory manipulation instruction. Therefore, it is necessary to also set the value of the OSCSELS bits at the same time. For OSCSELS bits, see 5.6.3 Example of controlling subsystem clock.		
				Set the external main system clock after the supply voltage has reached the operable voltage of the clock to be used (see CHAPTER 31 ELECTRICAL SPECIFICATIONS).	p.233	
			High-speed system clock	Be sure to confirm that MCS = 0 or CLS = 1 when setting MSTOP to 1. In addition, stop peripheral hardware that is operating on the high-speed system clock.	p.235	
		Controlling internal high- speed oscillation clock	Internal high- speed oscillation clock	If switching the CPU/peripheral hardware clock from the high-speed system clock to the internal high-speed oscillation clock after restarting the internal high-speed oscillation clock, do so after 10 μ s or more have elapsed. If the switching is made immediately after the internal high-speed oscillation clock is restarted, the accuracy of the internal high-speed oscillation cannot be guaranteed for 10 μ s.	-	
				Be sure to confirm that $MCS = 1$ or $CLS = 1$ when setting HIOSTOP to 1. In addition, stop peripheral hardware that is operating on the internal high-speed oscillation clock.	p.237	

(10/39)

			Ī		(10)	/39)
	on	Function	Details of	Cautions	Pag	е
Chapter	cati		Function			
λha	ssifi					
0	Classification					
2		Cubovotom	VT1/D100	The VT1/D192 and VT9/D194 pine are in the input part made after a react release	p.237	_
ter	Soft	Subsystem clock	XT1/F123, XT2/P124	The XT1/P123 and XT2/P124 pins are in the input port mode after a reset release.	p.237	
Chapter 5	ъ	control		When the subsystem clock is used as the CPU clock, the subsystem clock is also	pp 227	, _
C	Hard	CONTROL	Subsystem clock	supplied to the peripheral hardware (except the real-time counter, timer array unit		, Ц
				(when fsus/2, fsus/4, the valid edge of Tl0mn input, or the valid edge of INTRTCI is	200	
				selected as the count clock), clock output/buzzer output, and watchdog timer). At		
				this time, the operations of the A/D converter and IICA are not guaranteed. For the		
				operating characteristics of the peripheral hardware, refer to the chapters describing		
				the various peripheral hardware as well as CHAPTER 31 ELECTRICAL		
				SPECIFICATIONS.		
	Soft			The CMC register can be written only once after reset release, by an 8-bit memory	p.238	
	S			manipulation instruction.		
				Therefore, it is necessary to also set the value of the EXCLK and OSCSEL bits at the		
				same time. For EXCLK and OSCSEL bits, see 5.6.1 (1) Example of setting		
				procedure when oscillating the X1 clock or 5.6.1 (2) Example of setting procedure		
				when using the external main system clock.		
				Be sure to confirm that CLS = 0 when setting XTSTOP to 1. In addition, stop the	p.238	
				peripheral hardware if it is operating on the subsystem clock.		
				The subsystem clock oscillation cannot be stopped using the STOP instruction.	p.238	
		CPU clock	=			
		status transition		to be set (see CHAPTER 31 ELECTRICAL SPECIFICATIONS).	242, 24	15
9	Ħ	Timer		Channel 5 of timer array unit 0 of the 78K0R/LF3 can be used only as an interval	n 251	
ter	Soft	array unit	_	timer.	p.231	Ц
Chapter 6		array arm		Channel 6 of timer array unit 0 of the 78K0R/LF3 can be used only as an interval	p.251	
0				timer, for PWM output (master channel), and for one-shot pulse output (master	p.20 .	
				channel when software trigger start is selected).		
				Channels 0 to 3 of timer array unit 1 of the 78K0R/LF3 and 78K0R/LG3 can be used	p.251	
				only as interval timers.		
				Channels 1, 5 to 7 of timer array unit 0 and channels 0 to 3 of timer array unit 1	p.251	
				cannot be used as frequency dividers.		
			TCRmn:	The count value is not captured to TDRmn even when TCRmn is read.	p.255	
			Timer/counter			
			register mn			
			TDRmn: Timer	TDRmn does not perform a capture operation even if a capture trigger is input, when	p.260	
			data register mn	it is set to the compare function.		
			PER0:	When setting the timer array unit, be sure to set TAUmEN to 1 first. If TAUmEN = 0,	p.262	
			Peripheral	writing to a control register of the timer array unit is ignored, and all read values are		
			enable register 0	default values.		
			TPSm: Timer	Be sure to clear bits 15 to 8 to "0".	p.268	
			clock select			
			register m			

(11/39)

					(11/	39)
١. ا	lon	Function	Details of	Cautions	Page	Э
Chapter	Classification		Function			
Cha	ıssif					
	Cla					
9.	Soft	Timer	TMRmn: Timer	Be sure to clear bits 14, 13, 5, and 4 to "0".	pp.264	
pteı	Ñ	array unit	mode register		to 266	
Chapter 6			mn	Channel 5 of timer array unit 0 and channels 0 to 3 of timer array unit 1 of the	pp.266	, \square
				78K0R/LF3 can be set only to the interval mode.	271	
				Channel 6 of timer array unit 0 of the 78K0R/LF3 can be set only to the interval mode	pp.266	, □
				and one-count mode (when using as master).	271	
				Channels 0 to 3 of timer array unit 1 of the 78K0R/LG3 can be set only to the interval	pp.266	, □
				mode.	271	
			TSm: Timer	Be sure to clear bits 15 to 8 of TS0 and bits 15 to 4 of TS1 to "0".	p.270	
			channel start register m			
			Start Timing (In	In the first cycle operation of count clock after writing TSmn, an error at a maximum	n 272	
			Interval Timer	of one clock is generated since count start delays until count clock has been	1	
			Mode)	generated. When the information on count start timing is necessary, an interrupt can		
			,	be generated at count start by setting MDmn0 = 1.		
			Start Timing (In	In the first cycle operation of count clock after writing TSpq, an error at a maximum of	p.273	
			Capture Mode)	one clock is generated since count start delays until count clock has been generated.		
				When the information on count start timing is necessary, an interrupt can be		
			0:	generated at count start by setting MDpq0 = 1.	075	
				An input signal sampling error is generated since operation starts upon start trigger detection (The error is one count clock when Tlpq is used).	pp.275 276	, Ц
			and In Capture &	detection (The error is one count clock when Tipq is used).	276	
			One-count			
			Mode)			
			TTm: Timer	Be sure to clear bits 15 to 8 of TT0 and bits 15 to 4 of TT1 to "0".	p.277	
			channel stop			
			register m			
			TISp: Timer	When the LIN-bus communication function is used, select the input signal of the	p.279	
			input select	RxD3 pin by setting ISC1 to 1 and TIS07 = 0.		
			register p	For 70K0D/LFO has a was to also white 15 to 0. Cound 5 of TOFO to "0"	- 070	_
			TOEp: Timer output enable	For 78K0R/LF3, be sure to clear bits 15 to 8, 6 and 5 of TOE0 to "0". For 78K0R/LG3, be sure to clear bits 15 to 8 of TOE0 to "0".	p.279 p.279	
			register p	For 78K0R/LH3, be sure to clear bits 13 to 8 of TOE0, bits 15 to 4 of TOE1 to "0".	p.279	
			TOp: Timer	For 78K0R/LF3, be sure to clear bits 15 to 8, 6 and 5 of TO0 to "0".	p.280	
			output register p	For 78K0R/LG3, be sure to clear bits 15 to 8 of TO0 to "0".	p.280	
				For 78K0R/LH3, be sure to clear bit 15 to 8 of TO0, bits 15 to 4 of TO1 to "0".	p.280	
			TOLp: Timer	For 78K0R/LF3, be sure to clear bits 15 to 8, 6 and 5 of TOL0 to "0".	p.281	
			output level	For 78K0R/LG3, be sure to clear bits 15 to 8 of TOL0 to "0".	p.281	
			register p	For 78K0R/LH3, be sure to clear bit 15 to 8 of TOL0, bits 15 to 4 of TOL1 to "0".	p.281	
			TOMp: Timer	For 78K0R/LF3, be sure to clear bits 15 to 8, 6 and 5 of TOM0 to "0".	p.282	
			output mode	For 78K0R/LG3, be sure to clear bits 15 to 8 of TOM0 to "0".	p.282	
			register p	For 78K0R/LH3, be sure to clear bit 15 to 8 of TOM0, bits 15 to 4 of TOM1 to "0".	p.282	

(12/39)

_					(12)	/39)
Chapter	Classification	Function	Details of Function	Cautions	Pag	е
Chapter 6	Soft	Timer array unit	ISC: Input switch control register Changing values set in registers TOp,TOEp, TOLp, and TOMp during timer operation	Be sure to clear bits 5 to 7 to "0". Since the timer operations (operations of TCRpq and TDRpq) are independent of the TOpq output circuit and changing the values set in TOp, TOEp, TOLp, and TOMp does not affect the timer operation, the values can be changed during timer operation. To output an expected waveform from the TOpq pin by timer operation, however, set TOp, TOEp, TOLp, and TOMp to the values stated in the register setting example of each operation. When the values set in TOEp, TOLp, and TOMp (except for TOp) are changed close to the timer interrupt (INTTMpq), the waveform output to the TOpq pin may be different depending on whether the values are changed immediately before or immediately after the timer interrupt (INTTMpq) signal generation timing.	p.283 p.291	
	TOpq pin and output level after timer operation start been done in the state of TOEpq = set after changing the default level (a) When operation starts with TOI The setting of TOLpq is inval starts after setting the default I level of TOpq pin is reversed. (b) When operation starts with T (PWM output))	(b) When operation starts with TOMpq = 1 setting (Combination operation mode	1	, 🗆		
			Operation of TOpq pin in combination operation mode (TOMpq = 1)	 (a) When TOLpq setting has been changed during timer operation When the TOLpq setting has been changed during timer operation, the setting becomes valid at the generation timing of TOpq change condition. Rewriting TOLpq does not change the output level of TOpq. The following figure (Figure 6-30) shows the operation when the value of TOLpq has been changed during timer operation (TOMpq = 1) (b) Set/reset timing To realize 0%/100% output at PWM output, the TOpq pin/TOpq set timing at master channel timer interrupt (INTTMpq) generation is delayed by 1 count clock by the slave channel timer interrupt (INTTMqr). If the set condition and reset condition are generated at the same time, a higher priority is given to the latter. Figure 6-31 shows the set/reset operating statuses where the master/slave channels are set as follows. 		, 🗆
			Collective manipulation of TOpq bits	When TOEpq = 1, even if the output by timer interrupt of each timer (INTTMpq) contends with writing to TOpq, output is normally done to TOpq pin.	p.295	

(13/39)

		1	1	<u></u>	(10/	(39)
Chapter	Classification	Function	Details of Function	Cautions	Pag	е
Chapter 6	Soft	Operation of timer array unit as	Input pulse interval measurement	The Tlpq pin input is sampled using the operating clock selected with the CKSpq bit of the TMRpq register, so an error equal to the number of operating clocks occurs.	p.315	
		independent channel	Input signal high-/low-level width measurement	The Tlpq pin input is sampled using the operating clock selected with the CKSpq bit of the TMRpq register, so an error equal to the number of operating clocks occurs.	p.319	
		Operation of plural channels of timer array unit	PWM function	To rewrite both TDRmn of the master channel and TDRmp of the slave channel, a write access is necessary two times. The timing at which the values of TDRmn and TDRmp are loaded to TCRmn and TCRmp is upon occurrence of INTTMmn of the master channel. Thus, when rewriting is performed split before and after occurrence of INTTMmn of the master channel, the TOmp pin cannot output the expected waveform. To rewrite both TDRmn of the master and TDRmp of the slave, therefore be sure to rewrite both the registers immediately after INTTMmn is generated from the master channel.	p.323	
			One-shot pulse output function	The timing of loading of TDRmn of the master channel is different from that of TDRmp of the slave channel. If TDRmn and TDRmp are rewritten during operation, therefore, an illegal waveform is output. Be sure to rewrite TDRmn and TDRmp after INTTMmn of the channel to be rewritten is generated.	p.330	
			Multiple PWM output function	To rewrite both TDRmn of the master channel and TDRmp of the slave channel 1, write access is necessary at least twice. Since the values of TDRmn and TDRmp are loaded to TCRmn and TCRmp after INTTMmn is generated from the master channel, if rewriting is performed separately before and after generation of INTTMmn from the master channel, the TOmp pin cannot output the expected waveform. To rewrite both TDRmn of the master and TDRmp of the slave, be sure to rewrite both the registers immediately after INTTMmn is generated from the master channel (This applies also to TDRmq of the slave channel 2).	p.337	
Chapter 7	Soft	Real-time counter	PER0: Peripheral enable register 0	When using the real-time counter, first set RTCEN to 1, while oscillation of the subsystem clock (fsue) is stable. If RTCEN = 0, writing to a control register of the real-time counter is ignored, and, even if the register is read, only the default value is read.	p.348	
				Clock supply to peripheral functions except the real-time counter can be stopped in the HALT mode when operating on the subsystem clock by setting RTCLPC of the operation speed mode control register (OSMC) to 1. In this case, set RTCEN to 1 and bits 0 to 6 of PER0 to 0.	p.348	
			RTCC0: Real- time counter control register 0	If RCLOE0 and RCLOE1 are changed when RTCE = 1, the last waveform of the 32.768 kHz and 1 Hz output signals may become short.	p.349	

(14/39)

time counter control register 1 WAFG flags may be cleared. Therefore, to perform writing to the RIFG and WAFG flags, be sure to use an 8-bit manipulation instruction. At this time, set 1 to the RIFG and WAFG flags, be sure to use an 8-bit manipulation instruction. At this time, set 1 to the RIFG and WAFG flags during writing. When the value may be rewritten because the RIFG and WAFG flags are not being used, the RTCC1 register may be written by using a 1-bit manipulation instruction. RTCC2: Real-time counter control register 2 When the output from RTCDIV pin is stopped, the output continues after a maximum control register 2 of two clocks of fx1 and enters the low level. While 512 Hz is output, and when the output is stopped immediately after entering the high level, a pulse of at least one clock width of fsus may be generated. After the real-time counter starts operating, the output width of the RTCDIV pin may be shorter than as set during the first interval period. RSUBC: Subcount register RSUBC: Sub-When a correction is made by using the SUBCUD register, the value may become sount register. This register is also cleared by reset effected by writing the second count register. The value read from this register is not guaranteed if it is read during operation, because a value that is changing is read. HOUR: Hour count register Sit 5 (HOUR20) of HOUR indicates AM(0)/PM(1) if AMPM = 0 (if the 12-hour system is selected). WEEK: Week count register as follow. ALARMWH: Alarm minute Alarm minute register ALARMWH: Set a decimal value of 00 to 23, or 01 to 12 and 21 to 32 to this register in BCD code. If a value outside the range is set, the alarm is not detected. Reading/writing real-time counter; School ALARMWH indicates AM(0)/PM(1) if AMPM = 0 (if the 12-hour system is selected). Complete the series of operations of setting RWAIT to 1 to clearing RWAIT to 0 within pp.365		,			,	, ,,,	/39)
Real-time counter control register 1 Real-time counter control register 1 Real-time counter control register 1 Real-time counter control register 1 Real-time counter control register 1 RIFG and WAFG flags may be cleared. Therefore, to perform writing to the RIFG and WAFG flags may be cleared. Therefore, to perform writing to the RIFG and WAFG flags are not being used, the RIFG and wAFG flags are not being used, the RIFC or register may be written because the RIFG and WAFG flags are not being used, the RIFC register may be written by using a 1-bit manipulation instruction. RIFG and WAFG flags be to wait date writing and not to clear the RIFG and WAFG flags are not being used, the RIFCC1 register may be written by using a 1-bit manipulation instruction. RIFG and WAFG flags show the writing and not to clear the RIFG and WAFG flags are not being used, the RIFCC1 register may be written by using a 1-bit manipulation instruction. RIFG and WAFG flags may be generated. Page flags are not being used, the RIFCC1 register may be written by using a 1-bit manipulation instruction. RIFG and WAFG flags may be generated. Page flags are not being used, the RIFCC1 register may be written because the RIFG and WAFG flags are not being used, the RIFCC1 register may be written by using a 1-bit manipulation instruction. RIFG and WAFG flags may be generated. Page flags are not being used, the RIFG and WAFG flags are not being used, the RIFG and WAFG flags are not being used, the RIFG and WAFG flags are not being used, the RIFG and WAFG flags are not being used, the RIFG and WAFG flags are not being used, the RIFG and WAFG flags are not being used, the RIFG and WAFG flags are not being used, the RIFG and WAFG flags are not being used, the RIFG and WAFG flags are not being used, the RIFG and WAFG flags are not being used, the RIFG and WAFG flags are not being used, the RIFG and WAFG flags are not being used, the RIFG and WAFG flags are not being used, the RIFG and WAFG flags are not being used, the RIFG a	Chapter	assification	Function		Cautions	Pag	je
Counter counter control register 1 wife counter control register 1 control register 1 control register 1 control register 2 control register 3 control register 3 control register 4 control register 4 control register 4 control register 6 control register 6 control register 6 control register 7 control register 8 control register 8 control register 8 control register 9 control register 9 control register 9 control register 9 control register 9 control register 9 control register 9 control register 9 control register 9 control register 9 control register 9 control register 1 control register 9 control register 9 control register 9 control register 9 control register 9 control register 9 control register 9 control register 1 control register 1 control register 1 control register 1 control register 1 control register 1 control register 1 control register 1 control register 1 control register 1 control register 1 control register 2 control register 2 control register 2 control register 2 control register 2 control register 3 control register 3 control register 3 control register 4 control register 5 control register 6 con		ပ္ပ					
time counter control register 2 When the output from RTCDIV pin is stopped, the output continues after a maximum of two clocks of fxr and enters the low level. While 512 Hz is output, and when the output is stopped immediately after entering the high level, a pulse of at least one clock width of fsus may be generated. After the real-time counter starts operating, the output width of the RTCDIV pin may be shorter than as set during the first interval period. RSUBC: Subcount register 8000H or more. This register is also cleared by reset effected by writing the second count register. The value read from this register is not guaranteed if it is read during operation, because a value that is changing is read. HOUR: Hour count register WEEK: Week count register WEEK: Week count register should be count register as follow. ALARMWM: Alarm minute range is set, the alarm is not detected. ALARMWH: Alarm hour register ALARMWH: Alarm hour register Bit 5 (HOUR20) of Do to 23, or 01 to 12 and 21 to 32 to this register in BCD code. If a value outside the range is set, the alarm is not detected. Bit 5 (HOUR20) of ALARMWH indicates AM(0)/PM(1) if AMPM = 0 (if the 12-hour p.359 capture register) Bit 5 (WEQ) of ALARMWH indicates AM(0)/PM(1) if AMPM = 0 (if the 12-hour p.359 capture register) Bit 5 (WEQ) of ALARMWH indicates AM(0)/PM(1) if AMPM = 0 (if the 12-hour p.359 capture register) Bit 5 (WEQ) of ALARMWH indicates AM(0)/PM(1) if AMPM = 0 (if the 12-hour p.359 capture register) Bit 5 (WEQ) of ALARMWH indicates AM(0)/PM(1) if AMPM = 0 (if the 12-hour p.359 capture register) Worth and the vector of the day count register in BCD code. If a value outside the range is set, the alarm is not detected. Bit 6 (WEQ) of ALARMWH indicates AM(0)/PM(1) if AMPM = 0 (if the 12-hour p.359 capture register) Bit 6 (WEQ) of ALARMWH indicates AM(0)/PM(1) if AMPM = 0 (if the 12-hour p.359 capture register) Worth and the vector of the vector of the vector of the vector of the vector of the vector of the vector of the vector o	Chapter 7	Soft		time counter	RIFG and WAFG flags may be cleared. Therefore, to perform writing to the RIFG and WAFG flags, be sure to use an 8-bit manipulation instruction. At this time, set 1 to the RIFG and WAFG flags to invalidate writing and not to clear the RIFG and WAFG flags during writing. When the value may be rewritten because the RIFG and WAFG flags are not being used, the RTCC1 register may be written by using a 1-bit manipulation	p.351	
output is stopped immediately after entering the high level, a pulse of at least one clock width of fsue may be generated. After the real-time counter starts operating, the output width of the RTCDIV pin may be shorter than as set during the first interval period. RSUBC: Subcount register When a correction is made by using the SUBCUD register, the value may become 8000H or more. This register is also cleared by reset effected by writing the second count register. The value read from this register is not guaranteed if it is read during operation, because a value that is changing is read. HOUR: Hour count register WEEK: Week The value corresponding to the month count register or the day count register is stored in the week count register automatically. After reset release, set the week count register as follow. ALARMWM: Alarm minute register as follow. ALARMWH: Alarm hour If a value outside the range is set, the alarm is not detected. P.359 Calarm hour register ALARMWH: Alarm hour If a value outside the range is set, the alarm is not detected. Bit 5 (WH20) of ALARMWH indicates AM(0)/PM(1) if AMPM = 0 (if the 12-hour p.359 Calarm hour register is not p.359 Calarm hour register. Bit 5 (WH20) of ALARMWH indicates AM(0)/PM(1) if AMPM = 0 (if the 12-hour p.359 Calarm hour register. Complete the series of operations of setting RWAIT to 1 to clearing RWAIT to 0 within pp.364 Calarm real-time counter. Complete the series of operations of setting RWAIT to 1 to clearing RWAIT to 0 within pp.364 Calarm hour real-time counter. If a value other than "ACH" is written to WDTE, an internal reset signal is generated.				RTCC2: Real-	Change ICT2, ICT1, and ICT0 when RINTE = 0.	p.352	
be shorter than as set during the first interval period. RSUBC: Subcount register RSUBC: Subcount register RSUBC: Subcount register RSUBC: Subcount register This register is also cleared by reset effected by writing the second count register. This register is also cleared by reset effected by writing the second count register. The value read from this register is not guaranteed if it is read during operation, p.353 pecause a value that is changing is read. HOUR: Hour count register Set (HOUR20) of HOUR indicates AM(0)/PM(1) if AMPM = 0 (if the 12-hour system is selected). WEEK: Week count register as follow. ALARMWM: Alarm minute register as follow. ALARMWH: Alarm minute register ALARMWH: Alarm hour register ALARMWH: Alarm hour register Reading/writing real-time counter Set a decimal value of 00 to 59 to this register in BCD code. If a value outside the range is set, the alarm is not detected. Bit 5 (WH20) of ALARMWH indicates AM(0)/PM(1) if AMPM = 0 (if the 12-hour p.359 peach is selected). Complete the series of operations of setting RWAIT to 1 to clearing RWAIT to 0 within pa.364 peach is selected. WDTE: Watchdog timer Watchdog timer enable register Watchdog timer enable register Watchdog timer enable register Bit 5 (WH2C) of ALARMWH is written to WDTE, an internal reset signal is generated. If a value other than "ACH" is written to WDTE, an internal reset signal is generated.		Hard			of two clocks of fxT and enters the low level. While 512 Hz is output, and when the output is stopped immediately after entering the high level, a pulse of at least one	p.352	
RSUBC: Sub- count register When a correction is made by using the SUBCUD register, the value may become 8000H or more. This register is also cleared by reset effected by writing the second count register. The value read from this register is not guaranteed if it is read during operation, because a value that is changing is read. HOUR: Hour count register WEEK: Week The value corresponding to the month count register or the day count register is not stored in the week count register automatically. After reset release, set the week count register as follow. ALARMWM: Set a decimal value of 00 to 59 to this register in BCD code. If a value outside the range is set, the alarm is not detected. ALARMWH: Alarm hour register ALARMWH: Set a decimal value of 00 to 23, or 01 to 12 and 21 to 32 to this register in BCD code. If a value outside the range is set, the alarm is not detected. Bit 5 (WH20) of ALARMWH indicates AM(0)/PM(1) if AMPM = 0 (if the 12-hour system is selected). Reading/writing real-time counter Workendog timer Watchdog t					, , ,	p.352	
The value read from this register is not guaranteed if it is read during operation, because a value that is changing is read. HOUR: Hour count register is selected). WEEK: Week count register stored in the week count register automatically. After reset release, set the week count register as follow. ALARMWM: Alarm minute register ALARMWH: Alarm hour register ALARMWH: Alarm hour register Alarm hour register BCD code. If a value outside the range is set, the alarm is not detected. Bit 5 (WH20) of ALARMWH indicates AM(0)/PM(1) if AMPM = 0 (if the 12-hour p.359 If a value outside the range is set, the alarm is not detected. WEEK: Week count register automatically. After reset release, set the week count register in BCD code. If a value outside the range is set, the alarm is not detected. Bit 5 (WH20) of ALARMWH indicates AM(0)/PM(1) if AMPM = 0 (if the 12-hour p.359 If a value outside the range is set, the alarm is not detected. Reading/writing real-time counter of the series of operations of setting RWAIT to 1 to clearing RWAIT to 0 within p.365 If a value other than "ACH" is written to WDTE, an internal reset signal is generated. WDTE: Watchdog timer enable register watchdog timer enable register signal is generated.		Soft			When a correction is made by using the SUBCUD register, the value may become	p.353	
because a value that is changing is read. HOUR: Hour count register is selected). WEEK: Week count register stored in the week count register automatically. After reset release, set the week count register as follow. ALARMWM: Alarm minute register ALARMWH: Alarm hour register ALARMWH: Set a decimal value of 00 to 59 to this register in BCD code. If a value outside the range is set, the alarm is not detected. Bit 5 (WH20) of ALARMWH indicates AM(0)/PM(1) if AMPM = 0 (if the 12-hour p.359 is system is selected). Reading/writing real-time counter Watchdog timer Watchdog timer Watchdog timer because a value that is changing is read. Bit 5 (HOUR20) of HOUR indicates AM(0)/PM(1) if AMPM = 0 (if the 12-hour p.359 is system is selected). Complete the series of operations of setting RWAIT to 1 to clearing RWAIT to 0 within 1 second. WDTE: Watchdog timer enable register Watchdog timer Watchdog timer Watchdog timer watchdog timer enable register					This register is also cleared by reset effected by writing the second count register.	p.353	
HOUR: Hour count register is selected). WEEK: Week count register as follow. ALARMWM: Set a decimal value of 00 to 59 to this register in BCD code. If a value outside the range is set, the alarm is not detected. ALARMWH: Alarm hour register ALARMWH: Alarm hour register ALARMWH: Alarm hour register ALARMWH: Alarm hour register ALARMWH: Alarm hour register WEEK: Week count register automatically. After reset release, set the week count register in BCD code. If a value outside the range is set, the alarm is not detected. Bit 5 (WH20) of ALARMWH indicates AM(0)/PM(1) if AMPM = 0 (if the 12-hour p.359 in the proof of					The value read from this register is not guaranteed if it is read during operation,	p.353	
count register is selected). WEK: Week count register automatically. After reset release, set the week count register as follow. ALARMWM: Set a decimal value of 00 to 59 to this register in BCD code. If a value outside the range is set, the alarm is not detected. ALARMWH: Alarm hour register automatically. After reset release, set the week count register in BCD code. If a value outside the range is set, the alarm is not detected. Bit 5 (WH20) of ALARMWH indicates AM(0)/PM(1) if AMPM = 0 (if the 12-hour system is selected). Reading/writing real-time counter of the value of 00 to 23, or 01 to 12 and 21 to 32 to this register in BCD code. If a value outside the range is set, the alarm is not detected. Bit 5 (WH20) of ALARMWH indicates AM(0)/PM(1) if AMPM = 0 (if the 12-hour system is selected). Complete the series of operations of setting RWAIT to 1 to clearing RWAIT to 0 within pp.364 in the proof of the proof					because a value that is changing is read.		
WEEK: Week count register is not count register or the day count register is not stored in the week count register automatically. After reset release, set the week count register as follow. ALARMWM: Set a decimal value of 00 to 59 to this register in BCD code. If a value outside the range is set, the alarm is not detected. ALARMWH: Set a decimal value of 00 to 23, or 01 to 12 and 21 to 32 to this register in BCD code. p.359 Alarm hour register Alarm hour lf a value outside the range is set, the alarm is not detected. Bit 5 (WH20) of ALARMWH indicates AM(0)/PM(1) if AMPM = 0 (if the 12-hour system is selected). Reading/writing real-time counter 1 second. WDTE: Watchdog timer watchdog timer enable register Watchdog timer signal is generated. Watchdog timer signal is generated.				HOUR: Hour	Bit 5 (HOUR20) of HOUR indicates AM(0)/PM(1) if AMPM = 0 (if the 12-hour system	p.354	
count register stored in the week count register automatically. After reset release, set the week count register as follow. ALARMWM: Set a decimal value of 00 to 59 to this register in BCD code. If a value outside the range is set, the alarm is not detected. ALARMWH: Alarm hour register BCD code. If a value outside the range is set, the alarm is not detected. Bit 5 (WH20) of ALARMWH indicates AM(0)/PM(1) if AMPM = 0 (if the 12-hour system is selected). Reading/writing real-time counter 1 second. WDTE: Watchdog timer watchdog timer enable register Watchdog timer Bto code. If a value outside the p.359 counter and the week count register automatically. After reset release, set the week count register automatically. After reset release, set the week count register automatically. After reset release, set the week count register automatically. After reset release, set the week count register automatically. After reset release, set the week count register automatically. After reset release, set the week count register in BCD code. If a value outside the p.359 counter is set, the alarm is not detected. Bit 5 (WH20) of ALARMWH indicates AM(0)/PM(1) if AMPM = 0 (if the 12-hour p.359 counter is selected). Complete the series of operations of setting RWAIT to 1 to clearing RWAIT to 0 within pp.364 counter is second. If a value other than "ACH" is written to WDTE, an internal reset signal is generated. If a 1-bit memory manipulation instruction is executed for WDTE, an internal reset signal is generated.				count register	is selected).		
ALARMWM: Alarm minute range is set, the alarm is not detected. ALARMWH: Alarm hour register ALARMWH: Alarm hour register Bit 5 (WH20) of ALARMWH indicates AM(0)/PM(1) if AMPM = 0 (if the 12-hour system is selected). Reading/writing real-time counter Watchdog timer Watchdog timer ALARMWH: ALARMWH: ALARMWH: Alarm hour If a value of 00 to 23, or 01 to 12 and 21 to 32 to this register in BCD code. p.359 p.359 p.359 p.359 p.359 p.359 p.359 p.359 p.359 p.365 Watchdog timer enable register Watchdog timer enable register ALARMWH: ALAR					stored in the week count register automatically. After reset release, set the week	p.356	
Alarm minute register ALARMWH: Alarm hour register Bit 5 (WH20) of ALARMWH indicates AM(0)/PM(1) if AMPM = 0 (if the 12-hour system is selected). Reading/writing real-time counter register Watchdog timer Watchdog timer Alarm minute range is set, the alarm is not detected. Bit 5 (WH20) of ALARMWH indicates AM(0)/PM(1) if AMPM = 0 (if the 12-hour p.359 cmust be selected). Complete the series of operations of setting RWAIT to 1 to clearing RWAIT to 0 within pp.364 cmust be seried in a value other than "ACH" is written to WDTE, an internal reset signal is generated. Watchdog timer enable register ALARMWH: Alarm minute register in BCD code. p.359 cmust be selected. p.359 cmust be selected. Fig. Watchdog timer enable register in BCD code. p.359 cmust be selected. Fig. Watchdog timer enable register in BCD code. p.359 cmust be selected. Fig. Watchdog timer enable register in BCD code. p.359 cmust be selected. Fig. Watchdog timer enable register in BCD code. p.359 cmust be selected. Fig. Watchdog timer enable register in BCD code. p.359 cmust be selected. Fig. Watchdog timer enable register in BCD code. p.359 cmust be selected. Fig. Watchdog timer enable register in BCD code. p.359 cmust be selected.				A L A DNA\A/NA:		n 250	_
Alarm hour register Bit 5 (WH20) of ALARMWH indicates AM(0)/PM(1) if AMPM = 0 (if the 12-hour system is selected). Reading/writing real-time counter 1 second. Watchdog timer Watchdog timer Alarm hour register Bit 5 (WH20) of ALARMWH indicates AM(0)/PM(1) if AMPM = 0 (if the 12-hour p.359 cm. system is selected). Complete the series of operations of setting RWAIT to 1 to clearing RWAIT to 0 within pp.364 cm. system is selected). Watchdog timer watchdog timer enable register If a value outside the range is set, the alarm is not detected. p.359 cm. system is selected. If a value outside the range is set, the alarm is not detected. p.359 cm. system is selected.				Alarm minute		p.339	ш
register Bit 5 (WH20) of ALARMWH indicates AM(0)/PM(1) if AMPM = 0 (if the 12-hour system is selected). Reading/writing real-time counter 1 second. WDTE: Watchdog timer Watchdog timer Watchdog timer Watchdog timer Watchdog timer Watchdog timer Watchdog timer Enable register Bit 5 (WH20) of ALARMWH indicates AM(0)/PM(1) if AMPM = 0 (if the 12-hour system is selected). Complete the series of operations of setting RWAIT to 1 to clearing RWAIT to 0 within pp.364 [, 365] To watchdog timer Watchdog timer enable register Watchdog timer enable register Watchdog timer enable register Watchdog timer enable register Bit 5 (WH20) of ALARMWH indicates AM(0)/PM(1) if AMPM = 0 (if the 12-hour system is selected). Pp.364 [To watchdog timer than "ACH" is written to WDTE, an internal reset signal is generated. Pp.376 [To watchdog timer than "ACH" is written to WDTE, an internal reset signal is generated. Pp.376 [To watchdog timer than "ACH" is written to WDTE, an internal reset signal is generated. Pp.376 [To watchdog timer than "ACH" is written to WDTE, an internal reset signal is generated. Pp.376 [To watchdog timer than "ACH" is written to WDTE, an internal reset signal is generated.				ALARMWH:	Set a decimal value of 00 to 23, or 01 to 12 and 21 to 32 to this register in BCD code.	p.359	
system is selected). Reading/writing real-time counter 1 second. Watchdog timer Watchdog timer System is selected). Complete the series of operations of setting RWAIT to 1 to clearing RWAIT to 0 within pp.364 [, 365] Watchdog timer Watchdog timer Watchdog timer enable register System is selected). Complete the series of operations of setting RWAIT to 1 to clearing RWAIT to 0 within pp.364 [, 365] If a value other than "ACH" is written to WDTE, an internal reset signal is generated. If a 1-bit memory manipulation instruction is executed for WDTE, an internal reset signal is generated.				Alarm hour	If a value outside the range is set, the alarm is not detected.		
real-time counter of the real-time counter of				register		p.359	
enable register signal is generated.				0 0			
enable register signal is generated.	r 8	oft	Watchdog	WDTE:	If a value other than "ACH" is written to WDTE, an internal reset signal is generated.	p.376	
	Shapte	S	timer	•		p.376	
				-		p.376	

(15/39)

					(15/	/39)
	nc	Function	Details of	Cautions	Page	е
ter	Classification		Function			
Chapter	sific					
O	Slas					
Chapter 8	Sof	Watchdog	Controlling	When data is written to WDTE for the first time after reset release, the watchdog timer	p.377	
lapt		timer	operation	is cleared in any timing regardless of the window open time, as long as the register is		
ပ်				written before the overflow time, and the watchdog timer starts counting again.		
				If the watchdog timer is cleared by writing "ACH" to WDTE, the actual overflow time	p.377	
				may be different from the overflow time set by the option byte by up to 2/f _{IL} seconds.		
				The watchdog timer can be cleared immediately before the count value overflows.	p.377	
				The operation of the watchdog timer in the HALT and STOP modes differs as follows	p.378	
				depending on the set value of bit 0 (WDSTBYON) of the option byte (000C0H). (See		
				the table on page 378.)		
				If WDSTBYON = 0, the watchdog timer resumes counting after the HALT or STOP		
				mode is released. At this time, the counter is cleared to 0 and counting starts.		
				When operating with the X1 oscillation clock after releasing the STOP mode, the CPU		
				starts operating after the oscillation stabilization time has elapsed.		
				Therefore, if the period between the STOP mode release and the watchdog timer		
				overflow is short, an overflow occurs during the oscillation stabilization time, causing		
				a reset.		
				Consequently, set the overflow time in consideration of the oscillation stabilization		
				time when operating with the X1 oscillation clock and when the watchdog timer is to		
				be cleared after the STOP mode release by an interval interrupt.		
				The watchdog timer continues its operation during self-programming of the flash	p.378	
				memory and EEPROM emulation. During processing, the interrupt acknowledge time		
				is delayed. Set the overflow time and window size taking this delay into		
				consideration.		
			Setting overflow	The watchdog timer continues its operation during self-programming of the flash	p.378	
			time	memory and EEPROM emulation. During processing, the interrupt acknowledge time		
				is delayed. Set the overflow time and window size taking this delay into		
				consideration.		
			Setting window	When data is written to WDTE for the first time after reset release, the watchdog	p.379	
			open period	timer is cleared in any timing regardless of the window open time, as long as the		
				register is written before the overflow time, and the watchdog timer starts counting		
				again.		
				The watchdog timer continues its operation during self-programming of the flash	p.379	
				memory and EEPROM emulation. During processing, the interrupt acknowledge		_
				time is delayed. Set the overflow time and window size taking this delay into		
				consideration.		
				When bit 0 (WDSTBYON) of the option byte (000C0H) = 0, the window open period	n.379	
				is 100% regardless of the values of WINDOW1 and WINDOW0.	۵.5.0	_
	1					

(16/39)

		•	T		(16	/39)
Chapter	Classification	Function	Details of Function	Cautions	Pag	е
Chapter 8	Soft	Watchdog timer	Setting interval interrupt	When operating with the X1 oscillation clock after releasing the STOP mode, the CPU starts operating after the oscillation stabilization time has elapsed. Therefore, if the period between the STOP mode release and the watchdog timer overflow is short, an overflow occurs during the oscillation stabilization time, causing a reset. Consequently, set the overflow time in consideration of the oscillation stabilization time when operating with the X1 oscillation clock and when the watchdog timer is to be cleared after the STOP mode release by an interval interrupt.	p.380	
r 9	Soft	Clock	CKSn: Clock	Change the output clock after disabling clock output (PCLOEn = 0).	p.383	
Chapter 9	S	output/ buzzer output controller	output select registers n	If the selected clock (f_{MAIN} or f_{SUB}) stops during clock output (PCLOEn = 1), the output becomes undefined. To shift to STOP mode when the main system clock is selected (CSELn = 0), set PCLOEn = 0 before executing the STOP instruction. When the subsystem clock is		
	ţ			selected (CSELn = 1), PCLOEn = 1 can be set because the clock can be output in STOP mode.		
Chapter 10	Soft	A/D converter	PER0: Peripheral enable register 0	When setting the A/D converter, be sure to set ADCEN to 1 first. If ADCEN = 0, writing to a control register of the A/D converter is ignored, and, even if the register is read, only the default value is read.	·	
0			ADM: A/D converter mode	A/D conversion must be stopped before rewriting bits ADSCM, FR0 to FR2, LV1, and LV0 to values other than the identical data.		
			register	When using the A/D converter in normal mode 2 (LV1 = 0, LV0 = 1) or low voltage mode (LV1 = 1, LV0 = 0), enable the input gate voltage boost circuit for the A/D converter by using the analog reference voltage control register (ADVRC), and then set ADCE and ADCS to 1. After the voltage boost circuit stabilization time (10 μ s) passes after the input gate voltage boost circuit for the A/D converter has been enabled, set ADCS to 1.		
			ADM1: A/D converter mode register 1	Rewriting ADM1 during A/D conversion is prohibited. Rewrite it when conversion operation is stopped (ADCS = 0).	p.394	
			ADVRC: Analog reference voltage control register	When using the A/D converter in normal mode 2 (LV1 = 0, LV0 = 1) or low voltage mode (LV1 = 1, LV0 = 0), enable the input gate voltage boost circuit for the A/D converter by using the analog reference voltage control register (ADVRC), and then set ADCE and ADCS to 1. After the voltage boost circuit stabilization time (10 μ s) passes after the input gate voltage boost circuit for the A/D converter has been enabled, set ADCS to 1.	p.395	
				To use voltage reference output to the positive reference voltage of the A/D converter, be sure to set VRON to 1 after setting VRSEL to 1.	p.396	
				Do not change the output voltage of the reference voltage by using VRGV during the voltage reference operation (VRON = 1).	p.396	
			ADCR: 12-bit A/D conversion result register	When writing to A/D converter mode register (ADM), analog input channel specification register (ADS), and A/D port configuration register (ADPC), the contents of ADCR may become undefined. Read the conversion result following conversion completion before writing to ADM, ADS, and ADPC. Using timing other than the above may cause an incorrect conversion result to be read.	p.396	
			ADCRH: 8-bit A/D conversion result register	When writing to A/D converter mode register (ADM), analog input channel specification register (ADS), and A/D port configuration register (ADPC), the contents of ADCRH may become undefined. Read the conversion result following conversion completion before writing to ADM, ADS, and ADPC. Using timing other than the above may cause an incorrect conversion result to be read.	p.397	

(17/39)

						/39)	
	Classification	Function	Details of Function	Cautions	Pag	je	
9	Soft	A/D	ADS: Analog	Be sure to clear bits 4 to 7 to "0".	p.398		
Chapter 10	S	converter	input channel specification	Set a channel to be used for A/D conversion in the input mode by using port mode registers 2 and 15 (PM2, PM15).	p.398		
Ö			register	Do not set the pin that is set by ADPC as digital I/O by ADS.	p.398		
				When using an operational amplifier n, the output signal of an operational amplifier n	p.398		
				can be used as an analog input.	ľ		
			ADPC: A/D port	Set a channel to be used for A/D conversion in the input mode by using port mode	p.399		
			configuration	registers 2 and 15 (PM2, PM15).			
			register	Do not set the pin that is set by ADPC as digital I/O by ADS.	p.399		
			PM2, PM15:	If a pin is set as an analog input port, not the pin level but "0" is always read.	p.400		
			Port mode	When an operational amplifier is used, pins AMPn+, AMPn-, and AMPnO are used,	p.401		
			registers 2 and	so the alternative analog input functions cannot be used. The operational amplifier			
				15	output signals, however, can be used as analog inputs.		
			Basic operations	Make sure the period of <4> to <8> is 1 μ s or more.	p.404		
			of A/D converter	To use an operational amplifier output for an analog input, start operating the	p.404		
					operational amplifier before setting the A/D conversion operation (see CHAPTER 12		
					OPERATIONAL AMPLIFIER). Furthermore, do not change the operational amplifier		
				setting during the A/D conversion operation.			
				To use an output voltage of the voltage reference for a positive reference voltage of	p.404		
				the A/D converter, start operating the voltage reference before setting the A/D			
				conversion operation (see CHAPTER 13 VOLTAGE REFERENCE). Furthermore, do			
				not change the voltage reference setting during the A/D conversion operation.			
				When using the A/D converter in normal mode 2 (LV1 = 0, LV0 = 1) or low voltage	p.404		
				mode (LV1 = 1, LV0 = 0), enable the input gate voltage boost circuit for the A/D			
				converter by using the analog reference voltage control register (ADVRC), and then			
				set ADCE and ADCS to 1. After the voltage boost circuit stabilization time (10 μ s)			
				passes after the input gate voltage boost circuit for the A/D converter has been			
			A /D	enabled, set ADCS to 1.	111	_	
			A/D conversion	Make sure the period of <4> to <8> is 1 μ s or more.	p.411]	
			operation	<4> may be done between <5> and <7>.	p.411	_	
				<4> can be omitted. However, ignore data of the first conversion after <8> in this case.	p.411		
				The period from <9> to <13> differs from the conversion time set using bits 5 to 1	n /11		
				(FR2 to FR0, LV1, LV0) of ADM. The period from <12> to <13> is the conversion	p.411	_	
				time set using FR2 to FR0, LV1, and LV0.			
				To use an operational amplifier output for an analog input, start operating the	p.411		
				operational amplifier before setting the A/D conversion operation (see CHAPTER 12		_	
				OPERATIONAL AMPLIFIER). Furthermore, do not change the operational amplifier			
				setting during the A/D conversion operation.			
				To use an output voltage of the voltage reference for a positive reference voltage of	p.411		
				the A/D converter, start operating the voltage reference before setting the A/D	ľ		
				conversion operation (see CHAPTER 13 VOLTAGE REFERENCE). Furthermore, do			
				not change the voltage reference setting during the A/D conversion operation.			
				When using the A/D converter in normal mode 2 (LV1 = 0, LV0 = 1) or low voltage	p.411		
				mode (LV1 = 1, LV0 = 0), enable the input gate voltage boost circuit for the A/D]		
				converter by using the analog reference voltage control register (ADVRC), and then			
				set ADCE and ADCS to 1. After the voltage boost circuit stabilization time (10 μ s)			
				passes after the input gate voltage boost circuit for the A/D converter has been			
				enabled, set ADCS to 1.			

(18/39)

					(18	/39)
Chapter	Classification	Function	Details of Function	Cautions	Pag	e
Chapter 10	Soft	A/D converter	Operating current in STOP mode	Shift to STOP mode after stopping the A/D converter (by setting bit 7 (ADCS) of the A/D converter mode register (ADM) to 0). The operating current can be reduced by setting bit 0 (ADCE) of the A/D converter mode register (ADM) to 0 at the same time. When using normal mode 2 (LV1 = 0, LV0 = 1) or low voltage mode (LV1 = 1, LV0 = 0), clear bit 1 (VRGV) and bit 0 (VRON) of the analog reference voltage control register (ADVRC) to 0, and then shift to STOP mode. To restart from the standby status, clear bit 0 (ADIF) of interrupt request flag register 1L (IF1L) to 0 and start operation.	p.414	
	Hard		Input range of ANI0 to ANI10, ANI15	Observe the rated range of the ANI0 to ANI10, ANI15 input voltage. If a voltage of AV _{DDO} or higher and AV _{SS} or lower (even in the range of absolute maximum ratings) is input to an analog input channel, the converted value of that channel becomes undefined. In addition, the converted values of the other channels may also be affected.	p.414	
	Soft		Conflicting operations	Conflict between A/D conversion result register (ADCR, ADCRH) write and ADCR or ADCRH read by instruction upon the end of conversion ADCR or ADCRH read has priority. After the read operation, the new conversion result is written to ADCR or ADCRH. Conflict between ADCR or ADCRH write and A/D converter mode register (ADM)		
				write, analog input channel specification register (ADS), or A/D port configuration register (ADPC) write upon the end of conversion ADM, ADS, or ADPC write has priority. ADCR or ADCRH write is not performed, nor is the conversion end interrupt signal (INTAD) generated.	ρ.414	
	Hard		Noise countermeasures	To maintain the 12-bit resolution, attention must be paid to noise input to the AVREFP pin and pins ANI0 to ANI10, ANI15. <1> Connect a capacitor with a low equivalent resistance and a good frequency response to the power supply. <2> The higher the output impedance of the analog input source, the greater the influence. To reduce the noise, connecting external C as shown in Figure 10-28 is recommended. <3> Do not switch these pins with other pins during conversion. <4> The accuracy is improved if the HALT mode is set immediately after the start of conversion.		
	Soft		ANIO to ANI10, ANI15	The analog input pins (ANI0 to ANI7) are also used as input port pins (P20 to P27). The analog input pins (ANI8 to ANI10, ANI15) are also used as input port pins (P150 to P152, P157). When A/D conversion is performed with any of ANI0 to ANI10, and ANI15 selected, do not access P20 to P27, P150 to P152, and P157 while conversion is in progress; otherwise the conversion resolution may be degraded. It is recommended to select pins used as P20 to P27, P150 to P152, and P157 starting with the ANI0/P20 that is the furthest from AVDDO.		
	Hard			If the pins adjacent to the pins currently used for A/D conversion are used as digital I/O port, the expected value of the A/D conversion may not be obtained due to coupling noise. Therefore, make sure that digital pulses are not input to or output from the pins adjacent to the pin undergoing A/D conversion. If any pin among pins of ports 2 and 15 is used as digital output port during A/D conversion, the expected value of the A/D conversion may not be obtained due to coupling noise. Therefore, make sure that digital pulses are not output to pins of ports 2 and 15 during A/D conversion.	p.415	

(19/39)

					(19	/39)
Chapter	Classification	Function	Details of Function	Cautions	Pag	е
Chapter 10	Hard	A/D converter	Input impedance of ANI0 to ANI10, ANI15 pins	This A/D converter charges a sampling capacitor for sampling during sampling time. Therefore, only a leakage current flows when sampling is not in progress, and a current that charges the capacitor flows during sampling. Consequently, the input impedance fluctuates depending on whether sampling is in progress, and on the other states. To make sure that sampling is effective, however, it is recommended to keep the output impedance of the analog input source to within 1 k Ω , and to connect a capacitor of about 100 pF to the ANI0 to ANI10 and ANI15 pins (see Figure 10-28).	p.415	
			AVREFP pin input impedance	A series resistor string of several tens of $k\Omega$ is connected between the AVREFP and AVREFM (or AVss) pins. Therefore, if the output impedance of the reference voltage supply is high, this will result in a series connection to the series resistor string between the AVREFP and AVREFM (or AVss) pins, resulting in a large reference voltage (AVREF) error of A/D converter.		
	Soft		Interrupt request flag (ADIF)	The interrupt request flag (ADIF) is not cleared even if the analog input channel specification register (ADS) is changed. Therefore, if an analog input pin is changed during A/D conversion, the A/D conversion result and ADIF for the pre-change analog input may be set just before the ADS rewrite. Caution is therefore required since, at this time, when ADIF is read immediately after the ADS rewrite, ADIF is set despite the fact A/D conversion for the post-change analog input has not ended. When A/D conversion is stopped and then resumed, clear ADIF before the A/D conversion operation is resumed.	p.416	
			Conversion results just after A/D conversion start	The first A/D conversion value immediately after A/D conversion starts may not fall within the rating range if the ADCS bit is set to 1 within 1 μ s after the ADCE bit was set to 1, or if the ADCS bit is set to 1 with the ADCE bit = 0. Take measures such as polling the A/D conversion end interrupt request (INTAD) and removing the first conversion result.	p.416	
			A/D conversion result register (ADCR, ADCRH) read operation	When a write operation is performed to A/D converter mode register (ADM), A/D converter mode register 1 (ADM1), analog input channel specification register (ADS), and A/D port configuration register (ADPC), the contents of ADCR and ADCRH may become undefined. Read the conversion result following conversion completion before writing to ADM, ADM1, ADS, or ADPC. Using a timing other than the above may cause an incorrect conversion result to be read.	p.417	
			Internal equivalent circuit	The equivalent circuit of the analog input block is shown below. (See Figure 10-30.)	p.417	
			Rewriting DACSWn during A/D conversion	Rewriting DACSWn (n = 0, 1) during A/D conversion is prohibited when both the positive reference voltage of A/D converter (ADREF) and the positive reference voltage of the D/A converter (DAREF) are the voltage reference output (VRSEL = 1 and DAREF = 1). Rewrite it when conversion operation is stopped (ADCS = 0).	p.417	

					(20	/39)
Chapter	Classification	Function	Details of Function	Cautions	Pag	е
Chapter 11	Soft	D/A converter	PER0: Peripheral enable register 0	When setting the D/A converter, be sure to set DACEN to 1 first. If DACEN = 0 , writing to a control register of the D/A converter is ignored, and, even if the register is read, only the default value is read.	p.420	
Ö			DACSW0, DACSW1: D/A conversion value setting registers W0 and W1	Rewriting DACSWn during A/D conversion is prohibited when both the positive reference voltage of the A/D converter (ADREFP) and the positive reference voltage of the D/A converter (DAREF) are the voltage reference output (VREFOUT) (VRSEL = 1 and DAREF = 1). Rewrite it when conversion operation is stopped (ADCS = 0).	pp.422 , 424	
			Operation of D/A Converter	Even if 1, 0, and then 1 is set to the DACEn bit, there is a wait after 1 is set for the last time.	pp.423 , 424	
			Operation in normal mode	If the DACSWn or DACSn register is rewritten during the settling time, D/A conversion is aborted and reconversion by using the rewritten values starts.	p.423	
			Operation in real-time output mode	Make the interval between each generation of the INTTM0m signal longer than the settling time. If an INTTM0m signal is generated during the settling time, D/A conversion is aborted and reconversion starts.		
				Even if the generation of the INTTM0m signal and rewriting the DACSWn or DACSn register conflict, the D/A conversion result is output.		
			Digital port I/O function, which is the alternate function of the ANO0, ANO1 pins	The digital port I/O function, which is the alternate function of the ANO0 and ANO1 pins, does not operate during D/A conversion. When the P11 register is read during D/A conversion, 0 is read in input mode and the set value of the P11 register is read in output mode. If the digital output mode is set, no output data is output to pins.	p.424	
			Operation of the D/A converter continues in the HALT and STOP mode	The operation of the D/A converter continues in the HALT and STOP mode. To lower the power consumption, therefore, clear the DACEn bit of the DAM register to 0 (D/A conversion stop), and execute HALT or STOP instruction.	p.424	
Chapter 12	Soft	Operational amplifier	PER0: Peripheral enable register 0	When setting operational amplifier, be sure to set ADCEN to 1 first. If ADCEN = 0, writing to a control register of operational amplifier is ignored, and, even if the register is read, only the default value is read.	p.427	
Ö			OAC: Operational	Use the ADPC register to specify as analog inputs the pins to be used with operational amplifiers.	p.428	
			amplifier control register	When using as digital inputs the pins of ports 2 and 15, which are not used with operational amplifiers, when the operational amplifiers are used, make sure that the input levels are fixed.	p.428	
			ADPC: A/D port configuration register	Set pins to be used with operational amplifiers in the input mode by using port mode registers 2 and 15 (PM2, PM15).	p.429	
			PM2, PM15:	If a pin is set as an analog input port, not the pin level but "0" is always read.	p.430	
	Hard		Port mode registers 2 and 15	When an operational amplifier is used, AMPn+, AMPn-, and AMPnO pins are used, so the alternative analog input functions cannot be used. The operational amplifier output signals, however, can be used as analog inputs.	pp.431 , 432	
	Soft		Single AMP mode	To use as an input of the A/D converter a voltage that has been amplified in single amplifier mode, enable operation in single amplifier mode before selecting an analog input channel by using the ADS register.	p.433	
Chapter 13	Soft	Voltage reference	PER0: Peripheral enable register 0	When setting voltage reference, be sure to set ADCEN to 1 first. If ADCEN = 0, writing to a control register of voltage reference is ignored, and, even if the register is read, only the default value is read.	p.435	

(21/39)

				(21/	39)
ion	Function	Details of	Cautions	Page	е
icat		Function			
ssif					
Cla					
oft	Voltage	ADVRC: A/D	During voltage reference operation, be sure to connect a tantalum capacitor	p.436	
Š		reference			
		voltage control			
		-			
		o o			
			To use voltage reference output (VREFOUT) to the positive reference voltage of the A/D	p.436	
			converter (ADREFP) and the positive reference voltage of the the D/A converter	ľ	
			(DAREFP), be sure to set VRON to 1 after setting VRSEL to 1.		
			Rewriting DACSWn (n = 0, 1) during A/D conversion is prohibited when both the	p.437	
			positive reference voltage of the A/D converter (ADREFP) and the positive reference	ľ	
			voltage fo the D/A converter (DAREFP) are the voltage reference output (VREFOUT)		
			(VRSEL = 1 and DAREF = 1). Rewrite it when conversion operation is stopped		
			(ADCS = 0).		
			Do not change the output voltage of the reference voltage by using VRGV during the	p.437	
			voltage reference operation (VRON = 1).		
ard		VREFOUT pin	The VREFOUT output voltage can be used only as the positive reference voltage of the	p.437	
Ϊ			internal A/D and D/A converters of the microcontroller. Do not connect an external		
			circuit other than a tantalum capacitor (capacitance: 10 μ F±30 %, ESR: 2 Ω (max.),		
			ESL: 10 nH (max.)) and a ceramic capacitor (capacitance: 0.1 μ F±30 %, ESR: 2 Ω		
			(max.), ESL: 10 nH (max.)) to the VREFOUT pin for stabilizing the reference voltage.		
Soft	_		Be sure to clear bit 8 to "0".	p.445	
•,	of serial				
	array unit				
				p.447	
		-			
		enable register 0			
				n 447	_
			<u> </u>	p.447	
		SPSm: Sprial		n 448	
				p.440	ш
		SMRmn: Serial	Be sure to clear bits 13 to 9, 7, 4, and 3 to "0". Be sure to set bit 5 to "1".	p.449	
		Civil IIIII. Condi			
		mode register	De sure to clear bits 10 to 3, 7, 4, and 3 to 0. De sure to set bit 3 to 1.	p.++3	
		mode register mn	be sure to dear bits 13 to 3, 7, 4, and 3 to 0. De sure to set bit 3 to 1.	ρ.443	_
		mode register mn SCRmn: Serial		,	
		mn		pp.451	
		mn SCRmn: Serial communication		,	
		mn SCRmn: Serial		pp.451	
		mn SCRmn: Serial communication operation setting		pp.451	
		mn SCRmn: Serial communication operation setting register mn	Be sure to clear bits 3, 6, and 11 to "0". Be sure to set bit 2 to "1".	pp.451 to 453	
		mn SCRmn: Serial communication operation setting register mn SDRmn: Serial	Be sure to clear bits 3, 6, and 11 to "0". Be sure to set bit 2 to "1". Be sure to clear bit 8 to "0".	pp.451 to 453 p.454 p.454	
	Soft Hard Soft Classification	Pure Voltage reference Configuration of serial	Voltage reference reference voltage control register VREFOUT pin Configuration of serial Voltage ADVRC: A/D reference voltage control register	Voltage reference voltage control reference voltage control register During voltage reference operation, be sure to connect a tantalum capacitor (capacitance: 10 μF±30 %, ESR: 2 Ω (max.), ESL: 10 nH (max.)) and a ceramic capacitor (capacitance: 1.0 μF±30 %, ESR: 2 Ω (max.), ESL: 10 nH (max.)) to the VAEFOUT/AVREFP pin for stabilizing the reference voltage reference operation. To use voltage reference output (VAEFOUT) to the positive reference voltage of the A/D converter (DAEFP), be sure to set VRON to 1 after setting VRSEL to 1. Rewriting DACSWn (n = 0, 1) during A/D converters output (VAEFOUT) (VRSEL = 1 and DAREF = 1). Rewrite it when conversion operation is stopped (ADCS = 0). Do not change the output voltage of the reference voltage freenece output (VAEFOUT) (VRSEL = 1 and DAREF = 1). Rewrite it when conversion operation is stopped (ADCS = 0). Do not change the output voltage of the reference voltage by using VRGV during the voltage reference operation (VRON = 1). The VREFOUT pin The VREFOUT output voltage can be used only as the positive reference voltage of the internal A/D and D/A converters of the microcontroller. Do not connect an external circuit other than a tantalum capacitor (capacitance: 0.1 μF±30 %, ESR: 2 Ω (max.), ESL: 10 nH (max.)) and a ceramic capacitor (capacitance: 0.1 μF±30 %, ESR: 2 Ω (max.), ESL: 10 nH (max.)) to the VREFOUT pin for stabilizing the reference voltage.	Voltage reference voltage control register ADVRC: A/D reference voltage control register During voltage reference operation, be sure to connect a tantalum capacitor (capacitance: 10 μF±30 %, ESR: 2 Ω (max.), ESL: 10 nH (max.)) to the value of the positive reference operation. To use voltage reference output (Vnerour) to the positive reference operation. To use voltage reference output (Vnerour) to the positive reference voltage of the A/D converter (ADnerr) and the positive reference voltage of the the D/A converter (DAnerr) and the positive reference voltage of the A/D converter (ADnerr) and the positive reference voltage of the A/D converter (ADnerr) and the positive reference voltage of the A/D converter (ADnerr) and the positive reference voltage of the A/D converter (ADnerr) and the positive reference voltage reference voltage for the D/A converter (ADnerr) and the positive reference voltage for the D/A converter (ADnerr) and the positive reference voltage reference output (Vnerour) (VnSEL = 1 and DAREF = 1). Rewrite it when conversion operation is stopped (ADCS = 0). Vnerour pin

(22/39)

					(22	/39)
	on	Function	Details of	Cautions	Pag	je
ter	cati		Function			
Chapter	ssifi					
10	Classification					
4		Configuration	SIRmn: Serial	Po que to clear hite 15 to 2 to "O"	n 157	
Chapter 14	Soft	0		Be sure to clear bits 15 to 3 to "0".	p.457	
apte		-	flag clear trigger			
Che		unit	register mn	D	- 450	_
			SSm: Serial	Be sure to clear bits 15 to 4 to "0".	p.459	
			channel start			
			register m			
			STm: Serial	Be sure to clear bits 15 to 4 to "0".	p.460	
			channel stop			
			register m			
			SOEm: Serial	Be sure to clear bits 15 to 3 of SOE0, and bits 1 and 15 to 3 of SOE1 to "0".	p.461	
			output enable			
			register m			
			SOm: Serial	Be sure to set bits 11 and 3 of SO0, and bits 11 to 9, 3, and 1 of SO1 to "1". And be	p.462	
			output register	sure to clear bits 15 to 12 and 7 to 4 of SOm to "0".		
			m			
			SOLm: Serial	Be sure to clear bits 15 to 3, 1 to "0".	p.463	
			output level			
			register m			
			ISC: Input	Be sure to clear bits 7 to 5 to "0".	p.464	
			switch control			
			register			
			NFEN0: Noise	Be sure to clear bits 7, 5, 3, and 1 to "0".	p.465	
			filter enable			
		0 "	register 0	WOALL EN	400	_
		Operation	Stopping the	If SAUmEN = 0, writing to a control register of serial array unit m is ignored, and,	p.469	
		stop mode	operation by	even if the register is read, only the default value is read (except for input switch		
			units	control register (ISC), noise filter enable register (NFENO), port input mode register		
				(PIM1, PIM7), port output mode register (POM1, POM7, POM8), port mode registers		
		3-wire serial I/O	Mootor	(PM1, PM5, PM7, PM8), and port registers (P1, P5, P7, P8)).	nn 175	
				After setting the SAUmEN to 1, be sure to set the SPSm register after 4 or more		
		CSI00, CSI01,	transmission	clocks have elapsed. The MDmn0 bit can be rewritten even during energtion.	479, ⁴ p.480	ЮІ
		communication	transmission (in	The MDmn0 bit can be rewritten even during operation. However, rewrite it before transfer of the last bit is started, so that it will be rewritten	μ.4ου	믜
		Communication	continuous	before the transfer end interrupt of the last transmit data.		
			transmission mode)	·		
			Master	After setting the SAUmEN to 1, be sure to set the SPSm register after 4 or more	nn 191	
			reception	clocks have elapsed.	487	·, ⊔
			Master		 	
			transmission/	clocks have elapsed.	pp.490 493, 49	
			reception	olooks have elapsed.	+30, 48	74
			Master	The MDmn0 bit can be rewritten even during operation.	p.495	
			transmission/	However, rewrite it before transfer of the last bit is started, so that it has been	p.430	
			reception (in	rewritten before the transfer end interrupt of the last transmit data.		
			continuous	וופשותנטוז שטוטופ נוופ נומווטופו פווט וותפווטףנ טו נוופ ומטנ נומווטוווג טמנמ.		
			transmission/			
			reception mode)			
	1		1.30001101111000)	1	1	

(23/39)

					(23/	<u>39)</u>
	วท	Function	Details of	Cautions	Page	е
ter	Classification		Function			
Chapter	sifi					
O	Slas					
<u>_</u>		O codes and all	Oleves	After a like the CALLETAL to A leave to set the CDO or seither flow A	400	_
Chapter 14	Soft		Slave	After setting the SAUmEN to 1, be sure to set the SPSm register after 4 or more		
pte		I/O (CSI00,	transmission	'	502, 50	
Che		· · · · · · · · · · · · · · · · · · ·	Slave transmission	The MDmn0 bit can be rewritten even during operation. However, rewrite it before	p.503	
		CSI20)	(in continuous	transfer of the last bit is started.		
		communication	transmission mode)			
			Slave reception	After setting the SAUmEN to 1, be sure to set the SPSm register after 4 or more		
				clocks have elapsed.	510	_
			Slave	After setting the SAUmEN to 1, be sure to set the SPSm register after 4 or more		
			transmission/	clocks have elapsed.	517, 51	8
			reception			_
			Slave	The MDmn0 bit can be rewritten even during operation.	p.519	
			transmission/	However, rewrite it before transfer of the last bit is started, so that it will be rewritten		
			reception (in	before the transfer end interrupt of the last transmit data.		
			continuous			
			transmission/			
			reception mode)			
		UART (UARTO,		When using serial array units 0 and 1 as UARTs, the channels of both the	p.522	
		UART1,	communication	transmitting side (even-number channel) and the receiving side (odd-number		
		UART2,		channel) can be used only as UARTs.		
		UART3)	UART	After setting the SAUmEN to 1, be sure to set the SPSm register after 4 or more		
		communication	transmission	clocks have elapsed.	530, 53	2
			UART	The MDmn0 bit can be rewritten even during operation.	p.531	
			transmission (in	However, rewrite it before transfer of the last bit is started, so that it has been		
			continuous	rewritten before the transfer end interrupt of the last transmit data.		
			transmission			
			mode)			
			UART reception	For the UART reception, be sure to set SMRmr of channel r that is to be paired with		
				channel n.	535	
				After setting the SAUmEN to 1, be sure to set the SPSm register after 4 or more		. 🗆
				clocks have elapsed.	539	
			Calculating baud	Setting SDRmn [15:9] = (0000000B, 0000001B) is prohibited.	p.548	
			rate			
		Simplified	Address field	After setting the SAUmEN to 1, be sure to set the SPSm register after 4 or more	p.555	
		I ² C (IIC10,	transmission	clocks have elapsed.		
		IIC20)	Data reception	ACK is also output when the last data is received. Communication is then completed	p.564	
		communi-		by setting "1" to the STmn bit to stop operation and generating a stop condition.		
		cation	Calculating baud	Setting SDRmn [15:9] = 0000000B is prohibited. Set SDRmn[15:9] to 0000001B or	p.566	
			rate	greater.		

					(24	/39)
Chapter	Classification	Function	Details of Function	Cautions	Pag	je
15	Soft	Serial	IICA: IICA shift	Do not write data to IICA during data transfer.	p.581	
Chapter 15	Ŏ	interface IICA	register	Write or read IICA only during the wait period. Accessing IICA in a communication state other than during the wait period is prohibited. When the device serves as the master, however, IICA can be written only once after the communication trigger bit (STT) is set to 1. When communication is reserved, write data to IICA after the interrupt triggered by a		
				stop condition is detected.		
			PER0: Peripheral enable register 0	When setting serial interface IICA, be sure to set IICAEN to 1 first. If IICAEN = 0, writing to a control register of serial interface IICA is ignored, and, even if the register is read, only the default value is read.	p.584	
			IICCTL0: IICA control register 0	If the operation of I^2C is enabled (IICE = 1) when the SCL0 line is at high level, the SDA0 line is at low level, and DFC of the IICCTL1 register is 1, a start condition will be inadvertently detected immediately. Immediately after enabling I^2C to operate (IICE = 1), set LREL (1) by using a 1-bit memory manipulation instruction.	,	
				When bit 3 (TRC) of the IICA status register (IICS) is set to 1, WREL is set to 1 during the ninth clock and wait is canceled, after which TRC is cleared and the SDA0 line is set to high impedance. Release the wait performed while the TRC bit is 1 (transmission status) by writing to the IICA shift register.		
			IICS: IICA status register	Reading the IICS register while the address match wakeup function is enabled (WUP = 1) in STOP mode is prohibited. When the WUP bit is changed from 1 to 0 (wakeup operation is stopped), regardless of the INTIICA interrupt request, the change in status is not reflected until the next start condition or stop condition is detected. To use the wakeup function, therefore, enable (SPIE = 1) the interrupt generated by detecting a stop condition and read the IICS register after the interrupt has been detected.		
			IICF: IICA flag	Write to STCEN only when the operation is stopped (IICE = 0).	p.592	
			register	As the bus release status (IICBSY = 0) is recognized regardless of the actual bus status when STCEN = 1, when generating the first start condition (STT = 1), it is necessary to verify that no third party communications are in progress in order to prevent such communications from being destroyed.	p.592	
				Write to IICRSV only when the operation is stopped (IICE = 0).	p.592	
			Setting IICWL and IICWH on slave side	Note the minimum folk operation frequency when setting the transfer clock. The minimum folk operation frequency for serial interface IICA is determined according to the mode. Fast mode: $f_{CLK} = 3.5 \text{ MHz (MIN.)}$ Standard mode: $f_{CLK} = 1 \text{ MHz (MIN.)}$	p.597	
			Canceling wait	If a processing to cancel a wait state executed when WUP (bit 7 of IICA control register 1 (IICCTL1)) = 1, the wait state will not be canceled.	p.604	
			When STCEN (bit 1 of IICA flag register (IICF)) = 0	Immediately after I ² C operation is enabled (IICE = 1), the bus communication status (IICBSY = 1) is recognized regardless of the actual bus status. When changing from a mode in which no stop condition has been detected to a master device communication mode, first generate a stop condition to release the bus, then perform master device communication. When using multiple masters, it is not possible to perform master device communication when the bus has not been released (when a stop condition has not been detected). Use the following sequence for generating a stop condition. <1> Set IICA control register 1 (IICCTL1). <2> Set bit 7 (IICE) of IICA control register 0 (IICCTL0) to 1.		
			When STCEN = 1	Immediately after l^2C operation is enabled (IICE = 1), the bus released status (IICBSY = 0) is recognized regardless of the actual bus status. To generate the first start condition (STT = 1), it is necessary to confirm that the bus has been released, so as to not disturb other communications.		

(25/39)

					(20	5/39)
Chapter	Classification	Function	Details of Function	Cautions	Pag	je
Chapter 15	Soft	Serial interface IICA	If other I ² C communications are already in progress	If I²C operation is enabled and the device participates in communication already in progress when the SDA0 pin is low and the SCL0 pin is high, the macro of I²C recognizes that the SDA0 pin has gone low (detects a start condition). If the value on the bus at this time can be recognized as an extension code, \overline{ACK} is returned, but this interferes with other I²C communications. To avoid this, start I²C in the following sequence. <1> Clear bit 4 (SPIE) of IICCTL0 to 0 to disable generation of an interrupt request signal (INTIICA) when the stop condition is detected. <2> Set bit 7 (IICE) of IICCTL0 to 1 to enable the operation of I²C. <3> Wait for detection of the start condition. <4> Set bit 6 (LREL) of IICCTL0 to 1 before \overline{ACK} is returned (4 to 80 clocks after setting IICE to 1), to forcibly disable detection.	p.616	
			STT, SPT: Bits 1, 0 of IICA control register 0 (IICCTL0)	Setting STT and SPT (bits 1 and 0 of IICCTL0) again after they are set and before they are cleared to 0 is prohibited.	p.616	
			Reserving transmission	When transmission is reserved, set SPIE (bit 4 of IICTL0) to 1 so that an interrupt request is generated when the stop condition is detected. Transfer is started when communication data is written to IICA after the interrupt request is generated. Unless the interrupt is generated when the stop condition is detected, the device stops in the wait state because the interrupt request is not generated when communication is started. However, it is not necessary to set SPIE to 1 when MSTS (bit 7 of IICS) is detected by software.	p.616	
Chapter 16	Soft	LCD controller/d	LCDMD: LCD mode register	Bits 0 to 3, 6 and 7 must be set to 0.	p.667	
Chap		river	LCDM: LCD display mode	When LCD display is not performed or necessary, set SCOC and VLCON to 0, in order to reduce power consumption.		
			register	When the external resistance division method has been set (MDSET1 = MDSET0 = 0), do not set VLCON to 1.	p.668	
				Set BLON and LCDSEL to 0 when 8 has been selected as the number of time slices for the display mode.	p.668	
				To use the internal voltage boosting method, specify the reference voltage by using the VLCD register (or perform a reset to use the default value of the reference voltage), wait for the reference voltage setup time (2 ms (min.)), and then set VLCON to 1.	p.668	

(26/39)

					\	5/39)
	uo	Function	Details of	Cautions	Pag	је
ter	Classification		Function			
Chapter	sific					
O	Slas					
Chapter 16	Soft	LCD	LCDM: LCD	To manipulate VLCON when using the internal voltage boosting method or capacitor	p.669	
pte		controller/d	display mode	split method, follow the procedure below.		
Sha		river	register	A. To stop the operation of the voltage boosting/capacitor split circuit after switching		
ľ				display status from on to off:		
				Set to display off status by setting LCDON = 0.		
				 Disable outputs of all the segment buffers and common buffers by setting SCOC = 0. 		
				 Stop the operation of the voltage boosting/capacitor split circuit by setting V LCON = 0. 		
				B. To stop the operation of the voltage boosting/capacitor split circuit during display		
				on status:		
				Setting prohibited. Be sure to stop the operation of the voltage		
				boosting/capacitor split circuit after setting display off.		
				C. To set display on from stop status of the voltage boosting/capacitor split circuit:		
				Start the operation of the voltage boosting/capacitor split circuit by setting		
				VLCON = 1, then wait for the voltage boosting/capacitor split wait time (see		
				CHAPTER 31 ELECTRICAL SPECIFICATIONS).		
				2) Set all the segment buffers and common buffers to non-display output		
				status by setting SCOC = 1.		
				3) Set display on by setting LCDON = 1.		
			LCDC0: LCD	Bits 3, 6, and 7 must be set to 0.	p.670	
			clock control	Set the LCD clock (LCDCL) to no more than 512 Hz when the internal voltage boost	p.670	
			register 0	method has been set.		
			VLCD: LCD	The VLCD setting is valid only when the voltage boost circuit is operating.	p.671	
			boost level	Bits 5 to 7 must be set to 0.	p.671	
			control register	Be sure to change the VLCD value after having stopped the operation of the voltage	p.671	
				boost circuit (VLCON = 0).		
				These values above may change after device evaluation.	p.671	
				To use the internal voltage boosting method, specify the reference voltage by using	p.671	
				the VLCD register (or perform a reset to use the default value of the reference		
				voltage), wait for the reference voltage setup time (2 ms (min.)), and then set VLCON		
				to 1.		
			PFALL: Port	For 78K0R/LF3, bits 3 and 7 must be set to 0. For 78K0R/LG3 and 78K0R/LH3, bit 7	p.672	
			function register	must be set to 0.		
			SEGEN:	SEGEN can be written only once after reset release.	p.673	
			Segment enable	For 78K0R/LF3, bits 1 to 7 must be set to 0. For 78K0R/LG3, bits 2 to 7 must be set	p.673	
			register	to 0. For 78K0R/LH3, bits 5 to 7 must be set to 0.		

(27/39)

					(27	7/39)
_	tion	Function	Details of	Cautions	Pag	ge
Chapter	Classification		Function			
Cha	ssif					
	Ö					
16	Soft	LCD	ISC: Input switch	Be sure to clear bits 5 to 7 to "0".	p.674	
ter	Ś	controller/d	control register			
Chapter 16		river	Internal voltage	When stopping the operation of the voltage boost circuit circuit, be sure to set SCOC	p.679	
Ö			boosting method	and LCDON to 0 before setting VLCON to 0.		
			Capacitor split	When stopping the operation of the capacitor split circuit, be sure to set SCOC and	p.680	
			method	LCDON to 0 before setting VLCON to 0.		
			External	To stabilize the potential of the VLC0 to VLC3 pins, it is recommended to connect a	pp.703	3 🗆
			resistance	capacitor of about 0.1 μ F between each of the pins from VLC0 to VLC3 and the GND pin	,704	
			division method	as needed.		
			Selection of LCD	When the LCD display data memory is used when the number of time slices is eight,	p.706	
			display data	LCD display data (A-pattern, B-pattern, or blinking display) cannot be selected.		
17	Soft	Multiplier/d	MDAH, MDAL:	Do not rewrite the MDAH and MDAL values during division operation processing	p.711	
oter	(O)	ivider	Multiplication/divi	(while the multiplication/division control register (MDUC) is 81H). The operation will		
Chapter 17			sion data	be executed in this case, but the operation result will be an undefined value.		
0			register A	The MDAH and MDAL values read during division operation processing (while	p.711	
				MDUC is 81H) will not be guaranteed.		
			MDBL, MDBH:	Do not rewrite the MDBH and MDBL values during division operation processing	p.711	
			*	(while the multiplication/division control register (MDUC) is 81H). The operation		
			sion data	result will be an undefined value.		
			register B	Do not set MDBH and MDBL to 0000H in the division mode. If they are set, the	p.711	
				operation result will be an undefined value.		
			MDCL, MDCH:	The MDCH and MDCL values read during division operation processing (while the	p.712	
			Multiplication/divi	multiplication/division control register (MDUC) is 81H) will not be guaranteed.		
			sion data			
			register C MDUC:	Do not volumite DIVAMODE during energiting processing (while DIVCT is 1). If it is	n 710	
				Do not rewrite DIVMODE during operation processing (while DIVST is 1). If it is rewritten, the operation result will be an undefined value.	p.713	Ш
			sion control		n 712	_
			register	DIVST cannot be cleared (0) by using software during division operation processing (while DIVST is 1).	μ./ 13	ш
8	Ħ	DMA	DBCn: DMA	Be sure to clear bits 15 to 10 to "0".	p.720	
pter 18	Soft	controller	byte count	If the general-purpose register is specified or the internal RAM space is exceeded as	_	
apt		00111101101	register n	a result of continuous transfer, the general-purpose register or SFR space are written	1.	
Chap				or read, resulting in loss of data in these spaces. Be sure to set the number of times		
				of transfer that is within the internal RAM space.		
			DRCn: DMA	The DSTn flag is automatically cleared to 0 when a DMA transfer is completed.	p.723	
			operation control	Writing the DENn flag is enabled only when DSTn = 0. When a DMA transfer is	ľ	_
			register n	terminated without waiting for generation of the interrupt (INTDMAn) of DMAn,		
				therefore, set DSTn to 0 and then DENn to 0 (for details, refer to 18.5.7 Forced		
				termination by software).		
				When the FSEL bit of the OSMC register has been set to 1, do not enable (DENn =	p.723	
				1) DMA operation for at least three clocks after the setting.		
			Holding DMA	When DMA transfer is held pending while using both DMA channels, be sure to held	p.735	
			transfer pending	the DMA transfer pending for both channels (by setting DWAIT0 and DWAIT1 to 1).		
			by DWAITn	If the DMA transfer of one channel is executed while that of the other channel is held		
				pending, DMA transfer might not be held pending for the latter channel.		
			Forced	In example 3, the system is not required to wait two clock cycles after the DWAITn bit	p.737	
			termination of	is set to 1. In addition, the system does not have to wait two clock cycles after		
			DMA transfer	clearing the DSTn bit to 0, because more than two clock cycles elapse from when the		
				DSTn bit is cleared to 0 to when the DENn bit is cleared to 0.		

(28/39)

_					, ,	3/39)
	uo	Function	Details of	Cautions	Pag	je
Chapter	Classification		Function			
ha	ssifi					
	Clas					
8		DMA	Priority	During DMA transfer, a request from the other DMA channel is held pending even if	n 720	
Chapter 18	Soft	controller	Filolity	generated. The pending DMA transfer is started after the ongoing DMA transfer is	p.730	ш
apte		Controller		completed. If two DMA requests are generated at the same time, however, DMA		
S				channel 0 takes priority over DMA channel 1.		
				If a DMA request and an interrupt request are generated at the same time, the DMA		
				transfer takes precedence, and then interrupt servicing is executed.		
	О		Response time	The response time of DMA transfer is as follows. (See Table 18-2.)	p.738	
	Hard		nesponse ume	The response time of Divia transfer is as follows. (See Table 16-2.)	p.730	ш
	_					
	ب		On a wation in	The DMA controller appropriate on follows in the standby model. (Con Table 10.0.)	- 700	_
	Soft		Operation in	The DMA controller operates as follows in the standby mode. (See Table 18-3.)	p.739	
			standby mode	Fig. 16 - DMA	700	_
			DMA pending	Even if a DMA request is generated, DMA transfer is held pending immediately after	p./39	
			instruction	the following instructions.		
				CALL laddr16 CALL the address		
				CALL \$!addr20 CALL Baddr20		
				• CALL !!addr20		
				• CALL rp		
				CALLT [addr5] BRK		
				 Bit manipulation instructions for registers IF0L, IF0H, IF1L, IF1H, IF2L, IF2H, MK0L, MK0H, MK1L, MK1H, MK2L, MK2H, PR00L, PR00H, PR01L, PR01H, PR02L, 		
				PR02H, PR10L, PR10H, PR11L, PR11H, PR12L, PR12H and PSW each.		
			Operation if	The address indicated by DRA0n is incremented during DMA transfer. If the address	n 730	
			address in	is incremented to an address in the general-purpose register area or exceeds the	p.700	
			general-purpose	area of the internal RAM, the following operation is performed.		
			register area or	In mode of transfer from SFR to RAM		
			other than those	The data of that address is lost.		
			of internal RAM	In mode of transfer from RAM to SFR		
			area is specified	Undefined data is transferred to SFR.		
			area le opcomed	In either case, malfunctioning may occur or damage may be done to the system.		
				Therefore, make sure that the address is within the internal RAM area other than the		
				general-purpose register area.		
6	¥	Interrunt	IF0L, IF0H, IF1L,	When operating a timer, serial interface, or A/D converter after standby release,	p.748	
Chapter 19	So	Interrupt functions	IF1H, IF2L, IF2H:	operate it once after clearing the interrupt request flag. An interrupt request flag may	P.7 ∓0	
apt			Interrupt request	be set by noise.		
ပ်			flag registers	, ··		
1						

(29/39)

					(29	/39)
Chapter	Classification	Function	Details of Function	Cautions	Pag	je
Chapter 19	Soft	Interrupt functions	IF0L, IF0H, IF1L, IF1H, IF2L, IF2H: Interrupt request flag registers	When manipulating a flag of the interrupt request flag register, use a 1-bit memory manipulation instruction (CLR1). When describing in C language, use a bit manipulation instruction such as "IFOL.0 = 0;" or "_asm("clr1 IFOL, 0");" because the compiled assembler must be a 1-bit memory manipulation instruction (CLR1). If a program is described in C language using an 8-bit memory manipulation instruction such as "IFOL &= 0xfe;" and compiled, it becomes the assembler of three instructions. mov a, IFOL and a, #0FEH mov IFOL, a In this case, even if the request flag of another bit of the same interrupt request flag register (IFOL) is set to 1 at the timing between "mov a, IFOL" and "mov IFOL, a", the flag is cleared to 0 at "mov IFOL, a". Therefore, care must be exercised when using an 8-bit memory manipulation instruction in C language.	p.748	
				Be sure to clear bits 5, 6 of IF0H, bit 3 of IF1L, bit 3 of IF1H, bits 5 to 7 of IF2L, bits 0, 6, 7 of IF2H to 0. (78K0R/LF3)	p.749	
				Be sure to clear bit 3 of IF1H, bits 6, 7 of IF2H to 0. (78K0R/LG3)	p.750	
				Be sure to clear bits 6, 7 of IF2H to 0. (78K0R/LH3)	p.751	
			MK0L, MK0H, MK1L, MK1H,	Be sure to set bits 5, 6 of MK0H, bit 3 of MK1L, bit 3 of MK1H, bits 5 to 7 of MK2L, bits 0, 6, 7 of MK2H to 1. (78K0R/LF3)	p.752	
			MK2L, MK2H:	Be sure to set bit 3 of MK1H, bits 6, 7 of MK2H to 1. (78K0R/LG3)	p.753	
			Interrupt mask flag registers	Be sure to set bits 6, 7 of MK2H to 1. (78K0R/LH3)	p.754	
			PR00L, PR00H, PR01L, PR01H,	Be sure to set bits 5, 6 of PR00H and PR10H, bit 3 of PR01L and PR11L to 1. (78K0R/LF3)	p.755	
			PR02L, PR02H, PR10L, PR10H,	Be sure to set bit 3 of PR01H and PR11H, bits 5 to 7 of PR02L and PR12L, bits 0, 6, 7 of PR02H and PR12H to 1. (78K0R/LF3)	p.756	
			PR11L, PR11H, PR12L, PR12H:	Be sure to set bit 3 of PR01H and PR11H, bits 6, 7 of PR02H and PR12H to 1. (78K0R/LG3)	p.757	
			Priority specification flag registers	Be sure to set bits 6, 7 of PR02H and PR12H to 1. (78K0R/LH3)	p.758	
			EGP0, EGP1: External interrupt rising edge enable registers, EGN0, EGN1: External interrupt falling edge enable registers	Select the port mode by clearing EGPn and EGNn to 0 because an edge may be detected when the external interrupt function is switched to the port function.	p.762	
			Software interrupt request acknowledgment	Do not use the RETI instruction for restoring from the software interrupt.	p.766	
			BRK instruction	The BRK instruction is not one of the above-listed interrupt request hold instructions. However, the software interrupt activated by executing the BRK instruction causes the IE flag to be cleared. Therefore, even if a maskable interrupt request is generated during execution of the BRK instruction, the interrupt request is not acknowledged.	p.770	

(30/39)

			I		· ` `)/39)			
Chapter	Classification	Function	Details of Function	Cautions	Pag	je			
Chapter 20		Key interrupt function	KRM: Key return mode register	If any of the KRM0 to KRM7 bits used is set to 1, set bits 0 to 7 (PU70 to PU77) of the corresponding pull-up resistor register 7 (PU7) to 1. An interrupt will be generated if the target bit of the KRM register is set while a low level is being input to the key interrupt input pin. To ignore this interrupt, set the					
				KRM register after disabling interrupt servicing by using the interrupt mask flag. Afterward, clear the interrupt request flag and enable interrupt servicing after waiting for the key interrupt input low-level width (250 ns or more). The bits not used in the key interrupt mode can be used as normal ports.	p.772				
er 21	Soft	Standby function	-	The STOP mode can be used only when the CPU is operating on the main system clock. The STOP mode cannot be set while the CPU operates with the subsystem					
Chapter 21				clock. The HALT mode can be used when the CPU is operating on either the main system clock or the subsystem clock.					
				When shifting to the STOP mode, be sure to stop the peripheral hardware operation operating with main system clock before executing STOP instruction.	p.773				
							The following sequence is recommended for operating current reduction of the A/D converter when the standby function is used: First clear bit 7 (ADCS) and bit 0 (ADCE) of the A/D converter mode register (ADM) to 0 to stop the A/D conversion operation, and then execute the STOP instruction.	p.773	
				It can be selected by the option byte whether the internal low-speed oscillator continues oscillating or stops in the HALT or STOP mode. For details, see CHAPTER 26 OPTION BYTE.					
				The STOP instruction cannot be executed when the CPU operates on the 20 MHz internal high-speed oscillation clock. Be sure to execute the STOP instruction after shifting to internal high-speed oscillation clock operation.	p.773				
			OSTC: Oscillation stabilization time counter status register	After the above time has elapsed, the bits are set to 1 in order from MOST8 and remain 1.					
				The oscillation stabilization time counter counts up to the oscillation stabilization time set by OSTS. If the STOP mode is entered and then released while the internal high-speed oscillation clock is being used as the CPU clock, set the oscillation stabilization time as follows. • Desired OSTC oscillation stabilization time ≤ Oscillation stabilization time set by OSTS	p.774				
				Note, therefore, that only the status up to the oscillation stabilization time set by OSTS is set to OSTC after STOP mode is released.					
	Hard			The X1 clock oscillation stabilization wait time does not include the time until clock oscillation starts ("a" below).	p.774				
	Soft		OSTS: Oscillation	To set the STOP mode when the X1 clock is used as the CPU clock, set OSTS before executing the STOP instruction.	p.775				
			stabilization time select register	Setting the oscillation stabilization time to 20 μ s or less is prohibited. Before changing the setting of the OSTS register, confirm that the count operation of the OSTC register is completed.	p.775 p.775				
				Do not change the value of the OSTS register during the X1 clock oscillation stabilization time.	p.775				
				The oscillation stabilization time counter counts up to the oscillation stabilization time set by OSTS. If the STOP mode is entered and then released while the internal high-speed oscillation clock is being used as the CPU clock, set the oscillation stabilization time as follows. • Desired OSTC oscillation stabilization time ≤ Oscillation stabilization time set by OSTS Note, therefore, that only the status up to the oscillation stabilization time set by OSTS is set to OSTC after STOP mode is released.	p.775				

(31/39)

Page Punction Pu						(31	/39)
Standby OSTS: Oscillation statilization wait time does not include the time until clock p.775		on	Function	Details of	Cautions	Pag	е
Standby OSTS: Oscillation statilization wait time does not include the time until clock p.775	oter	cati		Function			
Standby OSTS: Oscillation statilization wait time does not include the time until clock p.775	hat	ssifi					
Standby OSTS: Oscillation statilization wait time does not include the time until clock p.775	0	Slas					
STOP mode Stabilization time select register STOP mode Because the interrupt request signal is used to clear the standby mode, if there is an interrupt source with the interrupt request flag set and the interrupt mask flag reset, the standby mode is immediately cleared if set. Thus, the STOP mode is reset to the HALT mode immediately deferred if set. Thus, the STOP mode is reset to the HALT mode immediately deferred if set. Thus, the STOP mode is reset to the HALT mode immediately deferred if set. Thus, the STOP mode is reset to the HALT mode immediately deferred if set. Thus, the STOP mode is released. The STOP instruction and the system returns to the operating mode as soon as the what time set using the oscillation stabilization time select register (SSTS) has elapsed. The STOP instruction cannot be executed when the CPU operates on the 20 MHz internal high-speed oscillation clock. Be sure to execute the STOP instruction after the STOP mode is released, restart the peripheral hardware for which the clock that stops oscillating in the STOP mode (bit to (WDSTBYON)) of 0000C0H = 0), and then execute the STOP mode, use an option byte to stop the watchdog timer operation in the HALT/STOP mode (bit to (WDSTBYON)) of 0000C0H = 0), and then execute the STOP mode is released when the CPU operates with the high-speed oscillation clock (X1 oscillation), temporarily switch the CPU clock to the internal high-speed system clock (X1 oscillation) after the STOP mode is released, check the oscillation stabilization time with the oscillation of the STOP instruction. To shorten oscillation clock to the high-speed system clock (X1 oscillation) after the STOP mode is released, check the oscillation stabilization time with the oscillation of the STOP instruction. Por an external reset, input a low level for 10 µs or more to the RESET pin (To perform an external reset upon power application, a low level of at least 10 µs must be continued during the period in which the supply voltage is within the operating the period i	_		Ctandby	OCTO:	The V1 clock confliction atabilization wait time does not include the time until clock	n 775	_
STOP mode Stabilization time select register STOP mode Because the interrupt request signal is used to clear the standby mode, if there is an interrupt source with the interrupt request flag set and the interrupt mask flag reset, the standby mode is immediately cleared if set. Thus, the STOP mode is reset to the HALT mode immediately deferred if set. Thus, the STOP mode is reset to the HALT mode immediately deferred if set. Thus, the STOP mode is reset to the HALT mode immediately deferred if set. Thus, the STOP mode is reset to the HALT mode immediately deferred if set. Thus, the STOP mode is released. The STOP instruction and the system returns to the operating mode as soon as the what time set using the oscillation stabilization time select register (SSTS) has elapsed. The STOP instruction cannot be executed when the CPU operates on the 20 MHz internal high-speed oscillation clock. Be sure to execute the STOP instruction after the STOP mode is released, restart the peripheral hardware for which the clock that stops oscillating in the STOP mode (bit to (WDSTBYON)) of 0000C0H = 0), and then execute the STOP mode, use an option byte to stop the watchdog timer operation in the HALT/STOP mode (bit to (WDSTBYON)) of 0000C0H = 0), and then execute the STOP mode is released when the CPU operates with the high-speed oscillation clock (X1 oscillation), temporarily switch the CPU clock to the internal high-speed system clock (X1 oscillation) after the STOP mode is released, check the oscillation stabilization time with the oscillation of the STOP instruction. To shorten oscillation clock to the high-speed system clock (X1 oscillation) after the STOP mode is released, check the oscillation stabilization time with the oscillation of the STOP instruction. Por an external reset, input a low level for 10 µs or more to the RESET pin (To perform an external reset upon power application, a low level of at least 10 µs must be continued during the period in which the supply voltage is within the operating the period i	2.2	Har	function			p.775	ш
STOP mode Stop	apte	_	lunction		oscillation starts (a below).		
STOP mode Because the interrupt request signal is used to clear the standby mode, if there is an interrupt source with the interrupt request flag set and the interrupt mask flag result the standby mode is immediately cleared if set. Thus, the STOP mode is reset to the HALT mode immediately after execution of the STOP instruction and the system returns to the operating mode as soon as the wait time set using the oscillation stabilization time select register (OSTS) has elapsed. The STOP instruction cannot be executed when the CPU operates on the 20 MHz internal high-speed oscillation clock. Be sure to execute the STOP instruction after. 7.84 shifting to internal high-speed oscillation clock operation. To use the peripheral hardware that stops operation in the STOP mode, and the peripheral hardware for which the clock that stops oscillating in the STOP mode after the STOP mode is released, restart the peripheral hardware. To stop the internal low-speed oscillation clock in the STOP mode, use an option byte to stop the watchdog timer operation in the HALT/STOP mode (bit 0 (WDSTBYON) of 000COH = 0), and then execute the STOP mode is released when the CPU operates with the high-speed system clock (X1 oscillation) after the STOP mode is released. The CPU clock to the high-speed system clock (X1 oscillation) after the STOP mode is released, check the oscillation clock before the next execution of the STOP instruction. For an external reset, upon power application, a low level of at least 10 ps must be combined and the external reset upon power application, a low level of at least 10 ps must be combined upon the period in which the supply voltage is within the operating range (Vro > 1.8 V)). During reset input, the X1 clock, XT1 clock, internal high-speed oscillation clock and are held during reset input. When the STOP mode is released by a reset, the RAM contents in the STOP mode are held during reset input. When the STOP mode is released on only the read value of the RESF register 8-bit powerful or reset f	Che						
Interrupt Source with the interrupt request liag set and the interrupt mask liag reset. Interstandly mode is immediately cleared if set. Thus, the STOP mode is reset to the HALT mode immediately after execution of the STOP instruction and the system returns to the operating mode as soon as the wait time set using the oscillation stabilization time select register (OSTS) has elapsed. The STOP instruction cannot be executed when the CPU operates on the 20 MHz internal high-speed oscillation clock. Be sure to execute the STOP instruction after shifting to internal high-speed oscillation clock operation. To use the peripheral hardware that stops operation in the STOP mode, and the peripheral hardware for which the clock that stops oscillating in the STOP mode after the STOP mode is released, restart the peripheral hardware. To stop the internal low-speed oscillation clock in the STOP mode, use an option byte to stop the watchdog timer operation in the HALT/STOP mode (bit 0 (WDSTBYON) of 000C0H = 0), and then execute the STOP mode, use an option of the STOP mode is released, restart the peripheral hardware. To shorten oscillation stabilization time after the STOP mode (bit 0 (WDSTBYON) of 000C0H = 0), and then execute the STOP mode (bit 0 (WDSTBYON) of 000C0H = 0), and then execute the STOP mode is released when the CPU clock to the internal high-speed oscillation clock kold to scillation, temporarily switch the CPU clock to the internal high-speed oscillation after the STOP mode is released, check the oscillation stabilization time with the oscillation stabilization time external reset, hung to low level of 10 /s or more to the RESET pin (To perform an external reset upon power application, a low level of at least 10 /s6 must be continued during the period in which the supply voltage is within the operating range (Vto ≥ 1.8 V)). During reset input, the X1 clock, XT1 clock, internal high-speed oscillation clock, and provide are held during reset input. When the STOP mode is released by a reset, the RAM conten		t			Decree the fatoring to constant for the standing of the standi	. 700	_
the standby mode is immediately cleared if set. Thus, the STOP mode is reset to the HALT mode immediately after execution of the STOP instruction and the system returns to the operating mode as soon as the wait time set using the oscillation stabilization time select register (OSTS) has elapsed. The STOP instruction cannot be executed when the CPU operates on the 20 MHz internal high-speed oscillation clock. Be sure to execute the STOP instruction after shifting to internal high-speed oscillation clock operation in the STOP mode, and the peripheral hardware for which the clock that stops operation in the STOP mode after the STOP mode is released, restart the peripheral hardware. To stop the internal low-speed oscillation clock in the STOP mode, use an option byte to stop the watchdog timer operation in the HALT/STOP mode (bit 0) (WDSTBYON) of 000CDH = 0), and then execute the STOP mode is released when the CPU operates with the high-speed system clock (X1 oscillation) after the STOP mode is released. In the CPU clock to the internal high-speed system clock (X1 oscillation) after the STOP mode is released. Check the oscillation stabilization time with the oscillation stabilization time with the oscillation stabilization time with the oscillation stabilization time with the oscillation stabilization time with the oscillation stabilization time with the oscillation stabilization time with the oscillation stabilization time with the oscillation stabilization time with the oscillation stabilization time with the oscillation stabilization time with the oscillation stabilization time with the oscillation stabilization time with the oscillation stabilization time with the oscillation stabilization time with the oscillation stabilization time with the oscillation stabilization time object the stop of the stop of the stop of the stop of the stop of the stop of the stop of the stop of the stop of the stop of the stop of the stop of the stop of the stop of the stop of the stop of the stop of the stop of the stop of the s		Sof		STOP mode	, , ,	p.782	ш
HALT mode immediately after execution of the STOP instruction and the system returns to the operating mode as soon as the wait time set using the oscillation stabilization time select register (OSTS) has elapsed. The STOP instruction cannot be executed when the CPU operates on the 20 MHz internal high-speed oscillation clock. Be sure to execute the STOP instruction after shifting to internal high-speed oscillation clock operation. To use the peripheral hardware that stops operation in the STOP mode, and the peripheral hardware for which the clock that stops oscillating in the STOP mode after the STOP mode is released, restart the peripheral hardware in the STOP mode, use an option byte to stop the watchdog timer operation in the HALT/STOP mode (bit 0 (WOSTBYON) of 000C0H = 0), and then execute the STOP mode, use an option byte to stop the watchdog timer operation in the HALT/STOP mode (bit 0 (WOSTBYON) of 000C0H = 0), and then execute the STOP mode, use an option byte to stop the watchdog timer operation in the HALT/STOP mode (bit 0 (WOSTBYON) of 000C0H = 0), and then execute the STOP mode, use an option p.784 To shorten oscillation stabilization time after the STOP mode is released when the CPU clock from the internal high-speed oscillation clock before the next execution of the STOP instruction. Before changing the CPU clock from the internal high-speed oscillation clock to the internal high-speed oscillation atabilization time with the oscillation stabilization time with the oscillation stabilization time counter status register (OSTO). For an external reset, input a low level for 10 µs or more to the RESET pin p.788 To story the period in which the supply voltage is within the operating range (Voo ≥ 1.8 V)). During reset input, the X1 clock, XT1 clock, internal high-speed oscillation clock, and internal low-speed oscillation clock stop oscillating. External main system clock input becomes invalid. When the STOP mode is released by a reset, the RAM contents in the STOP mode pare held during rese							
returns to the operating mode as soon as the wait time set using the oscillation stabilization time select register (OSTS) has elapsed. The STOP instruction cannot be executed when the CPU operates on the 20 MHz internal high-speed oscillation clock. Be sure to execute the STOP instruction after shifting to internal high-speed oscillation clock operation. To use the peripheral hardware found in the stop operation in the STOP mode, and the peripheral hardware for which the clock that stops oscillating in the STOP mode after the STOP mode is released, restart the peripheral hardware for which the clock that stops oscillating in the STOP mode after the STOP mode is released, restart the peripheral hardware. To stop the internal high-speed oscillation clock in the STOP mode, use an option byte to stop the watchdog timer operation in the HALT/STOP mode (bit 0 (WDSTBYON) of 000COH = 0), and then execute the STOP instruction. To shorten oscillation stabilization time after the STOP mode is released when the CPU operates with the high-speed system clock (X1 oscillation), temporarily switch the CPU operates with the high-speed system clock (X1 oscillation) after the STOP mode is released, check the oscillation stabilization time with the oscillation stabilization time with the oscillation stabilization time with the oscillation stabilization time with the oscillation stabilization time outner status register (OSTO). Por an external reset upon power application, a low level of at least 10 μs must be continued during the period in which the supply voltage is within the operating range (Voo ≥ 1.8 V)). During reset input, the X1 clock, X71 clock, internal high-speed oscillation clock, and internal low-speed oscillation clock stop oscillating. External main system clock input becomes invalid. When the STOP mode is released by a reset, the RAM contents in the STOP mode is released to the next except since the supply voltage is within the operating range (Voo ≥ 1.8 V)). Block diagram of reset flowers are fined during							
Stabilization time select register (OSTS) has elapsed.							
The STOP instruction cannot be executed when the CPU operates on the 20 MHz internal high-speed oscillation clock. Be sure to execute the STOP instruction after shifting to internal high-speed oscillation clock operation. To use the peripheral hardware that stops operation in the STOP mode, and the peripheral hardware for which the clock that stops oscillating in the STOP mode after the STOP mode is released, restart the peripheral hardware in the STOP mode, use an option byte to stop the watchdog timer operation in the HALT/STOP mode (bit 0 (WDSTBYON)) of 000.001 = 0), and then execute the STOP mode, use an option byte to stop the watchdog timer operation in the HALT/STOP mode (bit 0 (WDSTBYON)) of 000.001 = 0), and then execute the STOP instruction. To shorten oscillation stabilization time after the STOP mode is released when the CPU clock to the internal high-speed oscillation clock (X1 oscillation), temporarily switch the CPU clock to the internal high-speed oscillation clock before the next execution of the STOP instruction. Before changing the CPU clock from the internal high-speed oscillation clock to the high-speed system clock (X1 oscillation) after the STOP mode is released, check the oscillation stabilization time with the oscillation stabilization tin							
internal high-speed oscillation clock. Be sure to execute the STOP instruction after shifting to internal high-speed oscillation clock operation. To use the peripheral hardware that stops operation in the STOP mode, and the peripheral hardware for which the clock that stops oscillating in the STOP mode after the STOP mode is released, restart the peripheral hardware. To stop the internal low-speed oscillation clock in the STOP mode, use an option byte to stop the watchdog timer operation in the HALT/STOP mode (bit 0 (WDSTBYON)) of 000C0H = 0), and then execute the STOP instruction. To shorten oscillation stabilization time after the STOP mode is released when the CPU clock to the internal high-speed system clock (X1 oscillation), temporarily switch the CPU clock to the internal high-speed oscillation clock before the next execution of the STOP instruction. Before changing the CPU clock from the internal high-speed oscillation clock to the internal high-speed oscillation stabilization time with the oscillation stabilization time counter status register (OSTC). Por an external reset, input a low level for 10 µs or more to the RESET pin (To perform an external reset upon power application, a low level of at least 10 µs must be continued during the period in which the supply voltage is within the operating range (Voo > 1.8 V)). During reset input, the X1 clock, X11 clock, internal high-speed oscillation clock, and internal low-speed oscillation clock stop oscillating. External main system clock input becomes invalid. When the STOP mode is released by a reset, the RAM contents in the STOP mode are held during reset input. When the STOP mode is released by a reset, the RAM contents in the STOP mode are held during reset input. When the STOP mode is released by a reset, the RAM contents in the STOP mode are held during reset input. An LVI circuit internal reset does not reset the LVI circuit. P.790 □ A watchdog timer overflow RESF: Reset control flag register Do not make a judgment based on only the read							
Shifting to internal high-speed oscillation clock operation. To use the peripheral hardware that stops operation in the STOP mode, and the peripheral hardware for which the clock that stops oscillating in the STOP mode after the STOP mode is released, restart the peripheral hardware. To stop the internal low-speed oscillation clock in the STOP mode, use an option byte to stop the watchdog timer operation in the HALT/STOP mode (bit 0 (WDSTBYON)) of 0000CH = 0), and then execute the STOP instruction. To shorten oscillation stabilization time after the STOP mode is released when the CPU clock to the internal high-speed oscillation clock before the next execution of the STOP instruction. Before changing the CPU clock from the internal high-speed oscillation clock to the high-speed system clock (X1 oscillation) after the STOP mode is released, check the oscillation stabilization time with the oscillation stabilization time counter status register (OSTC). For an external reset, input a low level for 10 µs or more to the RESET pin (To perform an external reset upon power application, a low level of at least 10 µs must be continued during the period in which the supply voltage is within the operating range (VDo ≥ 1.8 V)). During reset input, the X1 clock, XT1 clock, internal high-speed oscillation clock, and internal low-speed oscillation clock stop oscillating. External main system clock input becomes invalid. When the STOP mode is released by a reset, the RAM contents in the STOP mode are held during reset input. When reset is effected, port pin P140 is set to low-level output and other port pins portion are held during reset input. When reset is effected, port pin P140 is set to low-level output and other port pins become high-impedance, because each SFR and 2nd SFR are initialized. Block diagram of reset function Watchdog timer Overflow RESF: Reset Control flag register Do not read data by a 1-bit memory manipulation instruction. Do not make a judgment based on only the read value of the RESF regist					·	l · ·	
To use the peripheral hardware that stops operation in the STOP mode, and the peripheral hardware for which the clock that stops oscillating in the STOP mode after the STOP mode is released, restart the peripheral hardware. To stop the internal low-speed oscillation clock in the STOP mode, use an option byte to stop the watchdog timer operation in the HALT/STOP mode (bit 0 (WDSTBYON)) of 000C0H = 0), and then execute the STOP instruction. To shorten oscillation stabilization time after the STOP mode is released when the CPU operates with the high-speed system clock (X1 oscillation), temporarily switch the CPU clock to the internal high-speed oscillation clock in the STOP mode is released, check the oscillation stabilization time with the oscillation stabilization time counter status register (OSTC). For an external reset, input a low level for 10 µs or more to the RESET pin must be continued during the period in which the supply voltage is within the operating range (Vop ≥ 1.8 V)). During reset input, the X1 clock, X11 clock, internal high-speed oscillation clock, and internal low-speed oscillation clock stop oscillating. External main system clock input becomes invalid. When the STOP mode is released by a reset, the RAM contents in the STOP mode are held during reset input. When reset is effected, port pin P140 is set to low-level output and other port pins become high-impedance, because each SFR and 2nd SFR are initialized. Block diagram of reset function Watchdog timer overflow RESF: Reset On on tread data by a 1-bit memory manipulation instruction. Do not make a judgment based on only the read value of the RESF register 8-bit on on that he can be a peripheral present on the peripheral preset resets the watchdog timer. To use the peripheral hardware. To stop the watchdog timer and viller become undefined. When the LVI default start function (bit 0 (LVIOFF) of 000C1H = 0) is used, LVIRF p.797 □						, 784	
Part Part					<u> </u>		
the STOP mode is released, restart the peripheral hardware. To stop the internal low-speed oscillation clock in the STOP mode, use an option byte to stop the watchdog timer operation in the HALT/STOP mode (bit 0 (WDSTBYON) of 000C0H = 0), and then execute the STOP instruction. To shorten oscillation stabilization time after the STOP mode is released when the CPU operates with the high-speed system clock (X1 oscillation), temporarily switch the CPU clock to the internal high-speed system clock (X1 oscillation), temporarily switch the STOP mode is released, check the oscillation clock before the next execution of the STOP instruction. Before changing the CPU clock from the internal high-speed oscillation clock to the high-speed system clock (X1 oscillation) after the STOP mode is released, check the oscillation stabilization time with the oscillation stabilization time counter status register (OSTC). For an external reset, input a low level for 10 μs or more to the RESET pin (To perform an external reset upon power application, a low level of at least 10 μs must be continued during the period in which the supply voltage is within the operating range (VDo ≥ 1.8 V)). During reset input, the X1 clock, XT1 clock, internal high-speed oscillation clock, and internal low-speed oscillation clock stop oscillating. External main system clock input becomes invalid. When the STOP mode is released by a reset, the RAM contents in the STOP mode are held during reset input. When reset is effected, port pin P140 is set to low-level output and other port pins become high-impedance, because each SFR and 2nd SFR are initialized. Block diagram of reset function Watchdog timer overflow RESF: Reset Do not read data by a 1-bit memory manipulation instruction. Do not make a judgment based on only the read value of the RESF register 8-bit proper data, because bits other than TRAP, WDRF, and LVIRF become undefined. When the LVI default start function (bit 0 (LVIOFF) of 000C1H = 0) is used, LVIRF p.797 □						p.784	
To stop the internal low-speed oscillation clock in the STOP mode, use an option byte to stop the watchdog timer operation in the HALT/STOP mode (bit 0 (WDSTBYON) of 000C0H = 0), and then execute the STOP mode is released when the CPU operates with the high-speed system clock (X1 oscillation), temporarily switch the CPU clock to the internal high-speed oscillation clock before the next execution of the STOP instruction. Before changing the CPU clock from the internal high-speed oscillation clock before the next execution of the STOP mode is released, check the oscillation stabilization time with the oscillation stabilization time counter status register (OSTC). Reset Tunction Reset To For an external reset, input a low level for 10 µs or more to the RESET pin (To perform an external reset upon power application, a low level of at least 10 µs must be continued during the period in which the supply voltage is within the operating range (Vpo ≥ 1.8 V)). During reset input, the X1 clock, XT1 clock, internal high-speed oscillation clock, and internal low-speed oscillation clock stop oscillating. External main system clock input becomes invalid. When the STOP mode is released by a reset, the RAM contents in the STOP mode are held during reset input. When reset is effected, port pin P140 is set to low-level output and other port pins become high-impedance, because each SFR and 2nd SFR are initialized. Block diagram of reset function Watchdog timer overflow RESF: Reset control flag period on the port of the RESF register 8-bit of data, because bits other than TRAP, WDRF, and LVIRF become undefined. When the LVI default start function (bit 0 (LVIOFF) of 000C1H = 0) is used, LVIRF p.797 □					peripheral hardware for which the clock that stops oscillating in the STOP mode after		
byte to stop the watchdog timer operation in the HALT/STOP mode (bit 0 (WDSTBYON) of 000C0H = 0), and then execute the STOP instruction. To shorten oscillation stabilization time after the STOP mode is released when the CPU clock to the internal high-speed system clock (X1 oscillation), temporarily switch the CPU clock to the internal high-speed oscillation clock before the next execution of the STOP instruction. Before changing the CPU clock from the internal high-speed oscillation clock to the high-speed system clock (X1 oscillation) after the STOP mode is released, check the oscillation stabilization time with the oscillation stabilization time counter status register (OSTO). Reset function Reset function Reset function Before changing the CPU clock from the internal high-speed oscillation stabilization time with the oscillation stabilization time with the oscillation stabilization time with the oscillation stabilization time with the oscillation stabilization time vith the oscillation stabilization time with the oscillation stabilization time with the oscillation at the stabilization time with the oscillation stabilization time with the oscillation oscillation stabilization time with the oscillation stabilization time with the oscillation at the stabilization time with the oscillation proved in which the supply voltage is within the operating range (Vpo ≥ 1.8 V)). During reset input, the X1 clock, X71 clock, internal high-speed oscillation clock, and internal low-speed oscillation clock stop oscillating. External main system clock (input becomes invalid. When the STOP mode is released by a reset, the RAM contents in the STOP mode are held during reset input. When the STOP mode is released by a reset, the RAM contents in the STOP mode are held during reset input. When the STOP mode is released by a reset, the RAM contents in the STOP mode are held during reset input. When the STOP mode is released by a reset, the RAM contents in the STOP mode is released. P.788 □ Block diagram of reset function							
Reset function Paragraph					To stop the internal low-speed oscillation clock in the STOP mode, use an option	p.784	
To shorten oscillation stabilization time after the STOP mode is released when the CPU operates with the high-speed system clock (X1 oscillation), temporarily switch the CPU clock to the internal high-speed oscillation clock before the next execution of the STOP instruction. Before changing the CPU clock from the internal high-speed oscillation clock (X1 oscillation) after the STOP mode is released, check the oscillation stabilization time with the oscillation stabilization time counter status register (OSTC). For an external reset, input a low level for 10 µs or more to the RESET pin (To perform an external reset upon power application, a low level of at least 10 µs must be continued during the period in which the supply voltage is within the operating range (VpD ≥ 1.8 V)). During reset input, the X1 clock, XT1 clock, internal high-speed oscillation clock, and internal low-speed oscillation clock stop oscillating. External main system clock input becomes invalid. When the STOP mode is released by a reset, the RAM contents in the STOP mode are held during reset input. When reset is effected, port pin P140 is set to low-level output and other port pins become high-impedance, because each SFR and 2nd SFR are initialized. Block diagram of reset function Watchdog timer overflow RESF: Reset control flag register Do not read data by a 1-bit memory manipulation instruction. Do not make a judgment based on only the read value of the RESF register 8-bit data, because bits other than TRAP, WDRF, and LVIRF become undefined. When the LVI default start function (bit 0 (LVIOFF) of 000C1H = 0) is used, LVIRF p.797					byte to stop the watchdog timer operation in the HALT/STOP mode (bit 0		
CPU operates with the high-speed system clock (X1 oscillation), temporarily switch the CPU clock to the internal high-speed oscillation clock before the next execution of the STOP instruction. Before changing the CPU clock from the internal high-speed oscillation clock to the high-speed system clock (X1 oscillation) after the STOP mode is released, check the oscillation stabilization time with the oscillation stabilization time counter status register (OSTC). For an external reset, input a low level for 10 µs or more to the RESET pin (To perform an external reset upon power application, a low level of at least 10 µs must be continued during the period in which the supply voltage is within the operating range (Vbo ≥ 1.8 V)). During reset input, the X1 clock, XT1 clock, internal high-speed oscillation clock, and internal low-speed oscillation clock stop oscillating. External main system clock input becomes invalid. When the STOP mode is released by a reset, the RAM contents in the STOP mode are held during reset input. When reset is effected, port pin P140 is set to low-level output and other port pins become high-impedance, because each SFR and 2nd SFR are initialized. Block diagram of reset function Watchdog timer overflow A watchdog timer internal reset resets the watchdog timer. p.790 □ RESF: Reset control flag Do not make a judgment based on only the read value of the RESF register 8-bit data, because bits other than TRAP, WDRF, and LVIRF become undefined. When the LVI default start function (bit 0 (LVIOFF) of 000C1H = 0) is used, LVIRF p.797 □					(WDSTBYON) of 000C0H = 0), and then execute the STOP instruction.		
the CPU clock to the internal high-speed oscillation clock before the next execution of the STOP instruction. Before changing the CPU clock from the internal high-speed oscillation clock to the high-speed system clock (X1 oscillation) after the STOP mode is released, check the oscillation stabilization time with the oscillation stabilization time counter status register (OSTC). For an external reset, input a low level for 10 μs or more to the RESET pin (To perform an external reset upon power application, a low level of at least 10 μs must be continued during the period in which the supply voltage is within the operating range (Vop≥ 1.8 V)). During reset input, the X1 clock, XT1 clock, internal high-speed oscillation clock, and internal low-speed oscillation clock stop oscillating. External main system clock input becomes invalid. When the STOP mode is released by a reset, the RAM contents in the STOP mode are held during reset input. When reset is effected, port pin P140 is set to low-level output and other port pins pecome high-impedance, because each SFR and 2nd SFR are initialized. Block diagram of reset function Watchdog timer Overflow RESF: Reset control flag register Do not read data by a 1-bit memory manipulation instruction. Do not make a judgment based on only the read value of the RESF register 8-bit p.797 data, because bits other than TRAP, WDRF, and LVIRF become undefined. When the LVI default start function (bit 0 (LVIOFF) of 000C1H = 0) is used, LVIRF p.797 data, because bits other than TRAP, WDRF, and LVIRF become undefined.					To shorten oscillation stabilization time after the STOP mode is released when the	p.784	
of the STOP instruction. Before changing the CPU clock from the internal high-speed oscillation clock to the high-speed system clock (X1 oscillation) after the STOP mode is released, check the oscillation stabilization time with the oscillation stabilization time counter status register (OSTC). Reset For an external reset, input a low level for 10 µs or more to the RESET pin (To perform an external reset upon power application, a low level of at least 10 µs must be continued during the period in which the supply voltage is within the operating range (VDD ≥ 1.8 V)). During reset input, the X1 clock, XT1 clock, internal high-speed oscillation clock, and internal low-speed oscillation clock stop oscillating. External main system clock input becomes invalid. When the STOP mode is released by a reset, the RAM contents in the STOP mode are held during reset input. When reset is effected, port pin P140 is set to low-level output and other port pins pecome high-impedance, because each SFR and 2nd SFR are initialized. Block diagram of reset function Ratchdog timer An LVI circuit internal reset does not reset the LVI circuit. P.790					CPU operates with the high-speed system clock (X1 oscillation), temporarily switch		
speed oscillation clock to the high-speed system clock (X1 oscillation) after the STOP mode is released, check the oscillation stabilization time with the oscillation stabilization time counter status register (OSTC). Part					the CPU clock to the internal high-speed oscillation clock before the next execution		
STOP mode is released, check the oscillation stabilization time with the oscillation stabilization time counter status register (OSTC). Part For an external reset, input a low level for 10 µs or more to the RESET pin (To perform an external reset upon power application, a low level of at least 10 µs must be continued during the period in which the supply voltage is within the operating range (VDD ≥ 1.8 V)). During reset input, the X1 clock, XT1 clock, internal high-speed oscillation clock, and internal low-speed oscillation clock stop oscillating. External main system clock input becomes invalid. When the STOP mode is released by a reset, the RAM contents in the STOP mode are held during reset input. When reset is effected, port pin P140 is set to low-level output and other port pins become high-impedance, because each SFR and 2nd SFR are initialized. Block diagram of reset function P.790 P.790 P.790					of the STOP instruction. Before changing the CPU clock from the internal high-		
Stabilization time counter status register (OSTC). To perform an external reset upon power application, a low level of at least 10 us must be continued during the period in which the supply voltage is within the operating range (VDD ≥ 1.8 V)). During reset input, the X1 clock, XT1 clock, internal high-speed oscillation clock, and internal low-speed oscillation clock stop oscillating. External main system clock input becomes invalid. When the STOP mode is released by a reset, the RAM contents in the STOP mode are held during reset input. When reset is effected, port pin P140 is set to low-level output and other port pins become high-impedance, because each SFR and 2nd SFR are initialized. Block diagram of reset function An LVI circuit internal reset does not reset the LVI circuit. Block diagram of reset function A watchdog timer internal reset resets the watchdog timer. Overflow RESF: Reset control flag register Do not read data by a 1-bit memory manipulation instruction. D.797 Control flag register Do not make a judgment based on only the read value of the RESF register 8-bit of data, because bits other than TRAP, WDRF, and LVIRF become undefined. D.797 Control flag that the LVI default start function (bit 0 (LVIOFF) of 000C1H = 0) is used, LVIRF D.797 Control flag that the LVI default start function (bit 0 (LVIOFF) of 000C1H = 0) is used, LVIRF D.797 Control flag that the LVI default start function (bit 0 (LVIOFF) of 000C1H = 0) is used, LVIRF D.797 Control flag that the LVI default start function (bit 0 (LVIOFF) of 000C1H = 0) is used, LVIRF D.797 Control flag that the LVI default start function (bit 0 (LVIOFF) of 000C1H = 0) is used, LVIRF D.797 Control flag that the LVI default start function (bit 0 (LVIOFF) of 000C1H = 0) is used, LVIRF D.797 Control flag that the LVI default start function (bit 0 (LVIOFF) of 000C1H = 0) is used, LVIRF D.797 Control flag that the LVI default start function (bit 0 (LVIOFF) of 000C1H = 0) is used.					speed oscillation clock to the high-speed system clock (X1 oscillation) after the		
Reset function Reset For an external reset, input a low level for 10 µs or more to the RESET pin (To perform an external reset upon power application, a low level of at least 10 µs must be continued during the period in which the supply voltage is within the operating range (VDD ≥ 1.8 V)). During reset input, the X1 clock, XT1 clock, internal high-speed oscillation clock, and internal low-speed oscillation clock stop oscillating. External main system clock input becomes invalid. When the STOP mode is released by a reset, the RAM contents in the STOP mode are held during reset input. When reset is effected, port pin P140 is set to low-level output and other port pins become high-impedance, because each SFR and 2nd SFR are initialized. Block diagram of reset function Watchdog timer overflow A watchdog timer internal reset does not reset the LVI circuit. p.790 P.790					STOP mode is released, check the oscillation stabilization time with the oscillation		
must be continued during the period in which the supply voltage is within the operating range (VDD ≥ 1.8 V)). During reset input, the X1 clock, XT1 clock, internal high-speed oscillation clock, and internal low-speed oscillation clock stop oscillating. External main system clock input becomes invalid. When the STOP mode is released by a reset, the RAM contents in the STOP mode are held during reset input. When reset is effected, port pin P140 is set to low-level output and other port pins become high-impedance, because each SFR and 2nd SFR are initialized. Block diagram of reset function Watchdog timer overflow RESF: Reset control flag register Do not read data by a 1-bit memory manipulation instruction. Do not make a judgment based on only the read value of the RESF register 8-bit data, because bits other than TRAP, WDRF, and LVIRF become undefined. When the LVI default start function (bit 0 (LVIOFF) of 000C1H = 0) is used, LVIRF p.797					stabilization time counter status register (OSTC).		
must be continued during the period in which the supply voltage is within the operating range (VDD ≥ 1.8 V)). During reset input, the X1 clock, XT1 clock, internal high-speed oscillation clock, and internal low-speed oscillation clock stop oscillating. External main system clock input becomes invalid. When the STOP mode is released by a reset, the RAM contents in the STOP mode are held during reset input. When reset is effected, port pin P140 is set to low-level output and other port pins become high-impedance, because each SFR and 2nd SFR are initialized. Block diagram of reset function Watchdog timer overflow RESF: Reset control flag register Do not read data by a 1-bit memory manipulation instruction. Do not make a judgment based on only the read value of the RESF register 8-bit data, because bits other than TRAP, WDRF, and LVIRF become undefined. When the LVI default start function (bit 0 (LVIOFF) of 000C1H = 0) is used, LVIRF p.797	22	ard	Reset	-	For an external reset, input a low level for 10 μ s or more to the $\overline{\text{RESET}}$ pin	p.788	
During reset input, the X1 clock, XT1 clock, internal high-speed oscillation clock, and internal low-speed oscillation clock stop oscillating. External main system clock input becomes invalid. When the STOP mode is released by a reset, the RAM contents in the STOP mode are held during reset input. When reset is effected, port pin P140 is set to low-level output and other port pins become high-impedance, because each SFR and 2nd SFR are initialized. Block diagram of reset function Watchdog timer overflow RESF: Reset control flag register Do not read data by a 1-bit memory manipulation instruction. Do not make a judgment based on only the read value of the RESF register 8-bit p.797 data, because bits other than TRAP, WDRF, and LVIRF become undefined. When the LVI default start function (bit 0 (LVIOFF) of 000C1H = 0) is used, LVIRF p.797	ter	Ĩ	function		(To perform an external reset upon power application, a low level of at least 10 μs		
During reset input, the X1 clock, XT1 clock, internal high-speed oscillation clock, and internal low-speed oscillation clock stop oscillating. External main system clock input becomes invalid. When the STOP mode is released by a reset, the RAM contents in the STOP mode are held during reset input. When reset is effected, port pin P140 is set to low-level output and other port pins become high-impedance, because each SFR and 2nd SFR are initialized. Block diagram of reset function Watchdog timer overflow RESF: Reset control flag register Do not read data by a 1-bit memory manipulation instruction. Do not make a judgment based on only the read value of the RESF register 8-bit p.797 data, because bits other than TRAP, WDRF, and LVIRF become undefined. When the LVI default start function (bit 0 (LVIOFF) of 000C1H = 0) is used, LVIRF p.797	hap				must be continued during the period in which the supply voltage is within the		
internal low-speed oscillation clock stop oscillating. External main system clock input becomes invalid. When the STOP mode is released by a reset, the RAM contents in the STOP mode p.788 are held during reset input. When reset is effected, port pin P140 is set to low-level output and other port pins pecome high-impedance, because each SFR and 2nd SFR are initialized. Block diagram of reset function Watchdog timer overflow RESF: Reset control flag register Do not read data by a 1-bit memory manipulation instruction. Do not make a judgment based on only the read value of the RESF register 8-bit p.797 data, because bits other than TRAP, WDRF, and LVIRF become undefined. When the LVI default start function (bit 0 (LVIOFF) of 000C1H = 0) is used, LVIRF p.797	0				operating range (VDD ≥ 1.8 V)).		
becomes invalid. When the STOP mode is released by a reset, the RAM contents in the STOP mode are held during reset input. When reset is effected, port pin P140 is set to low-level output and other port pins become high-impedance, because each SFR and 2nd SFR are initialized. Block diagram of reset function Watchdog timer overflow RESF: Reset control flag register Do not read data by a 1-bit memory manipulation instruction. Do not make a judgment based on only the read value of the RESF register 8-bit p.797 data, because bits other than TRAP, WDRF, and LVIRF become undefined. When the LVI default start function (bit 0 (LVIOFF) of 000C1H = 0) is used, LVIRF p.797					During reset input, the X1 clock, XT1 clock, internal high-speed oscillation clock, and	p.788	
When the STOP mode is released by a reset, the RAM contents in the STOP mode p.788 are held during reset input. When reset is effected, port pin P140 is set to low-level output and other port pins become high-impedance, because each SFR and 2nd SFR are initialized. Block diagram of reset function Watchdog timer overflow RESF: Reset control flag register Do not read data by a 1-bit memory manipulation instruction. Do not make a judgment based on only the read value of the RESF register 8-bit data, because bits other than TRAP, WDRF, and LVIRF become undefined. When the LVI default start function (bit 0 (LVIOFF) of 000C1H = 0) is used, LVIRF p.797					internal low-speed oscillation clock stop oscillating. External main system clock input		
are held during reset input. When reset is effected, port pin P140 is set to low-level output and other port pins become high-impedance, because each SFR and 2nd SFR are initialized. Block diagram of reset function Watchdog timer overflow RESF: Reset control flag register Do not read data by a 1-bit memory manipulation instruction. Do not make a judgment based on only the read value of the RESF register 8-bit data, because bits other than TRAP, WDRF, and LVIRF become undefined. When the LVI default start function (bit 0 (LVIOFF) of 000C1H = 0) is used, LVIRF p.797					becomes invalid.		
When reset is effected, port pin P140 is set to low-level output and other port pins become high-impedance, because each SFR and 2nd SFR are initialized. Block diagram of reset function Watchdog timer overflow RESF: Reset control flag register Do not read data by a 1-bit memory manipulation instruction. Do not make a judgment based on only the read value of the RESF register 8-bit data, because bits other than TRAP, WDRF, and LVIRF become undefined. When the LVI default start function (bit 0 (LVIOFF) of 000C1H = 0) is used, LVIRF p.797					When the STOP mode is released by a reset, the RAM contents in the STOP mode	p.788	
become high-impedance, because each SFR and 2nd SFR are initialized. Block diagram of reset function Watchdog timer overflow RESF: Reset Control flag register When the LVI default start function (bit 0 (LVIOFF) of 000C1H = 0) is used, LVIRF p.797					are held during reset input.		
Block diagram of reset function Watchdog timer overflow RESF: Reset control flag register When the LVI default start function (bit 0 (LVIOFF) of 000C1H = 0) is used, LVIRF p.797					When reset is effected, port pin P140 is set to low-level output and other port pins	p.788	
reset function Watchdog timer overflow RESF: Reset control flag register Do not read data by a 1-bit memory manipulation instruction. Do not make a judgment based on only the read value of the RESF register 8-bit data, because bits other than TRAP, WDRF, and LVIRF become undefined. When the LVI default start function (bit 0 (LVIOFF) of 000C1H = 0) is used, LVIRF p.797					become high-impedance, because each SFR and 2nd SFR are initialized.		
Watchdog timer overflow RESF: Reset control flag register Watchdog timer internal reset resets the watchdog timer. Do not read data by a 1-bit memory manipulation instruction. Do not make a judgment based on only the read value of the RESF register 8-bit data, because bits other than TRAP, WDRF, and LVIRF become undefined. When the LVI default start function (bit 0 (LVIOFF) of 000C1H = 0) is used, LVIRF p.797		¥		Block diagram of	An LVI circuit internal reset does not reset the LVI circuit.	p.790	
overflow RESF: Reset control flag register When the LVI default start function (bit 0 (LVIOFF) of 000C1H = 0) is used, LVIRF p.797		Š		reset function			
RESF: Reset control flag register Do not read data by a 1-bit memory manipulation instruction. Do not make a judgment based on only the read value of the RESF register 8-bit p.797 data, because bits other than TRAP, WDRF, and LVIRF become undefined. When the LVI default start function (bit 0 (LVIOFF) of 000C1H = 0) is used, LVIRF p.797				Watchdog timer	A watchdog timer internal reset resets the watchdog timer.	p.790	
control flag register Do not make a judgment based on only the read value of the RESF register 8-bit p.797 data, because bits other than TRAP, WDRF, and LVIRF become undefined. When the LVI default start function (bit 0 (LVIOFF) of 000C1H = 0) is used, LVIRF p.797				overflow			
register data, because bits other than TRAP, WDRF, and LVIRF become undefined. When the LVI default start function (bit 0 (LVIOFF) of 000C1H = 0) is used, LVIRF p.797				RESF: Reset	Do not read data by a 1-bit memory manipulation instruction.	p.797	
When the LVI default start function (bit 0 (LVIOFF) of 000C1H = 0) is used, LVIRF p.797				control flag	Do not make a judgment based on only the read value of the RESF register 8-bit	p.797	
				register	data, because bits other than TRAP, WDRF, and LVIRF become undefined.		
flag may become 1 from the beginning depending on the power-on waveform.					When the LVI default start function (bit 0 (LVIOFF) of 000C1H = 0) is used, LVIRF	p.797	
					flag may become 1 from the beginning depending on the power-on waveform.		

(32/39)

			ı		(32	/39)	
Chapter	Classification	Function	Details of Function	Cautions	Pag		
23	Soft	Power-on-	-	If the low-voltage detector (LVI) is set to ON by an option byte by default, the reset	pp.798	;, □	
ter	(O)	clear		signal is not released until the supply voltage (VDD) exceeds 2.07 V \pm 0.2 V.	799		
Chapter 23		circuit		If an internal reset signal is generated in the POC circuit, the reset control flag register (RESF) is cleared to 00H.	p.798		
			Timing of generation of internal reset signal (LVIOFF = 1)	Set the low-voltage detector by software after the reset status is released (see CHAPTER 24 LOW-VOLTAGE DETECTOR).	p.800		
			genera interna signal 0) Cautio power- circuit	Timing of generation of internal reset signal (LVIOFF = 0)	Set the low-voltage detector by software after the reset status is released (see CHAPTER 24 LOW-VOLTAGE DETECTOR).	p.801	
				Cautions for power-on-clear circuit	In a system where the supply voltage (V_{DD}) fluctuates for a certain period in the vicinity of the POC detection voltage (V_{POR} , V_{PDR}), the system may be repeatedly reset and released from the reset status. In this case, the time from release of reset to the start of the operation of the microcontroller can be arbitrarily set by taking the following action.	p.802	
Chapter 24	Soft	Low- voltage	LVIM: Low- voltage detection	To stop LVI, be sure to clear (0) LVION by using a 1-bit memory manipulation instruction.	p.807		
Chapt	Hard	detector	ector register	Input voltage from external input pin (EXLVI) must be EXLVI < VDD.	p.807		
	Soft			When LVI is used in interrupt mode (LVIMD = 0) and LVISEL is set to 0, an interrupt request signal (INTLVI) that disables LVI operation (clears LVION) when the supply voltage (V_{DD}) is less than or equal to the detection voltage (V_{LVI}) (if LVISEL = 1, input voltage of external input pin (EXLVI) is less than or equal to the detection voltage (V_{EXLVI})) is generated and LVIIF may be set to 1.	p.807		
			LVIS: Low-	Be sure to clear bits 4 to 7 to "0".	p.808		
			voltage detection level select register	Change the LVIS value with either of the following methods. • When changing the value after stopping LVI <1> Stop LVI (LVION = 0). <2> Change the LVIS register. <3> Set to the mode used as an interrupt (LVIMD = 0). <4> Mask LVI interrupts (LVIMK = 1). <5> Enable LVI operation (LVION = 1). <6> Before cancelling the LVI interrupt mask (LVIMK = 0), clear it with software because an LVIIF flag may be set when LVI operation is enabled. • When changing the value after setting to the mode used as an interrupt (LVIMD = 0) <1> Mask LVI interrupts (LVIMK = 1). <2> Set to the mode used as an interrupt (LVIMD = 0). <3> Change the LVIS register. <4> Before cancelling the LVI interrupt mask (LVIMK = 0), clear it with software because an LVIIF flag may be set when the LVIS register is changed. When an input voltage from the external input pin (EXLVI) is detected, the detection	p.809		
				voltage (Vexevi) is fixed. Therefore, setting of LVIS is not necessary.		_	

(33/39)

Chapter	Classification	Function	Details of Function	Cautions	Pag	e	
Chapter 24	Soft	Low- voltage	Used as reset (when detecting	Be sure to execute <1>. When LVIMK = 0, an interrupt may occur immediately after the processing in <4>.	-		
Che		detector	level of supply voltage (VDD)) (LVIOFF = 1)	If supply voltage $(V_{DD}) \ge$ detection voltage (V_{LVI}) when LVIMD is set to 1, an internal reset signal is not generated.	p.811		
				Used as reset (when detecting level of supply voltage (VDD)) (LVIOFF = 0)	 Even when the LVI default start function is used, if it is set to LVI operation prohibition by the software, it operates as follows: Does not perform low-voltage detection during LVION = 0. If a reset is generated while LVION = 0, LVION will be re-set to 1 when the CPU starts after reset release. There is a period when low-voltage detection cannot be performed normally, however, when a reset occurs due to WDT and illegal instruction execution. This is due to the fact that while the pulse width detected by LVI must be 200 μs max., LVION = 1 is set upon reset occurrence, and the CPU starts operating without waiting for the LVI stabilization time. 	p.812	
			Used as reset	Be sure to execute <1>. When LVIMK = 0, an interrupt may occur immediately after	p.813		
			(when detecting	the processing in <3>.			
			level of input	If input voltage from external input pin (EXLVI) \geq detection voltage (VEXLVI = 1.21 V	p.813		
			voltage from	(TYP.)) when LVIMD is set to 1, an internal reset signal is not generated.			
	Soft Hard		external input pin (EXLVI))	Input voltage from external input pin (EXLVI) must be EXLVI < VDD.	p.813		
	Soft		Used as	Even when the LVI default start function is used, if it is set to LVI operation	p.819		
			interrupt (when	prohibition by the software, it operates as follows:			
			_	• Does not perform low-voltage detection during LVION = 0.			
			supply voltage	• If a reset is generated while LVION = 0, LVION will be re-set to 1 when the CPU			
			(V _{DD})) (LVIOFF = 0)	starts after reset release. There is a period when low-voltage detection cannot be performed normally, however, when a reset occurs due to WDT and illegal instruction execution.			
				This is due to the fact that while the pulse width detected by LVI must be 200 μ s max., LVION = 1 is set upon reset occurrence, and the CPU starts operating without waiting for the LVI stabilization time.			
				When the LVI default start function (bit 0 (LVIOFF) of 000C1H = 0) is used, the LVIRF flag may become 1 from the beginning due to the power-on waveform. For details of RESF, see CHAPTER 22 RESET FUNCTION.	p.819		
	Hard		Used as interrupt (when detecting level of input voltage from external input pin (EXLVI))	Input voltage from the external input pin (EXLVI) must be EXLVI < VDD.	p.821		

(34/39)

					(34/	39)
Chapter	Classification	Function	Details of Function	Cautions	Page	€
Chapter 24	Soft	Low- voltage detector	Cautions for low- voltage detector	In a system where the supply voltage (V _{DD}) fluctuates for a certain period in the vicinity of the LVI detection voltage (V _{LVI}), the operation is as follows depending on how the low-voltage detector is used. Operation example 1: When used as reset The system may be repeatedly reset and released from the reset status.		
				The time from reset release through microcontroller operation start can be set arbitrarily by the following action. <action> After releasing the reset signal, wait for the supply voltage fluctuation period of each</action>		
				system by means of a software counter that uses a timer, and then initialize the ports (see Figure 24-11). Operation example 2: When used as interrupt Interrupt requests may be generated frequently.		
				Take the following action. <action> Confirm that "supply voltage $(V_{DD}) \ge$ detection voltage (V_{LVI})" when detecting the falling edge of V_{DD}, or "supply voltage $(V_{DD}) <$ detection voltage (V_{LVI})" when detecting</action>		
				the rising edge of V_{DD} , in the servicing routine of the LVI interrupt by using bit 0 (LVIF) of the low-voltage detection register (LVIM). Clear bit 1 (LVIIF) of interrupt request flag register 0L (IF0L) to 0. For a system with a long supply voltage fluctuation period near the LVI detection		
	Hard			voltage, take the above action after waiting for the supply voltage fluctuation time. There is some delay from the time supply voltage (V_{DD}) < LVI detection voltage (V_{LVI})	p.825	
				until the time LVI reset has been generated. In the same way, there is also some delay from the time LVI detection voltage (V _{LVI}) ≤ supply voltage (V _{DD}) until the time LVI reset has been released (see Figure 24-12).		
Chapter 25	Soft	Regulator	RMC: Regulator mode control register	The RMC register can be rewritten only in the low-power consumption mode (refer to Table 25-1). In other words, rewrite this register during CPU operation with the subsystem clock (fxt) while the high-speed system clock (fmx), the high-speed internal oscillation clock, and the 20 MHz internal high-speed oscillation clock (flh20) are both stopped.		
				When using the setting fixed to the low consumption current mode, the RMC register can be used in the following cases. <when (fih="8" (typ.)="" (typ.))="" as="" clock="" cpu="" fih="1" high-speed="" internal="" is="" mhz="" or="" oscillation="" selected="" the=""></when>	p.827	
				$f_{CLK} \le 1$ MHz and external oscillator (X1 clock (fx), external main system clock (fex)) stop <when (fex)="" (fx)="" as="" clock="" cpu="" external="" is="" main="" or="" selected="" system="" the="" x1=""></when>		
				fclk \leq 1 MHz, fx/fex \leq 5 MHz and the internal high-speed oscillator stop. <when (fsub)="" as="" clock="" cpu="" is="" selected="" subsystem="" the=""> Both the internal high-speed oscillator and external oscillator (fx/fex \leq 5 MHz) stop or either one stops.</when>		
				In low-power consumption mode, use the regulator with fclk fixed to 1 MHz when executing self programming.	p.828	

(35/39)

			Ī		(35	5/39)
	on	Function	Details of	Cautions	Pag	је
oter	cati		Function			
Chapter	ssifi					
0	Classification					
ıO		Degulator	DMC: Dogulator	A wait is very fixed to about the analystical analystical mode control vertical vert	~ 000	_
Chapter 25	Soft	Regulator	RMC: Regulator	A wait is required to change the operation speed mode control register (OSMC) after	p.626	
apte			mode control	changing the RMC register. Wait for 2 ms by software when setting to low-power		
Che			register	consumption mode and 10 μ s when setting to normal power mode, as described in		
				the procedure shown below.		
				When setting to low-power consumption mode		
				<1> Select a frequency of 1 MHz for fcLK.		
				<2> Set RMC to 5AH (set the regulator to low-power consumption mode).		
				<3> Wait for 2 ms.		
				<4> Set FLPC and FSEL of OSMC to 1 and 0, respectively.		
				When setting to normal power mode		
				<1> Set RMC to 00H (set the regulator to normal power mode).		
				<2> Wait for 10 μ s.		
				<3> Change FLPC and FSEL of OSMC.		
				<4> Change the fclk frequency.		
Chapter 26	Soft	Option	000C2H/010C2H	Be sure to set FFH to 000C2H (000C2H/010C2H when the boot swap operation is	p.829	
ıpte		byte		used).		
Che			000C0H/010C0H	Set the same value as 000C0H to 010C0H when the boot swap operation is used	p.829	
				because 000C0H is replaced by 010C0H.		
			000C1H/010C1H	Set the same value as 000C1H to 010C1H when the boot swap operation is used	p.829	
				because 000C1H is replaced by 010C1H.		
			000C2H/010C2H	Set FFH to 010C2H when the boot swap operation is used because 000C2H is	p.829	
				replaced by 010C2H.		
			000C3H/010C3H	Set the same value as 000C3H to 010C3H when the boot swap operation is used	p.830	
				because 000C3H is replaced by 010C3H.		
			000C0H/010C0H	The watchdog timer continues its operation during self-programming of the flash	p.831	
				memory and EEPROM emulation. During processing, the interrupt acknowledge		
				time is delayed. Set the overflow time and window size taking this delay into		
				consideration.		
			000C1H/010C1H	Be sure to set bits 7 to 3 to "1".	p.832	
				Even when the LVI default start function is used, if it is set to LVI operation	p.832	
				prohibition by the software, it operates as follows:		
				Does not perform low-voltage detection during LVION = 0. Work and the state of the sta		
				• If a reset is generated while LVION = 0, LVION will be re-set to 1 when the CPU		
				starts after reset release. There is a period when low-voltage detection cannot be		
				performed normally, however, when a reset occurs due to WDT and illegal		
				instruction execution.		
				This is due to the fact that while the pulse width detected by LVI must be 200 μ s		
				max., LVION = 1 is set upon reset occurrence, and the CPU starts operating		
			0000011/0400011	without waiting for the LVI stabilization time.	- 000	 -
			000C3H/010C3H	Bits 7 and 0 (OCDENSET and OCDERSD) can only be specified a value.	p.832	
			0-11: (Be sure to set 000010B to bits 6 to 1.	007	
				To specify the option byte by using assembly language, use OPT_BYTE as the	p.833	
			byte	relocation attribute name of the CSEG pseudo instruction. To specify the option byte		
				to 010C0H to 010C3H in order to use the boot swap function, use the relocation		
ı	1			attribute AT to specify an absolute address.		

(36/39)

					(30	/39)	
Chapter	Classification	Function	Details of Function	Cautions	Pag	е	
Chapter 27	Hard	Flash memory	Security settings	After the security setting for the batch erase is set, erasure cannot be performed for the device. In addition, even if a write command is executed, data different from that which has already been written to the flash memory cannot be written, because the erase command is disabled.			
				If a security setting that rewrites boot cluster 0 has been applied, boot cluster 0 of that device will not be rewritten, and the entire flash memory of the device will not be erased in batch.			
			Flash memory programming by	The self-programming function cannot be used when the CPU operates with the subsystem clock.	p.845		
	Soft		self-	In the self-programming mode, call the self-programming start library (FlashStart).	p.845		
	37		þi	programming	To prohibit an interrupt during self-programming, in the same way as in the normal operation mode, execute the self-programming library in the state where the IE flag is cleared (0) by the DI instruction. To enable an interrupt, clear (0) the interrupt mask flag to accept in the state where the IE flag is set (1) by the EI instruction, and then execute the self-programming library.	p.845	
				In low-power-consumption mode, use the regulator with fclk fixed to 1 MHz when executing self programming. For details of the low-power-consumption mode, see CHAPTER 25 REGULATOR. Disable DMA operation (DENn = 0) during the execution of self programming library			
				functions.			
			Flash shield window function	If the rewrite-prohibited area of the boot cluster 0 overlaps with the flash shield window range, prohibition to rewrite the boot cluster 0 takes priority.	p.849		
Chapter 28	Hard	On-chip debug function	Connecting QB- MINI2 to 78K0R/Lx3	The 78K0R/Lx3 microcontrollers have an on-chip debug function, which is provided for development and evaluation. Do not use the on-chip debug function in products designated for mass production, because the guaranteed number of rewritable times of the flash memory may be exceeded when this function is used, and product reliability therefore cannot be guaranteed. Renesas Electronics is not liable for problems occurring when the on-chip debug function is used.	p.851		
Chapter 29	Soft	BCD correction circuit	Addition	The value read from the BCDADJ register varies depending on the value of the A register when it is read and those of the CY and AC flags. Therefore, execute the instruction <3> after the instruction <2> instead of executing any other instructions. To perform BCD correction in the interrupt enabled state, saving and restoring the A register is required within the interrupt function. PSW (CY flag and AC flag) is restored by the RETI instruction.	p.855		
			Subtraction	The value read from the BCDADJ register varies depending on the value of the A register when it is read and those of the CY and AC flags. Therefore, execute the instruction <3> after the instruction <2> instead of executing any other instructions. To perform BCD correction in the interrupt enabled state, saving and restoring the A register is required within the interrupt function. PSW (CY flag and AC flag) is restored by the RETI instruction.			
Chapter 30	Soft	Instruction set	PREFIX instruction	Set the ES register value with MOV ES, A, etc., before executing the PREFIX instruction.	p.859		

(37/39)

					(37/	<u>39)</u>								
Chapter	Classification	Function	Details of Function	Cautions	Pag	e								
Chapter 31	ซ	Electrical specifications	Electrical specifications	-	The 78K0R/Lx3 microcontrollers have an on-chip debug function, which is provided for development and evaluation. Do not use the on-chip debug function in products designated for mass production, because the guaranteed number of rewritable times of the flash memory may be exceeded when this function is used, and product reliability therefore cannot be guaranteed. Renesas Electronics is not liable for problems occurring when the on-chip debug function is used.									
				The pins mounted depend on the product. Refer to 1.3 Pin Configuration (Top View) and CHAPTER 2 PIN FUNCTIONS.	p.877									
			Absolute maximum ratings	Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute	l									
				maximum ratings are not exceeded. The value of the current that can be run per pin must satisfy the value of the current per pin and the total value of the currents of all pins.	pp.879	· 🗆								
			X1 oscillator characteristics	When using the X1 oscillator, wire as follows in the area enclosed by the broken lines in the above figures to avoid an adverse effect from wiring capacitance. • Keep the wiring length as short as possible.	p.880									
			Do not route the flows. Always make the Do not ground the Do not fetch significant the CPU is release, check the stabilization time oscillation stabilization stabilization to register (Compared to the control of th	 Do not cross the wiring with the other signal lines. Do not route the wiring near a signal line through which a high fluctuating current flows. Always make the ground point of the oscillator capacitor the same potential as Vss. Do not ground the capacitor to a ground pattern through which a high current flows. Do not fetch signals from the oscillator. 										
				Since the CPU is started by the internal high-speed oscillation clock after a reset release, check the X1 clock oscillation stabilization time using the oscillation stabilization time counter status register (OSTC) by the user. Determine the oscillation stabilization time of the OSTC register and oscillation stabilization time select register (OSTS) after sufficiently evaluating the oscillation stabilization time with the resonator to be used.	p.880									
			XT1 oscillator characteristics	When using the XT1 oscillator, wire as follows in the area enclosed by the broken lines in the above figures to avoid an adverse effect from wiring capacitance. • Keep the wiring length as short as possible. • Do not cross the wiring with the other signal lines. • Do not route the wiring near a signal line through which a high fluctuating current flows. • Always make the ground point of the oscillator capacitor the same potential as Vss. • Do not ground the capacitor to a ground pattern through which a high current flows. • Do not fetch signals from the oscillator.										
				The XT1 oscillator is designed as a low-amplitude circuit for reducing power consumption, and is more prone to malfunction due to noise than the X1 oscillator. Particular care is therefore required with the wiring method when the XT1 clock is used.	p.881									
											Recommended oscillator circuit constants	The oscillator constants shown above are reference values based on evaluation in a specific environment by the resonator manufacturer. If it is necessary to optimize the oscillator characteristics in the actual application, apply to the resonator manufacturer for evaluation on the implementation circuit. The oscillation voltage and oscillation frequency only indicate the oscillator characteristic. Use the 78K0R/Lx3 so that the internal operation conditions are within the specifications of the DC and AC characteristics.	l	

(38/39)

					(38,	/39)				
	uc	Function	Details of	Cautions	Page	Э				
Chapter	catio		Function							
hap	sifi									
O	Classification									
Chapter 31	Hard	Electrical	DC	P10 to P15, P75, P77, P80 and P82 do not output high level in N-ch open-drain	pp.885	, 🗆				
pte	_	specifications	characteristics		890					
Cha					p.887					
ľ				in the N-ch open-drain mode.						
	Soft		Minimum	When V_{DD} < 2.25 V and FSEL = 1, It is prohibited to release STOP mode during fex	p.898					
	0,		instruction	operation or f_{IH} operation (This must not be performed even if the frequency is						
			execution time	divided. The STOP mode may be released during fx operation.).						
			during main							
			system clock							
			operation							
			During	Select the normal input buffer for RxDq and the normal output mode for TxDq by	p.902					
			communication	using the PIMg and POMx registers.						
			at same potential							
			(UART mode)							
			(dedicated baud							
			rate generator							
			output)							
			During	Select the normal input buffer for SIp and the normal output mode for SOp and	p.903					
			communication	SCKp by using the PIMg and POMx registers.						
			at same potential							
			(CSI mode)							
			(master mode,							
			SCKp internal							
			clock output)							
			During	Select the normal input buffer for SIp and SCKp and the normal output mode for	p.904					
			communication	SOp by using the PIMg and POMx registers.						
			at same potential							
			(CSI mode)							
			(slave mode,							
			SCKp external							
							clock input)			
			During	Select the normal input buffer and the N-ch open drain output (VDD tolerance) mode	p.906					
			communication	for SDAr and the normal output mode for SCLr by using the PIMg and POMx						
			at same potential	registers.						
			(simplified I ² C							
			mode)							
1			During	Select the TTL input buffer for RxDq and the N-ch open drain output (VDD tolerance)	pp.908	, 🗖				
1			communication	mode for TxDq by using the PIMg and POMx registers.	909, 91	1				
1			at different							
1			potential (2.5 V,							
1			3 V) (UART							
1			mode)							
1			(dedicated baud							
			rate generator							
1			output)							

(39/39)

					(39/	<u>39)</u>
	on	Function	Details of	Cautions	Page	
ter	Classification		Function			
Chapter	sifie					
0	Slas					
<u> </u>		F1 1	5 .		0.10	_
Chapter 31	Soft	Electrical	During	Select the TTL input buffer for SIp and the N-ch open drain output (VDD tolerance)	pp.912	Ш
pte		specifications	communication	mode for SOp and SCKp by using the PIMg and POMx registers.	to 914	
Cha			at different			
1			potential (2.5 V,			
			3 V) (CSI mode)			
			(master mode,			
			SCKp internal			
			clock output)			
			During	Select the TTL input buffer for SIp and SCKp and the N-ch open drain output (VDD	pp.916,	
			communication	tolerance) mode for SOp by using the PIMg and POMx registers.	917	
			at different			
			potential (2.5 V,			
			3 V) (CSI mode)			
			(slave mode,			
			SCKp external			
			clock input)			
			During	Select the TTL input buffer and the N-ch open drain output (VDD tolerance) mode for	pp.918,	
			communication	SDAr and the N-ch open drain output (VDD tolerance) mode for SCLr by using the	919	
			at different	PIMg and POMx registers.		
			potential (2.5 V,			
			3 V) (simplified			
			I ² C mode)			
	Hard		VR circuit	Connect the VREFOUT pin to GND via a tantalum capacitor (capacitance: 10	p.923	
	Ĩ			μ F±30 %, ESR: 2 Ω (max.), ESL: 10 nH (max.)) and a ceramic capacitor		
				(capacitance: 0.1 μ F±30 %, ESR: 2 Ω (max.), ESL: 10 nH (max.)).		
33	Hard	Recommended	-	The μ PD78F1500A to 78F1508A have an on-chip debug function, which is provided	pp.938,	
Chapter 33	Ϊ̈́	soldering		for development and evaluation. Do not use the on-chip debug function in products	939	
hap		condition		designated for mass production, because the guaranteed number of rewritable times		
O				of the flash memory may be exceeded when this function is used, and product		
				reliability therefore cannot be guaranteed. Renesas Electronics is not liable for		
				problems occurring when the on-chip debug function is used.		

APPENDIX D REVISION HISTORY

D.1 Major Revisions in This Edition

(1/3)

		(1/3)			
Page	Description	Classification			
	Major Revisions in Rev.5.01				
CHAPTER 3	CPU ARCHITECTURE				
p.95	Deletion of Note of analog reference voltage control register (ADVRC)	(a)			
CHAPTER 10	CHAPTER 10 12-BIT A/D CONVERTER (μPD78F150xA), 10-BIT A/D CONVERTER (μPD78F151xA)				
p.387, 395	Change of the selectable bit in analog reference voltage control register (ADVRC) for μ PD78F151xA to only the VRGV bit	(a)			
CHAPTER 23	POWER-ON-CLEAR CIRCUIT				
Throughout	Deletion of Note of preliminary values	(c)			
CHAPTER 24	LOW-VOLTAGE DETECTOR				
Throughout	Deletion of Note of preliminary values	(c)			
	Major Revisions in Rev.5.00				
Throughout					
-	Addition of 78F1510A and 78F1512A to 78K0R/LF3 product series	(d)			
_	Addition of 78F1513A and 78F1515A to 78K0R/LG3 product series	(d)			
-	Addition of 78F1516A and 78F1518A to 78K0R/LH3 product series	(d)			
CHAPTER 1	DUTLINE	l			
p.2	Addition of 10-bit resolution A/D conversion (μ PD78F151xA only) Addition of (μ PD78F150xA only) to 12-bit resolution A/D conversion, 12-bit resolution D/A converter, Operational amplifier, and On-chip voltage reference (2.0 V/2.5V)	(d)			
pp.4 to 5, 7 to 8, 10 to 11	Separation of (1) μ PD78F150xA and (2) μ PD78F151xA from each pin configuration	(d)			
pp.6, 9, 12	Addition of AV _{REF} , AV _{DD} , and EV _{DD1} to each pin identification	(d)			
pp.13 to 18	Separation of (1) μ PD78F150xA and (2) μ PD78F151xA from each block diagram	(d)			
pp.19 to 22	Separation of (1) μ PD78F150xA and (2) μ PD78F151xA in 1.5 Outline of Functions	(d)			
CHAPTER 2	PIN FUNCTIONS				
pp.23, 62	Addition of AVDD and EVDD1	(d)			
pp.24 to 26, 29 to 32, 35 to 38, 42 to 44, 47 to 56, 60 to 63, 65, 66, 68	Addition of Notes	(d)			
pp.43 to 44, 47 to 56	Literal change of 78K0R/LF3 series; from 78F1500A and 78F1502A to 78F15x0A and 78F15x2A Literal change of 78K0R/LG3 series; from 78F1503A and 78F1505A to 78F15x3A and 78F15x5A Literal change of 78K0R/LH3 series; from 78F1506A and 78F1508A to 78F15x6A and 78F15x8A	(d)			
p.46	Addition of μ PD78F151xA to Table in 2.2.3 P20 to P27	(d)			
p.54	Addition of μ PD78F151xA to Table in 2.2.12 P110 to P111	(d)			
p.57	Addition of μ PD78F151xA to Table in 2.2.16 P150 to P152 , P157	(d)			
p.58	Addition of (μ PD78F150xA only) to 2. 2. 20 V _{REFOUT} / AV _{REFP} Addition of 2.2.21 AV _{REF} (μ PD78F151xA only)	(d)			

Remark "Classification" in the above table classifies revisions as follows.

- (a): Error correction, (b): Addition/change of specifications, (c): Addition/change of description or note,
- (d): Addition/change of package, part number, or management division, (e): Addition/change of related documents

(2/3)

		(2/3)
Page	Description	Classification
CHAPTER 3	CPU ARCHITECTURE (continuation)	
p.59	Addition of (μ PD78F150xA only) to (1) AV _{DD0} and (2) AV _{DD1} Addition of (3) AV _{DD} (μ PD78F151xA only) and (4) EV _{DD1} (μ PD78F151xA only)	(d)
p.69	Addition of Type 5	(d)
CHAPTER 3	CPU ARCHITECTURE	
p.74	Addition of 78F1510A, 78F1513A, and 78F1516 to Figure 3-1. Memory Map	(d)
p.76	Addition of 78F1512A, 78F1515A, and 78F1518A to Figure 3-3. Memory Map	(d)
p.78	Addition of 78F1510A, 78F1513A, 78F1516 and 78F1512A, 78F1515A, 78F1518A to Remark below Table 3-1. Correspondence Between Address Values and Block Numbers in Flash Memory	(d)
p.79	Addition of 78F1510A, 78F1513A, 78F1516 and 78F1512A, 78F1515A, 78F1518A to Table 3-2. Internal ROM Capacity	(d)
p.81	Addition of 78F1510A, 78F1513A, 78F1516 and 78F1512A, 78F1515A, 78F1518A to 3.1.2 Mirror area	(d)
p.82	Addition of 78F1510A, 78F1513A, and 78F1516 to Example 1 and 78F1512A, 78F1515A, and 78F1518A to Example 2	(d)
p.83	Addition of 78F1510A, 78F1513A, 78F1516 and 78F1512A, 78F1515A, and 78F1518A to Table 3-4. Internal RAM Capacity	(d)
p.85	Addition of 78F1510A, 78F1513A, and 78F1516A to Figure 3-5. Correspondence Between Data Memory and Addressing	(d)
p.87	Addition of 78F1512A, 78F1515A, and 78F1518A to Figure 3-7. Correspondence Between Data Memory and Addressing	(d)
pp.94 to 95	Addition of Note to Table 3-5. SFR List	(d)
CHAPTER 4	PORT FUNCTIONS	
p.121	Addition of AVDD and EVDD1	(d)
pp.122 to 128	Addition of Notes	(d)
p.138	Addition of μ PD78F151xA to Table in 4.2.3 Port 2	(d)
p.167	Addition of μ PD78F151xA to Table in 4.2.12 Port 11	(d)
p.176	Addition of μ PD78F151xA to Table in 4.2.16 Port 15	(d)
CHAPTER 1	12-BIT A/D CONVERTER (μ PD78F150xA), 10-BIT A/D CONVERTER (μ PD78F151xA)	
p.385	Change of chapter title	(d)
	Addition of μ PD78F151xA to Table	
	Addition of description of 10-bit resolution to 10.1 Function of A/D Converter	
p.387	Addition of Figure 10–2. Block Diagram of 10-Bit A/D Converter (µ PD78F151xA)	(d)
p.389	Addition of 10-bit conversion result register to (6) Addition of AV _{DD} to (9) Addition of AV _{REF to} (13)	(d)
p.390	Addition of 10-bit conversion result register to 10.3 Registers Used in A/D Converter	(d)
p.395	Addition of (µ PD78F150xA only) to (4) Analog reference voltage control register (ADVRC)	(d)
p.396	Addition of (µ PD78F150xA only) to (5) 12-bit A/D conversion result register (ADCR)	(d)
p.397	Addition of (µ PD78F150xA only) to (6) 10-bit A/D conversion result register (ADCR)	(d)
p.412	Change of value of 1LSB in 10.5 (1) Resolution	(a)
p.412	Change of value of 1LSB in 10.5 (1) Resolution	(a)

Remark "Classification" in the above table classifies revisions as follows.

- (a): Error correction, (b): Addition/change of specifications, (c): Addition/change of description or note,
- (d): Addition/change of package, part number, or management division, (e): Addition/change of related documents

(3/3)

Page	Description	Classification
CHAPTER 11	D/A CONVERTER (μ PD78F150xA only)	<u>'</u>
p.418	Addition of (μ PD78F150xA only) to chapter title	(d)
CHAPTER 12	OPERATIONAL AMPLIFIER (μ PD78F150xA only)	•
p.425	Addition of (μ PD78F150xA only) to chapter title	(d)
CHAPTER 13	VOLTAGE REFERENCE (μ PD78F150xA only)	
p.434	Addition of (μ PD78F150xA only) to chapter title	(d)
CHAPTER 31	ELECTRICAL SPECIFICATIONS	
Throughout	Addition of specifications of AVDD, EVDD1, and AVREF	(d)
pp.892, 893	Addition of AMPHS1 = 1 to Conditions of Supply current when fsub = 32.768 kHz	(b)
p.894	Separation of μ PD78F150xA and μ PD78F151xA in P110, P111 of I _{ADC} Conditions	(d)
p.922	Addition of (μ PD78F150xA only) to (1) 12-bit A/D Converter	(d)
p.923	Addition of (µ PD78F150xA only) to (2) 10-bit A/D Converter	(d)
	Addition of (μ PD78F150xA only) to (3) Operational amplifier	
	Addition of (μ PD78F150xA only) to (4) Voltage Reference	
p.924	Addition of (μ PD78F150xA only) to (5) D/A Converter	(d)
CHAPTER 32	PACKAGE DRAWINGS	
pp.934, 935	Addition of 78F1510AGC-GAD-AX and 78F1512AGC-GAD-AX to 78K0R/LF3 product series	(d)
p.936	Addition of 78F1513AGC-UEU-AX and 78F1515AGC-UEU-AX to 78K0R/LF3 product series	(d)
p.937	Addition of 78F1516AGF-GAT-AX and 78F1518AGF-GAT-AX to 78K0R/LH3 product series	(d)
CHAPTER 33	RECOMMENDED SOLDERING CONDITIONS	
p.938	Addition of 78F1510AGC-GAD-AX and 78F1512AGC-GAD-AX to 80 pins	(d)
	Addition of 78F1513AGC-UEU-AX and 78F1515AGC-UEU-AX to 100 pins	
	Addition of 78F1516AGF-GAT-AX and 78F1518AGF-GAT-AX to 128 pins	
	Change of Caution: from " μ PD78F1503A to 78F1508A" to 78K0R/Lx3	
p.939	Addition of 78F1510AGC-GAD-AX and 78F1512AGC-GAD-AX to 80 pins (14 x14)	(d)
	Change of Caution: from " μ PD78F1503A to 78F1508A" to 78K0R/Lx3	

Remark "Classification" in the above table classifies revisions as follows.

- (a): Error correction, (b): Addition/change of specifications, (c): Addition/change of description or note,
- (d): Addition/change of package, part number, or management division, (e): Addition/change of related documents

D.2 Revision History of Preceding Editions

Here is the revision history of the preceding editions. Chapter indicates the chapter of each edition.

(1/14)

		(1/14 <u>)</u>
Edition	Description	Chapter
2nd Edition	Modification of regulator output voltage of normal power mode	Throughout
	Addition of timer array unit 1	
	Modification of related documents	INTRODUCTION
	Addition of 1.1 Features	CHAPTER 1 OUTLINE
	Modification of 1.3.3 78K0R/LH3	
	Modification of 1.4.1 78K0R/LF3, 1.4.2 78K0R/LG3, and 1.4.3 78K0R/LH3	
	Modification of 1.5 Outline of Functions	
	Modification of 2.1.3 78K0R/LH3	CHAPTER 2 PIN
	Addition of 2.2 Description of Pin Functions	FUNCTIONS
	Modification of 2.3 Pin I/O Circuits and Recommended Connection of Unused Pins	
	Modification of Table 3-3 Vector Table	CHAPTER 3 CPU
	Modification of 3.2.4 Special function registers (SFRs)	ARCHITECTURE
	Modification of 3.2.5 Extended special function registers (2nd SFRs: 2nd Special Function Registers)	
	Modification of Table 4-4 Port functions (78K0R/LH3)	CHAPTER 4 PORT
	Modification of 4.2 Port Configuration	FUNCTIONS
	Addition of (7) Port function register (PFALL) and (8) Input switch control register (ISC) to 4.3 Registers Controlling Port Function	
	Addition of 4.5 Settings of Port Mode Register and Output Latch When Using Alternate Function	
	Modification of Figure 5-1 Block Diagram of Clock Generator	CHAPTER 5 CLOCK
	Modification of Figure 5-2 Format of Clock Operation Mode Control Register (CMC)	GENERATOR
	Addition of Note 2 and Modification of Caution 1 in Figure 5-6. Format of System Clock Control Register (CKC)	
	Modification of Table 5-3 Relationship Between CPU Clock and Minimum Instruction Execution Time	
	Modification of Figure 5-7 Format of Peripheral Enable Register 0 (PER0)	
	Modification of Figure 5-8 Format of Operation Speed Mode Control Register (OSMC)	
	Modification of Caution 1 in Figure 5-9 Example of External Circuit of X1 Oscillator and Figure 5-10 Example of External Circuit of XT1 Oscillator (Crystal Oscillation)	
	Modification of Figure 5-12 Clock Generator Operation When Power Supply Voltage Is Turned On (When LVI Default Start Function Stopped Is Set (Option Byte: LVIOFF = 1)) and Figure 5-13 Clock Generator Operation When Power Supply Voltage Is Turned On (When LVI Default Start Function Enabled Is Set (Option Byte: LVIOFF = 0))	
	Modification of 5.6.1 Example of controlling high-speed system clock, 5.6.2 Example of controlling internal high-speed oscillation clock, and 5.6.3 Example of controlling subsystem clock	

(2/14)

Edition	Description	(2/14) Chapter
2nd Edition	Modification of Table 5-5 Changing CPU Clock	•
ZHU EUIUON	Modification of Table 5-6 Maximum Time Required for Main System Clock Switchover, fsubc ↔fsubc, Table 5-7 Maximum Number of Clocks Required in fmainc ↔ fmainc (changing the division ratio), fsubc ↔ fsubc (changing the division ratio), and Table 5-9 Maximum Number of Clocks Required in fmainc ↔ fsubc	CHAPTER 5 CLOCK GENERATOR (continuation)
	Addition of chapter	CHAPTER 6 TIMER ARRAY UNIT
	Modification of Table 7-1 Configuration of Real-Time Counter	CHAPTER 7 REAL-
	Modification of Figure 7-1 Block Diagram of Real-Time Counter	TIME COUNTER
	Modification of Figure 7-2 Format of Peripheral Enable Register 0 (PER0)	
	Modification of Figure 7-3 Format of Real-Time Counter Control Register 0 (RTCC0)	
	Modification of Figure 7-4 Format of Real-Time Counter Control Register 1 (RTCC1)	
	Addition of Caution 3 to Figure 7-5 Format of Real-Time Counter Control Register 2 (RTCC2)	
	Modification of (7) Minute count register (MIN) to (9) Day count register (DAY)	
	Modification of (11) Month count register (MONTH) to (13) Watch error correction register (SUBCUD)	
	Addition of (17) Port mode register 3 (PM3)	
	Modification of Note 2 in Figure 7-19 Procedure for Starting Operation of Real- Time Counter	
	Addition of 7.4.2 Shifting to STOP mode after starting operation	
	Addition of 7.4.8 Example of watch error correction of real-time counter	
	Modification of Figure 10-1 Block Diagram of A/D Converter	CHAPTER 10 A/D
	Modification of Figure 10-3 Format of Peripheral Enable Register 0 (PER0)	CONVERTER
	Addition of Note 1 to Figure 10-4 Format of A/D Converter Mode Register (ADM)	
	Addition of Table 10-2 A/D Conversion Time Selection	
	Modification of (4) Analog reference voltage control register (ADVRC)	
	Modification of Figure 10-10 Format of 8-bit A/D Conversion Result Register (ADCRH)	
	Modification of Table 10-4. Setting Functions of ANI0/AMP0-/P20, ANI2/AMP0+/P22, ANI3/AMP1-/P23, ANI5/AMP1+/P25, ANI6/AMP2-/P26, and ANI8/AMP2+/P150 Pins, Table 10-5. Setting Functions of ANI1/AMP0O/P21, ANI4/AMP1O/P24, and ANI7/AMP2O/P27 Pins, and Table 10-7. Setting Functions of ANI15/AVREFM/P157 Pin	
	Addition of (12) Rewriting DACSWn during A/D conversion to 10.6 Cautions for A/D Converter	
	Modification of Figure 11-1 Block Diagram of D/A Converter	CHAPTER 11 D/A
	Modification of Figure 11-2 Format of Peripheral Enable Register 0 (PER0)	CONVERTER
	Modification of Remark in Figure 11-3 Format of D/A Converter Mode Register (DAM)	
	Addition of Caution to Figure 11-4 Format of D/A Conversion Value Setting Registers W0 and W1 (DACSW0, DACSW1)	
	Addition of <1> to 11.4.1 Operation in normal mode and 11.4.2 Operation in real-time output mode	
	Addition of (3) to 11.5 Cautions for D/A Converter	

(3/14)

		(3/14)
Edition	Description	Chapter
2nd Edition	Modification of Table 12-1 Configuration of Operational Amplifiers	CHAPTER 12
	Addition of (1) Peripheral enable register 0 (PER0)	OPERATIONAL
	Modification of Table 12-2 Setting Functions of ANI0/AMP0-/P20, ANI2/AMP0+/P22, ANI3/AMP1-/P23, ANI5/AMP1+/P25, ANI6/AMP2-/P26, and ANI8/AMP2+/P150 Pins Table 12-3 Setting Functions of ANI1/AMP0O/P21, ANI4/AMP1O/P24, and ANI7/AMP2O/P27 Pins, and Table 12-5 Setting Functions of ANI15/AVREFM/P157 Pin	AMPLIFIER
	Addition of <1> to 12.4.1 Single AMP Mode	
	Modification of Table 13-1 Configuration of Voltage Reference	CHAPTER 13
	Modification of Figure 13-1 Block Diagram of Voltage Reference	VOLTAGE REFERENCE
	Addition of (1) Peripheral enable register 0 (PER0)	
	Modification of (2) A/D reference voltage control register (ADVRC)	
	Modification of 13.4.1 Reference voltage output mode	
	Modification of Figure 14-4 Format of Peripheral Enable Register 0 (PER0)	CHAPTER 14 SERIAL
	Modification of Caution 2 in Figure 14-5 Format of Serial Clock Select Register m (SPSm)	ARRAY UNIT
	Modification of Figure 14-22 Peripheral Enable Register 0 (PER0) Setting When Stopping the Operation by Units	
	Modification of Caution in Figure 14-25 Initial Setting Procedure for Master Transmission	
	Modification of Caution in Figure 14-29 Flowchart of Master Transmission (in Single-Transmission Mode)	
	Modification of Caution in Figure 14-31 Flowchart of Master Transmission (in Continuous Transmission Mode)	
	Modification of Caution in Figure 14-33 Initial Setting Procedure for Master Reception	
	Modification of Caution in Figure 14-37 Flowchart of Master Reception (in Single-Reception Mode)	
	Modification of Caution in Figure 14-39 Initial Setting Procedure for Master Transmission/Reception	
	Modification of Caution in Figure 14-43 Flowchart of Master Transmission/Reception (in Single- Transmission/Reception Mode)	
	Modification of Caution in Figure 14-45 Flowchart of Master Transmission/Reception (in Continuous Transmission/Reception Mode)	
	Modification of Caution in Figure 14-47 Initial Setting Procedure for Slave Transmission	
	Modification of Caution in Figure 14-51 Flowchart of Slave Transmission (in Single-Transmission Mode)	
	Modification of Caution in Figure 14-53 Flowchart of Slave Transmission (in Continuous Transmission Mode)	
	Modification of Caution in Figure 14-55 Initial Setting Procedure for Slave Reception	
	Modification of Caution in Figure 14-59 Flowchart of Slave Reception (in Single-Reception Mode)	
	Modification of Caution in Figure 14-61 Initial Setting Procedure for Slave Transmission/Reception	
	Modification of Caution in Figure 14-65 Flowchart of Slave Transmission/Reception (in Single- Transmission/Reception Mode)	

(4/14)

Edition	Description	(4/14) Chapter
2nd Edition	Modification of Caution in Figure 14-67 Flowchart of Slave	•
Zila Edition	Transmission/Reception (in Continuous Transmission/Reception Mode)	CHAPTER 14 SERIAL ARRAY UNIT
	Modification of Caution in Figure 14-69 Initial Setting Procedure for UART Transmission	(continuation)
	Modification of Caution in Figure 14-73 Flowchart of UART Transmission (in Single-Transmission Mode)	
	Modification of Caution in Figure 14-75 Flowchart of UART Transmission (in Continuous Transmission Mode)	
	Modification of Caution in Figure 14-77 Initial Setting Procedure for UART Reception	
	Modification of Caution in Figure 14-81 Flowchart of UART Reception	
	Modification of Caution in Figure 14-89 Initial Setting Procedure for Address Field Transmission	
	Modification of Figure 15-5 Format of Peripheral Enable Register 0 (PER0)	CHAPTER 15 SERIAL
	Addition of 15.4.2 Setting transfer clock by using IICWL and IICWH registers	INTERFACE IICA
	Addition of Caution to 15.5.7 Canceling wait	
	Modification of Table 15-3 Bit Definitions of Main Extension Code	
	Modification of Figure 15-23 Flow When Setting WUP = 0 upon Address Match (Including Extension Code Reception) to Figure 15-25 When Operating as Slave Device after Releasing STOP Mode other than by INTIICA (When Not Required to Operate as Master Device)	
	Modification of Figure 15-33 Example of Master to Slave Communication and Figure 15-34 Example of Slave to Master Communication	
	Modification of Figure 16-1 Block Diagram of LCD Controller/Driver	CHAPTER 16 LCD
	Modification of Figure 16-5 Format of LCD boost level control register (VLCD)	CONTROLLER/DRIVER
	Addition of Caution 1 to Figure 16-7 Format of Segment Enable Register (SEGEN)	
	Modification of Figure 16-33 Examples of LCD Drive Power Connections (Internal Voltage Boosting Method)	
	Modification of Figure 17-4 Format of Multiplication/Division Data Register C (MDCH, MDCL)	CHAPTER 17 MULTIPLIER/DIVIDER
	Modification of Table 18-2 Response Time of DMA Transfer	CHAPTER 18 DMA CONTROLLER
	Modification of Maskable interrupts	CHAPTER 19
	Modification of Table 19-1 Interrupt Source List	INTERRUPT
	Modification of Figure 19-1 Basic Configuration of Interrupt Function	FUNCTIONS
	Modification of Table 19-2 Flags Corresponding to Interrupt Request Sources	
	Modification of Figure 19-2 Format of Interrupt Request Flag Registers (IF0L, IF0H, IF1L, IF1H, IF2L, IF2H) (78K0R/LF3) to Figure 19-4 Format of Interrupt Request Flag Registers (IF0L, IF0H, IF1L, IF1H, IF2L, IF2H) (78K0R/LH3)	
	Modification of Figure 19-5 Format of Interrupt Mask Flag Registers (MK0L, MK0H, MK1L, MK1H, MK2L, MK2H) (78K0R/LF3) to Figure 19-7 Format of Interrupt Mask Flag Registers (MK0L, MK0H, MK1L, MK1H, MK2L, MK2H) (78K0R/LH3)	
	Modification of Figure 19-8 Format of Priority Specification Flag Registers (PR00L, PR00H, PR01L, PR01H, PR02L, PR02H, PR10L, PR10H, PR11L, PR11H, PR12L, PR12H) (78K0R/LF3) to Figure 19-10 Format of Priority Specification Flag Registers (PR00L, PR00H, PR01L, PR01H, PR02L, PR02H, PR10L, PR10H, PR11L, PR11H, PR12L, PR12H) (78K0R/LH3)	

(5/14)

		(5/14
Edition	Description	Chapter
2nd Edition	Modification of Caution 2 in Figure 20-2 Format of Key Return Mode Register (KRM)	CHAPTER 20 KEY INTERRUPT FUNCTION
	Addition of Table 21-1 Operating Statuses in HALT Mode (3/3)	CHAPTER 21
	Modification of Note in Figure 21-3 HALT Mode Release by Interrupt Request Generation	STANDBY FUNCTION
	Modification of Figure 21-4 HALT Mode Release by Reset	
	Modification of Figure 21-5 Operation Timing When STOP Mode Is Released (When Unmasked Interrupt Request Is Generated)	
	Modification of Figure 21-6 STOP Mode Release by Interrupt Request Generation	
	Modification of Figure 21-7 STOP Mode Release by Reset	
	Modification of Figure 22-2 Timing of Reset by RESET Input to Figure 22-4 Timing of Reset in STOP Mode by RESET Input	CHAPTER 22 RESET FUNCTION
	Modification of Table 22-1 Operation Statuses During Reset Period	
	Modification of Table 22-2 Hardware Statuses After Reset Acknowledgment	
	Modification of Figure 23-2 Timing of Generation of Internal Reset Signal by Power-on-Clear Circuit and Low-Voltage Detector	CHAPTER 23 POWER- ON-CLEAR CIRCUIT
	Modification of Caution 1 in Figure 24-2 Format of Low-Voltage Detection Register (LVIM)	CHAPTER 24 LOW- VOLTAGE DETECTOR
	Modification of 24.4.1 When used as reset • When stopping operation	
	Modification of 24.4.2 When used as interrupt • When stopping operation	
	Modification of Cautions 1, 2 in Figure 25-1 Format of Regulator Mode Control Register (RMC)	CHAPTER 25 REGULATOR
	Modification of Caution 4 in 27.8 Flash Memory Programming by Self- Programming	CHAPTER 27 FLASH MEMORY
	Absolute Maximum Ratings • Modification of Output voltage (Vo ₄), Output current, high (IoH3), Output current, low (IoL3)	CHAPTER 31 ELECTRICAL SPECIFICATIONS
	DC Characteristics • Modification of Output current, high (IoH2), Output current, Iow (IoL2), Output voltage, high (VoH2), Output voltage, Iow (VoL2), Supply current (IDD2), A/D converter operating current (IADC), Operational amplifier operating current (IAMP), Voltage reference operating current (IVR), LCD operating current (ILCD2, ILCD3)	(TARGET)
	(1) Basic operation in AC Characteristics	
	Modification of Instruction cycle	
	Addition of Note	
	Modification of Minimum instruction execution time during main system clock operation (FSEL = 0, RMC = 00H) to Minimum instruction execution time during self programming mode (RMC = 00H)	
	Addition of Minimum instruction execution time during self programming mode (RMC = 5AH)	
	(2) Serial interface: Serial array unit in AC Characteristics	
	Modification of (d) Data hold time (transmission) in During communication at same potential (simplified I²C mode)	
	Modification of (h) Data hold time (transmission) in Communication at different potential (2.5 V, 3 V) (simplified I ² C mode)	

RENESAS

(6/14)

	T	(6/14)
Edition	Description	Chapter
2nd Edition	(3) Serial interface: IICA in AC Characteristics	CHAPTER 31
	Modification of Table	ELECTRICAL
	(3) Voltage Reference in Analog Characteristics	SPECIFICATIONS (TARGET)
	Addition of Remark	(continuation)
	(4) D/A Converter in Analog Characteristics	(**************************************
	Addition of Gain error (EG)	
	(2) Internal voltage boosting method in LCD Characteristics	
	Modification of LCD output voltage variation range	
	(3) Capacitor split method in LCD Characteristics	
	Modification of VLco voltage	
	Addition of chapter	APPENDIX A
		DEVELOPMENT
		TOOLS
	Addition of chapter	APPENDIX B
		REVISION HISTORY
3rd Edition	DF781508, QB-78K0RLX3: Under development → Under mass production	Throughout
	Addition of QB-Programmer Programming GUI Operation User's Manual to Related Documents	INTRODUCTION
	Modification of 1.1 Features	CHAPTER 1 OUTLINE
	Modification of 2.2.21 RESET and 2.2.22 REGC	CHAPTER 2 PIN FUNCTIONS
	Addition of Note 1 to Figure 3-1 Memory Map (μPD78F1500, 78F1503, 78F1506)	CHAPTER 3 CPU
	Addition of Note 1 to Figure 3-2 Memory Map (<i>μ</i> PD78F1501, 78F1504, 78F1507)	ARCHITECTURE
	Addition of Note 1 to and modification of Figure 3-3 Memory Map (μPD78F1502 , 78F1505 , 78F1508)	
	Modification of description in 3.1.1 (1) Vector table area	
	Modification of 3.1.2 Mirror area	
	Modification of description in and addition of Cautions 1, 2 to 3.1.3 Internal data memory space	
	Modification of Figure 3-7 Correspondence Between Data Memory and Addressing (μPD78F1502, 78F1505, 78F1508)	
	Addition of Cautions 2, 3 to 3.2.1 (3) Stack pointer (SP)	
	Modification of Figure 4-1 Block Diagram of P00 and P01	CHAPTER 4 PORT
	Modification of Figure 4-2 Block Diagram of P02	FUNCTIONS
	Modification of Figure 5-6 Format of System Clock Control Register (CKC)	CHAPTER 5 CLOCK
	Modification of <2> in 5.6.2 (2) Example of setting procedure when using internal high-speed oscillation clock as CPU/peripheral hardware clock	GENERATOR
	Modification of Table 5-4 CPU Clock Transition and SFR Register Setting Examples	
	Modification of Table 5-8 Maximum Number of Clocks Required in fi IH ↔fMX and Table 5-9 Maximum Number of Clocks Required in fMAINC ↔fSUBC	
	Modification of Note 1 in Figure 6-6 Format of Timer Clock Select Register m (TPSm)	CHAPTER 6 TIMER ARRAY UNIT
	Modification of Figure 6-7 Format of Timer Mode Register mn (TMRmn) (1/4)	
	Addition of description of Event counter mode to Table 6-4 Operations from Count Operation Enabled State to TCRmn Count Start	
	Addition of description to 6.4.3 (1) Changing values set in registers TOp,TOEp,TOLp, and TOMp during timer operation	

(7/14)

		(7/14
Edition	Description	Chapter
3rd Edition	Addition of description to 6.7.1 Operation as interval timer/square wave output	CHAPTER 6 TIMER
	Modification of Figure 6-37 Block Diagram of Operation as Interval Timer/Square Wave Output	ARRAY UNIT
	Addition of (2) When the timer input (TIpq pin input, fsue/4, fsue/2 or INTRTCI) is selected as count clock to Figure 6-39 Example of Set Contents of Registers During Operation as Interval Timer/Square Wave Output	
	Modification of Figure 6-40 Operation Procedure of Interval Timer/Square Wave Output Function (1/2)	
	Modification of Caution in Figure 7-3 Format of Real-Time Counter Control Register 0 (RTCC0)	CHAPTER 7 REAL- TIME COUNTER
	Addition of description to 7.3 (8) Hour count register (HOUR)	
	Addition of description to Figure 7-14 Format of Watch Error Correction Register (SUBCUD)	
	Modification of Figure 7-26 512 Hz or 16.384 kHz Output Setting Procedure	
	Addition of Caution 3 to Figure 9-2 Format of Clock Output Select Register n (CKSn)	CHAPTER 9 CLOCK OUTPUT/BUZZER
	Modification of Remark in 9.4.1 Operation as output pin	OUTPUT
	Modification of Figure 9-4 Remote Control Output Application Example	CONTROLLER
	Addition of Notes 2, 3 to and modification of Cautions 1, 2 in Figure 10-4 Format of A/D Converter Mode Register (ADM)	CHAPTER 10 A/D CONVERTER
	Modification of Table 10-2 A/D Conversion Time Selection	
	Modification of description in 10.3 (4) Analog reference voltage control register (ADVRC)	
	Modification of Figure 10-8 Format of Analog Reference Voltage Control Register (ADVRC)	
	Addition of <3> to and modification of <8> and Caution 4 in 10.4.1 Basic operations of A/D converter	
	Modification of Figure 10-16 Software trigger mode (Continuous conversion mode)	
	Modification of Figure 10-17 Software trigger mode (Single conversion mode)	
	Modification of <2> in 10.4.3 (3) Timer trigger mode (Continuous conversion mode)	
	Modification of Figure 10-18 Timer trigger mode (Continuous conversion mode)	
	Modification of <2> in and addition of <5> to 10.4.3 (4) Timer trigger mode (Single conversion mode)	
	Modification of Figure 10-19 Timer trigger mode (Single conversion mode)	
	Addition of <3> to and modification of <8>, <11> and Caution 7 in setting methods of 10.4.3 A/D converter operation modes	
	Modification of 10.6 (1) Operating current in STOP mode and (12) Rewriting DACSWn during A/D conversion	
	Modification of Figure 11-1 Block Diagram of D/A Converter	CHAPTER 11 D/A CONVERTER
	Addition of Note 1 to and modification of Note 2 and Remark in Figure 11-3 Format of D/A Converter Mode Register (DAM)	
	Modification of Caution in Figure 11-4 Format of D/A Conversion Value Setting Registers W0 and W1 (DACSW0, DACSW1)	
	Modification of <3>, <6> in and addition of Cautions 1, 2 to 11.4.1 Operation in normal mode	
	Modification of <3>, <6>, <9> in and addition of Cautions 1 to 3 to 11.4.2 Operation in real-time output mode	
	Modification of (3) in 11.5 Cautions for D/A Converter	

(8/14)

		(8/14)
Edition	Description	Chapter
3rd Edition	Addition of <5> to 12.4.1 Single AMP Mode	CHAPTER 12 OPERATIONAL AMPLIFIER
	Modification of Figure 13-1 Block Diagram of Voltage Reference	CHAPTER 13
	Modification of description in 13.3 (2) Analog reference voltage control register (ADVRC)	VOLTAGE REFERENCE
	Modification of Figure 13-3 Format of Analog Reference Voltage Control Register (ADVRC)	
İ	Modification of <2> to <5> in 13.4.1 Reference voltage output mode	
	Addition of 13.5 Cautions for Voltage Reference	
	Addition of Note to 14.1.3 Simplified I ² C (IIC10, IIC20)	CHAPTER 14 SERIAL
	Modification of Figure 14-1 Block Diagram of Serial Array Unit 0	ARRAY UNIT
	Modification of Figure 14-2 Block Diagram of Serial Array Unit 1	
	Modification of Note 2 in Figure 14-5 Format of Serial Clock Select Register m (SPSm)	
	Modification of description of and addition of Note to Figure 14-7 Format of Serial Communication Operation Setting Register mn (SCRmn) (1/3)	
	Addition of Caution 3 to Figure 14-8 Format of Serial Data Register mn (SDRmn)	
	Addition of Note to Figure 14-9 Format of Serial Status Register mn (SSRmn)	
	Modification of Figure 14-10 Format of Serial Flag Clear Trigger Register mn (SIRmn)	
	Modification of Figure 14-26 Procedure for Stopping Master Transmission	
	Modification of Figure 14-27 Procedure for Resuming Master Transmission	
	Modification of Figure 14-28 Timing Chart of Master Transmission (in Single-Transmission Mode)	
	Modification of Figure 14-30 Timing Chart of Master Transmission (in Continuous Transmission Mode)	
	Modification of Figure 14-31 Flowchart of Master Transmission (in Continuous Transmission Mode)	
	Modification of Figure 14-36 Timing Chart of Master Reception (in Single-Reception Mode)	
	Modification of Figure 14-40 Procedure for Stopping Master Transmission/Reception	
	Modification of Figure 14-41 Procedure for Resuming Master Transmission/Reception	
	Modification of Figure 14-42 Timing Chart of Master Transmission/Reception (in Single-Transmission/Reception Mode)	
	Modification of Figure 14-44 Timing Chart of Master Transmission/Reception (in Continuous Transmission/Reception Mode)	
	Modification of Figure 14-45 Flowchart of Master Transmission/Reception (in Continuous Transmission/Reception Mode)	
	Modification of 14.5.4 Slave transmission and Note 1	
	Modification of Figure 14-48 Procedure for Stopping Slave Transmission	
	Modification of Figure 14-49 Procedure for Resuming Slave Transmission	
	Modification of Figure 14-50 Timing Chart of Slave Transmission (in Single-Transmission Mode)	
	Modification of Figure 14-52 Timing Chart of Slave Transmission (in Continuous Transmission Mode)	

(9/14)

Edition	Description	(9/14) Chapter
3rd Edition	Modification of Figure 14-53 Flowchart of Slave Transmission (in Continuous	CHAPTER 14 SERIAL
	Transmission Mode)	ARRAY UNIT
	Modification of 14.5.5 Slave reception and Note 1	(continuation)
	Modification of Figure 14-57 Procedure for Resuming Slave Reception	
	Modification of Figure 14-58 Timing Chart of Slave Reception (in Single-Reception Mode)	
	Modification of 14.5.6 Slave transmission/reception and Note 1	
	Modification of Figure 14-62 Procedure for Stopping Slave Transmission/Reception	
	Modification of Figure 14-63 Procedure for Resuming Slave Transmission/Reception	
	Modification of Figure 14-64 Timing Chart of Slave Transmission/Reception (in Single-Transmission/Reception Mode)	
	Modification of Figure 14-66 Timing Chart of Slave Transmission/Reception (in Continuous Transmission/Reception Mode)	
	Modification of Figure 14-67 Flowchart of Slave Transmission/Reception (in Continuous Transmission/Reception Mode)	
	Modification of Note 2 in Table 14-2 Selection of operation clock	
	Addition of Caution to 14.6 Operation of UART (UART0, UART1, UART2, UART3) Communication	
	Modification of Figure 14-70 Procedure for Stopping UART Transmission	
	Modification of Figure 14-72 Timing Chart of UART Transmission (in Single-Transmission Mode)	
	Modification of Figure 14-74 Timing Chart of UART Transmission (in Continuous Transmission Mode)	
	Modification and addition of description in 14.6.2 UART reception	
	Addition of description of Figure 14-76 Example of Contents of Registers for UART Reception of UART (UART0, UART1, UART2, UART3)	
	Modification of Figure 14-80 Timing Chart of UART Reception	
	Modification of the transfer data length in 14.6.3 LIN transmission	
	Modification of Note 2 in Figure 14-82 Transmission Operation of LIN	
	Modification of the transfer data length in 14.6.4 LIN reception	
	Modification of Note 2 in Table 14-3 Selection of operation clock	
	Addition of Note to 14.7 Operation of Simplified I ² C (IIC10, IIC20) Communication	
	Addition of Note , Remark and the description of the transfer rate to 14.7.1 Address field transmission	
	Modification of Figure 14-89 Initial Setting Procedure for Address Field Transmission	
	Modification of Figure 14-90 Timing Chart of Address Field Transmission	
	Addition of Note , Remark and the description of the transfer rate to 14.7.2 Data transmission	
	Modification of Figure 14-93 Timing Chart of Data Transmission	
	Addition of Note , Remark and the description of the transfer rate to 14.7.3 Data reception	
	Modification of Figure 14-96 Timing Chart of Data Reception	
	Modification of Figure 14-97 Flowchart of Data Reception	

(10/14)

Edition	Description	(10/1 Chapter
3rd Edition	Modification of and addition of Note to Figure 14-98 Timing Chart of Stop Condition Generation	CHAPTER 14 SERIAL ARRAY UNIT (continuation)
	Addition of Caution to 14.7.5 Calculating transfer rate	
	Modification of Note 2 in Table 14-4 Selection of operation clock	
	Addition of Caution 3 to Figure 15-3 Format of IICA Shift Register (IICA)	CHAPTER 15 SERIAL
	Modification of description in 15.2 (2) Slave address register (SVA)	INTERFACE IICA
	Modification of description in Figure 15-4 Format of Slave Address Register (SVA)	
	Addition of Note 3 to and modification of Caution in Figure 15-6 Format of IICA Control Register 0 (IICCTL0) (1/4)	
	Addition of description to Figure 15-6 Format of IICA Control Register 0 (IICCTL0) (2/4)	
	Modification of description in Figure 15-6 Format of IICA Control Register 0 (IICCTL0) (3/4)	
	Addition of description to Figure 15-9 Format of IICA Control Register 1 (IICCTL1) (1/2)	
	Modification of 15.4.2 (1) Setting transfer clock on master side	
	Modification of Figure 15-23 Flow When Setting WUP = 0 upon Address Match (Including Extension Code Reception)	
	Modification of Figure 15-24 When Operating as Master Device after Releasing STOP Mode other than by INTIICA and deletion of Figure 15-25 When Operating as Slave Device after Releasing STOP Mode other than by INTIICA (When Not	
	Required to Operate as Master Device) in old edition	
	Modification of 15.5.14 (1) When communication reservation function is enabled (bit 0 (IICRSV) of IICA flag register (IICF) = 0)	
	Modification of Note 1 in Figure 15-27 Communication Reservation Protocol	
	Modification of Note in Figure 15-29 Master Operation in Multi-Master System (2/3)	
	Modification of Figure 16-1 Block Diagram of LCD Controller/Driver	CHAPTER 16 LCD
	Addition of Caution 4 to and modification of Caution 5 in Figure 16-3 Format of LCD Display Mode Register	CONTROLLER/DRIVER
	Modification of Figure 16-4 Format of LCD Clock Control Register	
	Addition of Caution 5 to and modification of Figure 16-5 Format of LCD boost level control register (VLCD)	
	Addition of <8> to 16.5 (2) Internal voltage boosting method	
	Addition of Caution to Figure 16-31 Examples of LCD Drive Power Connections (External Resistance Division Method)	
	Modification of description in 19.2 Interrupt Sources and Configuration	CHAPTER 19 INTERRUPT FUNCTIONS
	Modification of Table 21-2 Operating Statuses in STOP Mode	CHAPTER 21 STANDBY FUNCTION
	Modification of Caution 1	CHAPTER 22 RESET
	Modification of Figure 22-1 Block Diagram of Reset Function	FUNCTION
	Modification of Table 22-1 Operation Statuses During Reset Period	
	Modification of Table 22-2 Hardware Statuses After Reset Acknowledgment	
	Modification of 22.1 Register for Confirming Reset Source	
	Modification of and addition of Caution 2 to Figure 22-5 Format of Reset Control Flag Register (RESF)	

(11/14)

		(11/14)
Edition	Description	Chapter
3rd Edition	Modification of Figure 23-1 Block Diagram of Power-on-Clear Circuit	CHAPTER 23 POWER- ON-CLEAR CIRCUIT
	Modification of Note 4 in Figure 24-2 Format of Low-Voltage Detection Register (LVIM)	CHAPTER 24 LOW- VOLTAGE DETECTOR
	24.4.1 (1) When detecting level of supply voltage (VDD)	
	• Modification of <5> in (a) When LVI default start function stopped is set (LVIOFF = 1)	
	24.4.1 (2) When detecting level of input voltage from external input pin (EXLVI) • Modification of <4>	
	24.4.2 (1) When detecting level of supply voltage (VDD)	
	 Modification of <5> in (a) When LVI default start function stopped is set (LVIOFF = 1) 	
	24.4.2 (2) When detecting level of input voltage from external input pin (EXLVI) • Modification of <4>	
	Modification of Figure 24-12 Delay from the time LVI reset source is generated until the time LVI reset has been generated or released	
	Modification of 25.1 Regulator Overview	CHAPTER 25
	Addition of Caution 1, 4 to Figure 25-1 Format of Regulator Mode Control Register (RMC)	REGULATOR
	Addition of 26.4 Setting of Option Byte	CHAPTER 26 OPTION BYTE
	Modification of 27.4.5 REGC pin	CHAPTER 27 FLASH
	Addition of Caution 5 to 27.8 Flash Memory Programming by Self-Programming	MEMORY
	Modification of 27.8.2 Flash shield window function	
	Modification of chapter	CHAPTER 31 ELECTRICAL SPECIFICATIONS (TARGET)
	Addition of chapter	APPENDIX B REGISTER INDEX
	Addition of chapter	APPENDIX C LIST OF CAUTIONS
	Addition of D.2 Revision History of Preceding Editions	APPENDIX D REVISION HISTORY
4th Edition	Change URL of Renesas Electronics website	Throughout
	Change product names to A version (µPD78F150xA)	
	Deletion of target from the capacitance value of the capacitor connected to the REGC pin	
	Change names of A/D conversion modes	
	conversion mode 1 → normal mode 1	
	 conversion mode 2 → normal mode 2 	
	conversion mode 3 → low voltage mode Addition of description (COMM) interest thick and a control of the	
	Addition of description of 20 MHz internal high-speed oscillation clock oscillator	
	Change of 1.2 Ordering Information	CHAPTER 1 OUTLINE
	Change the value of vectored interrupt sources of 78K0R/LF3	

(12/14)

Edition	Description	Chapter
4th Edition	Change of description of the wait time of the FSEL	CHAPTER 5 CLOCK GENERATOR
	Change of 5.4.3 Internal high-speed oscillator	
	Change of Figure 5-13. Clock Generator Operation When Power Supply Voltage Is Turned On (When LVI Default Start Function Stopped Is Set (Option Byte: LVIOFF = 1)) and Figure 5-14. Clock Generator Operation When Power Supply Voltage Is Turned On (When LVI Default Start Function Enabled Is Set (Option Byte: LVIOFF = 0))	
	Change of 5.6.5 CPU clock status transition diagram	
	Change of 5.6.6 Condition before changing CPU clock and processing after changing CPU clock	
	Change of 8.4.3 Setting window open period of watchdog timer	CHAPTER 8 WATCHDOG TIMER
	Deletion of TBD from operation stabilization time 1 μ s of A/D voltage comparator	CHAPTER 10 A/D CONVERTER
	Change of voltage boost circuit stabilization time (TBD) to (10 μ s)	CUNVERIER
	Addition of Note 4 to Table 10-2. A/D Conversion Time Selection	
	Deletion of TBD from the output impedance within 1 $k\Omega$ of the analog input source	
	Change of Table 10-8. Resistance and Capacitance Values of Equivalent Circuit (Reference Values)	
	Change of wait time to 20 μs or more and deletion of TBD from the settling time (18 μs (MAX.))	CHAPTER 11 D/A CONVERTER
	Change of turn-on time (TBD) to 20 μ s (MAX.)	CHAPTER 12 OPERATIONAL AMPLIFIER
	Change of Caution 3 of Figure 14-8. Format of Serial Data Register mn (SDRmn)	CHAPTER 14 SERIAL ARRAY UNIT
	Change of Caution of 14.7.5 Calculating transfer rate	
	Addition of description to Caution of Figure 15-6. Format of IICA Control Register 0 (IICCTL0) (4/4)	CHAPTER 15 SERIAL INTERFACE IICA
	Addition of description to Note of Figure 15-7 . Format of IICA Status Register (IICS) (2/3)	
	Addition of Note to Figure 15-9. Format of IICA Control Register 1 (IICCTL1) (1/2)	
	Change of 15.4.2 Setting transfer clock by using IICWL and IICWH registers	
	Change of 15.6 Timing Charts	

(13/14)

Edition	Description	(13/14) Chapter
4th Edition	Addition of example of calculation of LCD frame frequency to (c) and (d) of Figure 16-13. Common Signal Waveforms (2/2)	CHAPTER 16 LCD CONTROLLER/ DRIVER
	Change of Caution of Figure 16-31. Examples of LCD Drive Power Connections (External Resistance Division Method)	
	Change the capacitance value of external capacitors to 0.47 μ F \pm 30% in 16.8.2 Internal voltage boosting method and 16.8.3 Capacitor split method	
	Addition of Note to Figure 18-4. Format of DMA Mode Control Register n (DMCn) (1/2)	CHAPTER 18 DMA CONTROLLER
	Change of description of Figure 18-7. Example of Setting for CSI Consecutive Transmission	
	Addition of 18.5.2 CSI master reception and 18.5.3 CSI transmission/reception	
	Change of 18.5.6 Holding DMA transfer pending by DWAITn and addition of Caution	
	Change of 18.5.7 Forced termination by software	
	Change of 18.6 Cautions on Using DMA Controller	
	Change value of maskable interrupts of 78K0R/LF3	CHAPTER 19 INTERRUPT FUNCTIONS
	Change of Figure 26-1. Format of User Option Byte (000C0H/010C0H) (1/2)	CHAPTER 26 OPTION
	Change of 26.4 Setting of Option Byte	ВҮТЕ
	Addition of Figure 27-3. Example of Wiring Adapter for Flash Memory Writing (μ PD78F1508A)	CHAPTER 27 FLASH MEMORY
	Addition of 27.9 Creating ROM Code to Place Order for Previously Written Product	
	Change of Examples 2 in 29.3 BCD Correction Circuit Operation	CHAPTER 29 BCD CORRECTION CIRCUIT
	Change of Table 30-5. Operation List	CHAPTER 30 INSTRUCTION SET
	Deletion of (TARGET)	CHAPTER 31
	Change of analog output voltage, output current, high, and output current, low in Absolute Maximum Ratings (T _A = 25°C)	ELECTRICAL SPECIFICATIONS
	Change of Internal Oscillator Characteristics	
	Addition of Recommended oscillator circuit constants	
	Change of output voltage, low (VoL2), supply current, and operating current of DC Characteristics	
	Change of Caution of (1) Basic operation (3/6) in AC Characteristics	
	Change of (b) During communication at same potential (CSI mode) (master mode, SCKp internal clock output) of (2) Serial interface: Serial array unit (2/18) and addition of Note 1	
	Change of (c) During communication at same potential (CSI mode) (slave mode, SCKp external clock input) of (2) Serial interface: Serial array unit (3/18)	
	Change of (d) During communication at same potential (simplified I ² C mode) of (2) Serial interface: Serial array unit (5/18)	
	Change of (f) Communication at different potential (2.5 V, 3 V) (CSI mode) (master mode, SCKp internal clock output) (1/2) of (2) Serial interface: Serial array unit (11/18) and addition of Note 1	

(14/14)

Edition	Description	Chapter
4th Edition	Change of (f) Communication at different potential (2.5 V, 3 V) (CSI mode) (master mode, SCKp internal clock output) (2/2) of (2) Serial interface: Serial array unit (12/18)	CHAPTER 31 ELECTRICAL SPECIFICATIONS (continuation)
	Change of (g) Communication at different potential (2.5 V, 3 V) (CSI mode) (slave mode, SCKp external clock input) of (2) Serial interface: Serial array unit (14/18)	
	Change of (h) Communication at different potential (2.5 V, 3 V) (simplified I ² C mode) of (2) Serial interface: Serial array unit (17/18)	
	Change of Analog Characteristics	
	Addition of chapter	CHAPTER 33 RECOMMENDED SOLDERING CONDITIONS
	Addition of part number of flash memory programming adapter	APPENDIX A DEVELOPMENT TOOLS

78K0R/Lx3 User's Manual: Hardware

Publication Date: Rev.0.01 Apr 30, 2008

Rev.5.01 Jun 20, 2011

Published by: Renesas Electronics Corporation



SALES OFFICES

Renesas Electronics Corporation

http://www.renesas.com

Refer to "http://www.renesas.com/" for the latest and detailed information.

Renesas Electronics America Inc. 2880 Scott Boulevard Santa Clara, CA 95050-2554, U.S.A. Tel: +1-408-588-6000, Fax: +1-408-588-6130

Renesas Electronics Canada Limited 1101 Nicholson Road, Newmarket, Ontario L3Y 9C3, Canada Tel: +1-905-898-5441, Fax: +1-905-898-3220

Renesas Electronics Europe Limited
Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K
Tel: +44-1628-585-100, Fax: +44-1628-585-900

Renesas Electronics Europe GmbH

Arcadiastrasse 10, 40472 Düsseldorf, Germany Tel: +49-211-65030, Fax: +49-211-6503-1327

Renesas Electronics (China) Co., Ltd.
7th Floor, Quantum Plaza, No.27 ZhiChunLu Haidian District, Beijing 100083, P.R.China Tel: +86-10-8235-1155, Fax: +86-10-8235-7679

Renesas Electronics (Shanghai) Co., Ltd.
Unit 204, 205, AZIA Center, No.1233 Lujiazui Ring Rd., Pudong District, Shanghai 200120, China Tel: +86-21-5877-1818, Fax: +86-21-6887-7858 / -7898

Renesas Electronics Hong Kong Limited
Unit 1601-1613, 16/F., Tower 2, Grand Century Place, 193 Prince Edward Road West, Mongkok, Kowloon, Hong Kong Tel: +852-2886-9318, Fax: +852 2886-9022/9044

Renesas Electronics Taiwan Co., Ltd. 7F, No. 363 Fu Shing North Road Taipei, Taiwan Tel: +886-2-8175-9600, Fax: +886 2-8175-9670

Renesas Electronics Singapore Pte. Ltd.
1 harbourFront Avenue, #06-10, keppel Bay Tower, Singapore 098632 Tel: +65-6213-0200, Fax: +65-6278-8001

Renesas Electronics Malaysia Sdn.Bhd.
Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No. 18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia Tel: +60-3-7955-9390, Fax: +60-3-7955-9510

Renesas Electronics Korea Co., Ltd.
11F., Samik Lavied' or Bldg., 720-2 Yeoksam-Dong, Kangnam-Ku, Seoul 135-080, Korea Tel: +82-2-558-3737, Fax: +82-2-558-5141

78K0R/Lx3



Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Renesas Electronics:

UPD78F1500AGK-GAK-M1-AX UPD78F1505AGC-UEU-M1-AX UPD78F1503AGC-UEU-M1-AX