# RENESAS

# DATASHEET

## KAD5512P

Low Power 12-Bit, 250/210/170/125MSPS ADC

The KAD5512P is the low-power member of the KAD5512 family of 12-bit analog-to-digital converters. Designed with Intersil's proprietary FemtoCharge™ technology on a standard CMOS process, the family supports sampling rates of up to 250MSPS. The KAD5512P is part of a pin-compatible portfolio of 10, 12 and 14-bit A/Ds with sample rates ranging from 125MSPS to 500MSPS.

A Serial Peripheral Interface (SPI) port allows for extensive configurability, as well as fine control of various parameters such as gain and offset.

Digital output data is presented in selectable LVDS or CMOS formats. The KAD5512P is available in 72 Ld and 48 Ld QFN packages with an exposed paddle. Operating from a 1.8V supply, performance is specified over the full industrial temperature range (-40 °C to +85 °C).

## **Key Specifications**

- SNR = 66.1dBFS for f<sub>IN</sub> = 105MHz (-1dBFS)
- SFDR = 87dBc for  $f_{IN}$  = 105MHz (-1dBFS)
- Total Power Consumption
  - 267/219mW at 250/125MSPS (SDR Mode)
  - 234/189mW at 250/125MSPS (DDR Mode)

## **Related Literature**


- KAD5512P-50 Datasheet
- KAD5512HP, Datasheet

## **Features**

- Half the power of the pin-compatible KAD5512HP family
- 1.5GHz analog input bandwidth
- 60fs clock jitter
- Programmable gain, offset and skew control
- Over-range indicator
- Selectable clock divider: ÷1, ÷2 or ÷4
- Clock phase selection
- Nap and sleep modes
- Two's complement, gray code or binary data format
- SDR/DDR LVDS-compatible or LVCMOS outputs
- Programmable built-in test patterns
- Single-supply 1.8V operation
- Pb-free (RoHS compliant)

## Applications

- Power amplifier linearization
- Radar and satellite antenna array processing
- Broadband communications
- High-performance data acquisition
- Communications test equipment
- WiMAX and microwave receivers






FIGURE 2. SINGLE-TONE SPECTRUM AT 105MHz (250MSPS)

RENESAS

FN6807 Rev 5.00 May 31, 2016

# Table of Contents Ordering Information

Ordering Information3
Pin Configuration4
Pin Descriptions - 72 Ld QFN4
Pin Configuration7
Pin Descriptions - 48 Ld QFN7
Absolute Maximum Ratings9
Thermal Information9
Recommended Operating Conditions9
Electrical Specifications9
Digital Specifications12
Timing Diagrams13
Switching Specifications14
Typical Performance Curves15
Theory of Operation
Functional Description18
Power-On Calibration
User-Initiated Reset
Analog Input
VCM Output
Clock Input
Jitter
Voltage Reference
Digital Outputs
Over Range Indicator
Power Dissipation
Nap/Sleep
Data Format

Serial Peripheral Interface 2	4
SPI Physical Interface	
Device Information	
Indexed Device Configuration/Control	5
Global Device Configuration/Control	6
Device Test 2	
72 Ld/48 Ld Package Options 2	7
SPI Memory Map 2	8
Equivalent Circuits 2	9
ADC Evaluation Platform	1
Layout Considerations	1
PCB Layout Example 3	1
Split Ground and Power Planes 3	1
Clock Input Considerations 3	
Exposed Paddle	
Bypass and Filtering	
LVDS Outputs	
LVCMOS Outputs	
Unused Inputs 3	
General PowerPAD Design Considerations	1
Definitions 3	2
Revision History 3	3
About Intersil	4
Package Outline Drawing 3	5
L48.7x7E	
L72.10x10D	_



#### TABLE 1. PIN-COMPATIBLE FAMILY

		SPEED	PACKAGE	
MODEL	RESOLUTION	(MSPS)	Q48EP	Q72EP
KAD5514P-25/21/17/12	14	250/210/170/125	Х	х
KAD5512P-50	12	500		х
KAD5512P-25/21/17/12	12	250/210/170/125	x	х
KAD5512HP-25/21/17/12	12	250/210/170/125	Х	х
KAD5510P-50	10	500		х
KAD5510P-25/21/17/12	10	250/210/170/125	x	

## **Ordering Information**

PART NUMBER ( <u>Note 3</u> )	PART MARKING	SPEED (MSPS)	TEMP. RANGE (°C)	PACKAGE (RoHS Compliant)	PKG. DWG. #
KAD5512P-25Q72 ( <u>Note 1</u> )	KAD5512P-25 Q72EP-I	250	-40 to +85	72 Ld QFN	L72.10x10D
KAD5512P-21Q72 ( <u>Note 1</u> )	KAD5512P-21 Q72EP-I	210	-40 to +85	72 Ld QFN	L72.10x10D
KAD5512P-17Q72 ( <u>Note 1</u> )	KAD5512P-17 Q72EP-I	170	-40 to +85	72 Ld QFN	L72.10x10D
KAD5512P-12Q72 ( <u>Note 1</u> )	KAD5512P-12 Q72EP-I	125	-40 to +85	72 Ld QFN	L72.10x10D
KAD5512P-25Q48 ( <u>Note 2</u> )	KAD5512P-25 Q48EP-I	250	-40 to +85	48 Ld QFN	L48.7x7E
KAD5512P-21Q48 ( <u>Note 2</u> )	KAD5512P-21 Q48EP-I	210	-40 to +85	48 Ld QFN	L48.7x7E
KAD5512P-17Q48 ( <u>Note 2</u> )	KAD5512P-17 Q48EP-I	170	-40 to +85	48 Ld QFN	L48.7x7E
KAD5512P-12Q48 ( <u>Note 2</u> )	KAD5512P-12 Q48EP-I	125	-40 to +85	48 Ld QFN	L48.7x7E


NOTES:

1. These Intersil Pb-free plastic packaged products employ special Pb-free material sets; molding compounds/die attach materials and NiPdAu plate-e4 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations. Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.

2. These Intersil Pb-free plastic packaged products employ special Pb-free material sets, molding compounds/die attach materials, and 100% matte tin plate plus anneal (e3 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations). Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.

3. For Moisture Sensitivity Level (MSL), please see device information page for <u>KAD5512P-25</u>, <u>KAD5512P-21</u>, <u>KAD5512P-17</u>, <u>KAD5512P-12</u>. For more information on MSL please see techbrief <u>TB363</u>.

## **Pin Configuration**



## **Pin Descriptions - 72 Ld QFN**

PIN NUMBER	LVDS [LVCMOS] NAME	LVDS [LVCMOS] FUNCTION SDR MODE	DDR MODE COMMENTS
1, 6, 12, 19, 24, 71	AVDD	1.8V Analog Supply	
2, 3, 4, 5, 13, 14, 17, 18, 28, 29, 30, 31	DNC	Do Not Connect	
7, 8, 11, 72	AVSS	Analog Ground	
9, 10	VINN, VINP	Analog Input Negative, Positive	
15	VCM	Common-Mode Output	
16	CLKDIV	Tri-Level Clock Divider Control	



## Pin Descriptions - 72 Ld QFN (Continued)

PIN NUMBER	LVDS [LVCMOS] NAME	LVDS [LVCMOS] FUNCTION SDR MODE	DDR MODE COMMENTS
20, 21	CLKP, CLKN	Clock Input True, Complement	
22	OUTMODE	Tri-Level Output Mode Control (LVDS, LVCMOS)	
23	NAPSLP	Tri-Level Power Control (Nap, Sleep modes)	
25	RESETN	Power-On Reset (Active Low, see page 19)	
26, 45, 55, 65	OVSS	Output Ground	
27, 36, 56	OVDD	1.8V Output Supply	
32	DON [NC]	LVDS Bit 0 (LSB) Output Complement [NC in LVCMOS]	DDR Logical Bits 1, 0 (LVDS)
33	DOP [D0]	LVDS Bit 0 (LSB) Output True [LVCMOS Bit 0]	DDR Logical Bits 1, 0 (LVDS or CMOS)
34	D1N [NC]	LVDS Bit 1 Output Complement [NC in LVCMOS]	NC in DDR
35	D1P [D1]	LVDS Bit 1 Output True [LVCMOS Bit 1]	NC in DDR
37	D2N [NC]	LVDS Bit 2 Output Complement [NC in LVCMOS]	DDR Logical Bits 3, 2 (LVDS)
38	D2P [D2]	LVDS Bit 2 Output True [LVCMOS Bit 2]	DDR Logical Bits 3, 2 (LVDS or CMOS)
39	D3N [NC]	LVDS Bit 3 Output Complement [NC in LVCMOS]	NC in DDR
40	D3P [D3]	LVDS Bit 3 Output True [LVCMOS Bit 3]	NC in DDR
41	D4N [NC]	LVDS Bit 4 Output Complement [NC in LVCMOS]	DDR Logical Bits 5, 4 (LVDS)
42	D4P [D4]	LVDS Bit 4 Output True [LVCMOS Bit 4]	DDR Logical Bits 5, 4 (LVDS or CMOS)
43	D5N [NC]	LVDS Bit 5 Output Complement [NC in LVCMOS]	NC in DDR
44	D5P [D5]	LVDS Bit 5 Output True [LVCMOS Bit 5]	NC in DDR
46	RLVDS	LVDS Bias Resistor (Connect to OVSS with a 10kΩ, 1% resistor)	
47	CLKOUTN [NC]	LVDS Clock Output Complement [NC in LVCMOS]	
48	CLKOUTP [CLKOUT]	LVDS Clock Output True [LVCMOS CLKOUT]	
49	D6N [NC]	LVDS Bit 6 Output Complement [NC in LVCMOS]	DDR Logical Bits 7, 6 (LVDS)
50	D6P [D6]	LVDS Bit 6 Output True [LVCMOS Bit 6]	DDR Logical Bits 7, 6 (LVDS of CMOS)
51	D7N [NC]	LVDS Bit 7 Output Complement [NC in LVCMOS]	NC in DDR
52	D7P [D7]	LVDS Bit 7 Output True [LVCMOS Bit 7]	NC in DDR
53	D8N [NC]	LVDS Bit 8 Output Complement [NC in LVCMOS]	DDR Logical Bits 9, 8 (LVDS)



## Pin Descriptions - 72 Ld QFN (Continued)

PIN NUMBER	LVDS [LVCMOS] NAME	LVDS [LVCMOS] FUNCTION SDR MODE	DDR MODE COMMENTS
54	D8P [D8]	LVDS Bit 8 Output True [LVCMOS Bit 8]	DDR Logical Bits 9, 8 (LVDS or CMOS)
57	D9N [NC]	LVDS Bit 9 Output Complement [NC in LVCMOS]	NC in DDR
58	D9P [D9]	LVDS Bit 9 Output True [LVCMOS Bit 9]	NC in DDR
59	D10N [NC]	LVDS Bit 10 Output Complement [NC in LVCMOS]	DDR Logical Bits 11, 10 (LVDS)
60	D10P [D10]	LVDS Bit 10 Output True [LVCMOS Bit 10]	DDR Logical Bits 11, 10 (LVDS or CMOS)
61	D11N [NC]	LVDS Bit 11 Output Complement [NC in LVCMOS]	NC in DDR
62	D11P [D11]	LVDS Bit 11 Output True [LVCMOS Bit 11]	NC in DDR
63	ORN [NC]	LVDS Over-Range Complement [NC in LVCMOS]	
64	ORP [OR]	LVDS Over-Range True [LVCMOS Over-Range]	
66	SDO	SPI Serial Data Output (4.7kΩ pull-up to OVDD is required)	
67	CSB	SPI Chip Select (active low)	
68	SCLK	SPI Clock	
69	SDIO	SPI Serial Data Input/Output	
70	OUTFMT	Tri-Level Output Data Format Control (Two's Complement, Gray Code, Offset Binary)	
PAD (Exposed Paddle)	AVSS	Analog Ground (Connect to a low thermal impedance analog ground plane with multiple vias)	

NOTE: LVCMOS output mode functionality is shown in brackets (NC = No Connection). SDR is the default state at power-up for the 72 Ld package.



## **Pin Configuration**




FIGURE 3. PIN CONFIGURATION

## **Pin Descriptions - 48 Ld QFN**

PIN NUMBER	LVDS [LVCMOS] NAME	LVDS [LVCMOS] FUNCTION
1, 9, 13, 17, 47	AVDD	1.8V Analog Supply
2, 3, 4, 11, 21, 22	DNC	Do Not Connect
5, 8, 12, 48	AVSS	Analog Ground
6, 7	VINN, VINP	Analog Input Negative, Positive
10	VCM	Common-Mode Output
14, 15	CLKP, CLKN	Clock Input True, Complement
16	NAPSLP	Tri-Level Power Control (Nap, Sleep modes)
18	RESETN	Power On Reset (Active Low, see page 19)
19, 29, 42	OVSS	Output Ground
20, 37	OVDD	1.8V Output Supply
23	DON [NC]	LVDS DDR Logical Bits 1, 0 Output Complement [NC in LVCMOS]



## Pin Descriptions - 48 Ld QFN (Continued)

PIN NUMBER	LVDS [LVCMOS] NAME	LVDS [LVCMOS] FUNCTION
24	D0P [D0]	LVDS DDR Logical Bits 1, 0 Output True [CMOS DDR Logical Bits 1, 0 in LVCMOS]
25	D1N [NC]	LVDS DDR Logical Bits 3, 2 Output Complement [NC in LVCMOS]
26	D1P [D1]	LVDS DDR Logical Bits 3, 2 Output True [CMOS DDR Logical Bits 3, 2 in LVCMOS]
27	D2N [NC]	LVDS DDR Logical Bits 5, 4 Output Complement [NC in LVCMOS]
28	D2P [D2]	LVDS DDR Logical Bits 5, 4 Output True [CMOS DDR Logical Bits 5, 4 in LVCMOS]
30	RLVDS	LVDS Bias Resistor (Connect to OVSS with a $10k\Omega$ , 1% resistor)
31	CLKOUTN [NC]	LVDS Clock Output Complement [NC in LVCMOS]
32	CLKOUTP [CLKOUT]	LVDS Clock Output True [LVCMOS CLKOUT]
33	D3N [NC]	LVDS DDR Logical Bits 7, 6 Output Complement [NC in LVCMOS]
34	D3P [D3]	LVDS DDR Logical Bits 7, 6 Output True [CMOS DDR Logical Bits 7, 6 in LVCMOS]
35	D4N [NC]	LVDS DDR Logical Bits 9, 8 Output Complement [NC in LVCMOS]
36	D4P [D4]	LVDS DDR Logical Bits 9, 8 Output True [CMOS DDR Logical Bits 9, 8 in LVCMOS]
38	D5N [NC]	LVDS DDR Logical Bits 11, 10 Output Complement [NC in LVCMOS]
39	D5P [D5]	LVDS DDR Logical Bits 11, 10 Output True [CMOS DDR Logical Bits 11, 10 in LVCMOS]
40	ORN [NC]	LVDS Over-Range Complement [NC in LVCMOS]
41	ORP [OR]	LVDS Over-Range True [LVCMOS Over-Range]
43	SDO	SPI Serial Data Output (4.7k $\Omega$ pull-up to OVDD is required)
44	CSB	SPI Chip Select (active low)
45	SCLK	SPI Clock
46	SDIO	SPI Serial Data Input/Output
PAD (Exposed Paddle)	AVSS	Analog Ground (Connect to a low thermal impedance analog ground plane wit multiple vias)

NOTE: LVCMOS output mode functionality is shown in brackets (NC = No Connection).

### Absolute Maximum Ratings

AVDD to AVSS	0.4V to 2.1V
OVDD to OVSS	0.4V to 2.1V
AVSS to OVSS	0.3V to 0.3V
Analog Inputs to AVSS	0.4V to AVDD + 0.3V
Clock Inputs to AVSS	0.4V to AVDD + 0.3V
Logic Input to AVSS	0.4V to OVDD + 0.3V
Logic Inputs to OVSS	0.4V to OVDD + 0.3V

### **Thermal Information**

Thermal Resistance (Typical)	θ <sub>JA</sub> (°C/W)	θ <sub>JC</sub> (°C/W)
48 Ld QFN (Notes 4, 5)	25	0.5
72 Ld QFN (Note 4, 5)	24	0.5
Storage Temperature	65	5°C to +150°C
Junction Temperature		+150°C
Pb-Free Reflow Profile		see <u>TB493</u>

### **Recommended Operating Conditions**

AVDD	<b>1</b> .8V
OVDD	<b>1.</b> 8V
Temperature40°C t	o +85°C

CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions may adversely impact product reliability and result in failures not covered by warranty.

#### NOTES:

- 4. θ<sub>JA</sub> is measured in free air with the component mounted on a high effective thermal conductivity test board with "direct attach" features. See Tech Brief <u>TB379</u>.
- 5. For  $\theta_{\text{JC}}$  the "case temp" location is the center of the exposed metal pad on the package underside.

**Electrical Specifications** All specifications apply under the following conditions unless otherwise noted: AVDD = 1.8V, OVDD = 1.8V, T<sub>A</sub> = -40°C to +85°C (typical specifications at +25°C), A<sub>IN</sub> = -1dBFS, f<sub>SAMPLE</sub> = Maximum Conversion Rate (per speed grade). **Boldface limits apply across** the operating temperature range, -40°C to +85°C.

				D5512P ( <mark>Note 6</mark> )		KAD5512P-21 ( <u>Note 6</u> )			KAD5512P-17 ( <u>Note 6</u> )			KAD5512P-12 ( <u>Note 6</u> )			
PARAMETER SYMBOL	SYMBOL	OL TEST CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	MIN	ТҮР	MAX	MIN	ТҮР	MAX	UNIT
DC SPECIFICATIONS															
Analog Input															
Full-Scale Analog Input Range	V <sub>FS</sub>	Differential	1.40	1.47	1.54	1.40	1.47	1.54	1.40	1.47	1.54	1.40	1.47	1.54	V <sub>P-P</sub>
Input Resistance	R <sub>IN</sub>	Differential		1000			1000			1000			1000		Ω
Input Capacitance	C <sub>IN</sub>	Differential		1.8			1.8			1.8			1.8		pF
Full-Scale Range Temperature Drift	A <sub>VTC</sub>	Full Temperature		90			90			90			90		ppm/°C
Input Offset Voltage	V <sub>OS</sub>		-10	±2	10	-10	±2	10	-10	±2	10	-10	±2	10	mV
Gain Error	E <sub>G</sub>			±0.6			±0.6			±0.6			±0.6		%
Common-Mode Output Voltage	V <sub>CM</sub>		435	535	635	435	535	635	435	535	635	435	535	635	mV
Common-Mode Input Current (per pin)	Ісм			2.5			2.5			2.5			2.5		μΑ/ MSPS
Clock Inputs		I						1							
Inputs Common-Mode Voltage				0.9			0.9			0.9			0.9		V
CLKP, CLKN Input Swing				1.8			1.8			1.8			1.8		v
Power Requirements		·							•		•		•	•	
1.8V Analog Supply Voltage	AVDD		1.7	1.8	1.9	1.7	1.8	1.9	1.7	1.8	1.9	1.7	1.8	1.9	v
1.8V Digital Supply Voltage	OVDD		1.7	1.8	1.9	1.7	1.8	1.9	1.7	1.8	1.9	1.7	1.8	1.9	v

FN6807 Rev 5.00 May 31, 2016



**Electrical Specifications** All specifications apply under the following conditions unless otherwise noted: AVDD = 1.8V, OVDD = 1.8V, T<sub>A</sub> = -40°C to +85°C (typical specifications at +25°C), A<sub>IN</sub> = -1dBFS, f<sub>SAMPLE</sub> = Maximum Conversion Rate (per speed grade). Boldface limits apply across the operating temperature range, -40°C to +85°C. (Continued)

			KA	D5512F ( <u>Note 6</u>		KA	D5512F ( <u>Note 6</u>			D5512F ( <mark>Note 6</mark>		KAD5512P-12 ( <u>Note 6</u> )			
PARAMETER	SYMBOL	TEST CONDITIONS	MIN	ТҮР	MAX	MIN	ТҮР	MAX	MIN	ТҮР	MAX	MIN	TYP	MAX	UNIT
1.8V Analog Supply Current	I <sub>AVDD</sub>			90	101		83	94		77	87		69	79	mA
1.8V Digital Supply Current (SDR) ( <u>Note 7</u> )	IOVDD	3mA LVDS		58	62		56	60		54	58		52	56	mA
1.8V Digital Supply Current (DDR) ( <u>Note 7</u> )	IOVDD	3mA LVDS		39			38			36			35		mA
Power Supply Rejection Ratio	PSRR	30MHz, 200mV <sub>P-P</sub> signal on AVDD		-36			-36			-36			-36		dB
Total Power Dissipati	ion						1			1	1	1	1	1 1	
Normal Mode (SDR)	PD	3mA LVDS		267	286		252	271		237	253		219	235	mW
Normal Mode (DDR)	PD	3mA LVDS		234			219			204			189		mW
Nap Mode	PD			84	98.6		80	94.6		78	91.6		74	87.6	mW
Sleep Mode	PD	CSB at logic high		2	6		2	6		2	6		2	6	mW
Nap Mode Wake-Up Time ( <u>Note 8</u> )		Sample Clock Running		1			1			1			1		μs
Sleep Mode Wake-Up Time ( <u>Note 8</u> )		Sample Clock Running		1			1			1			1		ms
AC SPECIFICATIONS											1			11	
Differential Nonlinearity	DNL		-0.8	±0.3	0.8	-0.8	±0.3	0.8	-0.8	±0.3	0.8	-0.8	±0.3	0.8	LSB
Integral Nonlinearity	INL		-2.0	±0.8	2.0	-2.0	±1.1	2.0	-2.0	±1.1	2.0	-2.5	±1.4	2.5	LSB
Minimum Conversion Rate ( <u>Note 9</u> )	f <sub>S</sub> MIN				40			40			40			40	MSPS
Maximum Conversion Rate	f <sub>S</sub> MAX		250			210			170			125			MSPS
Signal-to-Noise	SNR	f <sub>IN</sub> = 10MHz		66.1			66.6			66.9			67.1		dBFS
Ratio		f <sub>IN</sub> = 105MHz	64.0	66.1		64.5	66.6		65.0	66.9		65.2	67.1		dBFS
		f <sub>IN</sub> = 190MHz		65.9			66.3			66.7			66.8		dBFS
		f <sub>IN</sub> = 364MHz		65.4			65.7			66.1			66.1		dBFS
		f <sub>IN</sub> = 695MHz		63.8			64.2			64.4			64.1		dBFS
		f <sub>IN</sub> = 995MHz		62.6			62.4			62.7			62.4		dBFS
Signal-to-Noise and	SINAD	f <sub>IN</sub> = 10MHz		65.3			65.6			65.8			66.3		dBFS
Distortion		f <sub>IN</sub> = 105MHz	63.3	65.3		63.8	65.6		64.3	65.8		64.3	66.3		dBFS
		f <sub>IN</sub> = 190MHz		64.6			65.2			65.5			65.6		dBFS
		f <sub>IN</sub> = 364MHz		63.9			64.3			64.7			64.1		dBFS
		f <sub>IN</sub> = 695MHz		56.9			57.2			57.9			57.4		dBFS
		f <sub>IN</sub> = 995MHz		49.6			44.9			48.3			49.3		dBFS



**Electrical Specifications** All specifications apply under the following conditions unless otherwise noted: AVDD = 1.8V, OVDD = 1.8V,  $T_A = -40^{\circ}C$  to  $+85^{\circ}C$  (typical specifications at  $+25^{\circ}C$ ),  $A_{IN} = -1dBFS$ ,  $f_{SAMPLE} = Maximum Conversion Rate (per speed grade)$ . Boldface limits apply across the operating temperature range,  $-40^{\circ}C$  to  $+85^{\circ}C$ . (Continued)

			KAD5512P-25 ( <u>Note 6</u> )		KAD5512P-21 ( <u>Note 6</u> )		KAD5512P-17 ( <u>Note 6</u> )			KAD5512P-12 ( <u>Note 6</u> )					
PARAMETER SYMBO	SYMBOL	OL TEST CONDITIONS	MIN	ТҮР	MAX	MIN	TYP	MAX	MIN	TYP	MAX	MIN	ТҮР	MAX	UNIT
Effective Number of EN	ENOB	f <sub>IN</sub> = 10MHz		10.6			10.6			10.6			10.7		Bits
Bits		f <sub>IN</sub> = 105MHz	10.3	10.6		10.4	10.6		10.5	10.6		10.5	10.7		Bits
		f <sub>IN</sub> = 190MHz		10.4			10.5			10.6			10.6		Bits
		f <sub>IN</sub> = 364MHz		10.3			10.4			10.5			10.4		Bits
		f <sub>IN</sub> = 695MHz		9.2			9.2			9.3			9.2		Bits
		f <sub>IN</sub> = 995MHz		7.9			7.2			7.7			7.9		Bits
Spurious-Free Dynamic Range	SFDR	f <sub>IN</sub> = 10MHz		83.0			81.4			78.8			79.6		dBc
		f <sub>IN</sub> = 105MHz	70	87		70	86.2		70	84.4		70	86		dBc
		f <sub>IN</sub> = 190MHz		79.4			80.5			81.8			82.0		dBc
		f <sub>IN</sub> = 364MHz		76.1			76.1			78.2			71.8		dBc
		f <sub>IN</sub> = 695MHz		60.6			61.4			61.6			61.6		dBc
		f <sub>IN</sub> = 995MHz		50.7			46.4			49.2			50.3		dBc
Intermodulation	IMD	f <sub>IN</sub> = 70MHz		-85.7			-92.1			-94.5			-95.1		dBFS
Distortion		f <sub>IN</sub> = 170MHz		-97.1			-87.1			-91.6			-85.7		dBFS
Word Error Rate	WER			10 <sup>-12</sup>			10 <sup>-12</sup>			10 <sup>-12</sup>			10 <sup>-12</sup>		
Full Power Bandwidth	FPBW			1.5			1.5			1.5			1.5		GHz

NOTES:

6. Parameters with MIN and/or MAX limits are 100% production tested at their worst case temperature extreme (+85°C).

7. Digital Supply Current is dependent upon the capacitive loading of the digital outputs. I<sub>OVDD</sub> specifications apply for 10pF load on each digital output.

8. See <u>"Nap/Sleep" on page 21</u> for more details.


9. The DLL Range setting must be changed for low speed operation. See "Serial Peripheral Interface" on page 24 for more detail.


### **Digital Specifications**


PARAMETER	SYMBOL	TEST CONDITIONS	MIN	ТҮР	MAX	UNIT
INPUTS	L.		1		1	
Input Current High (SDIO, RESETN, CSB, SCLK)	Чн	V <sub>IN</sub> = 1.8V	0	1	10	μA
Input Current Low (SDIO, RESETN, CSB, SCLK)	IL	V <sub>IN</sub> = OV	-25	-12	-5	μA
Input Voltage High (SDIO, RESETN, CSB, SCLK)	V <sub>IH</sub>		1.17			v
Input Voltage Low (SDIO, RESETN, CSB, SCLK)	V <sub>IL</sub>				.63	v
Input Current High (OUTMODE, NAPSLP, CLKDIV, OUTFMT) ( <u>Note 10</u> )	Ін		15	25	40	μA
Input Current Low (OUTMODE, NAPSLP, CLKDIV, OUTFMT)	IIL		-40	25	-15	μA
Input Capacitance	C <sub>DI</sub>			3		pF
LVDS OUTPUTS	k					
Differential Output Voltage	V <sub>T</sub>	3mA Mode		620		mV <sub>P-P</sub>
Output Offset Voltage	V <sub>OS</sub>	3mA Mode	950	965	980	mV
Output Rise Time	t <sub>R</sub>			500		ps
Output Fall Time	t <sub>F</sub>			500		ps
CMOS OUTPUTS	I		-	1	1	
Voltage Output High	V <sub>OH</sub>	Ι <sub>ΟΗ</sub> = -500μΑ	0VDD - 0.3	0VDD - 0.1		v
Voltage Output Low	V <sub>OL</sub>	I <sub>OL</sub> = 1mA		0.1	0.3	v
Output Rise Time	t <sub>R</sub>			1.8		ns
Output Fall Time	t <sub>F</sub>			1.4		ns




## **Timing Diagrams**









## **Switching Specifications**

PARAMETER	TEST CONDITIONS	SYMBOL	MIN	ТҮР	MAX	UNIT
ADC OUTPUT						
Aperture Delay		t <sub>A</sub>		375		ps
RMS Aperture Jitter		ĴΑ		60		fs
Output Clock to Data Propagation Delay,	DDR Rising Edge	t <sub>DC</sub>	-260	-50	120	ps
LVDS Mode ( <u>Note 11</u> )	DDR Falling Edge	t <sub>DC</sub>	-160	10	230	ps
	SDR Falling Edge	t <sub>DC</sub>	-260	-40	230	ps
Output Clock to Data Propagation Delay,	DDR Rising Edge	t <sub>DC</sub>	-220	-10	200	ps
CMOS Mode ( <u>Note 11</u> )	DDR Falling Edge	t <sub>DC</sub>	-310	-90	110	ps
	SDR Falling Edge	t <sub>DC</sub>	-310	-50	200	ps
Latency (Pipeline Delay)		L		7.5		cycles
Overvoltage Recovery		t <sub>OVR</sub>		1		cycles
SPI INTERFACE ( <u>Notes 12, 13</u> )	-					-
SCLK Period	Write Operation	<sup>t</sup> CLK	16			cycles ( <u>Note 12</u> )
	Read Operation	<sup>t</sup> CLK	66			cycles
SCLK Duty Cycle ( $t_{HI}/t_{CLK}$ or $t_{LO}/t_{CLK}$ )	Read or Write		25	50	75	%
CSB↓ to SCLK↑ Set-Up Time	Read or Write	ts	1			cycles
CSB↑ after SCLK↑ Hold Time	Read or Write	t <sub>H</sub>	3			cycles
Data Valid to SCLK↑ Set-Up Time	Write	t <sub>DSW</sub>	1			cycles
Data Valid after SCLK <sup>↑</sup> Hold Time	Write	t <sub>DHW</sub>	3			cycles
Data Valid after SCLK $\downarrow$ Time	Read	t <sub>DVR</sub>			16.5	cycles
Data Invalid after SCLK <sup>↑</sup> Time	Read	t <sub>DHR</sub>	3			cycles
Sleep Mode CSB↓ to SCLK↑ Set-Up Time ( <u>Note 14</u> )	Read or Write in Sleep Mode	ts	150			μs

NOTES:

10. The Tri-Level Inputs internal switching thresholds are approximately 0.43V and 1.34V. It is advised to float the inputs, tie to ground or AVDD depending on desired function.


11. The input clock to output clock delay is a function of sample rate, using the output clock to latch the data simplifies data capture for most applications. Contact factory for more info if needed.


12. SPI Interface timing is directly proportional to the ADC sample period (4ns at 250MSPS).


13. The SPI may operate asynchronously with respect to the ADC sample clock.


14. The CSB set-up time increases in sleep mode due to the reduced power state, CSB set-up time in Nap mode is equal to normal mode CSB set-up time (4ns min).


Typical Performance Curves All Typical Performance Characteristics apply under the following conditions unless otherwise noted: AVDD = OVDD = 1.8V, T<sub>A</sub> = +25°C, A<sub>IN</sub> = -1dBFS, f<sub>IN</sub> = 105MHz, f<sub>SAMPLE</sub> = Maximum Conversion Rate (per speed grade).

























# **Typical Performance Curves** All Typical Performance Characteristics apply under the following conditions unless otherwise noted: AVDD = 0VDD = 1.8V, T<sub>A</sub> = +25 °C, A<sub>IN</sub> = -1dBFS, f<sub>IN</sub> = 105MHz, f<sub>SAMPLE</sub> = Maximum Conversion Rate (per speed grade). (Continued)





## Typical Performance Curves All Typical Performance Characteristics apply under the following conditions unless

otherwise noted: AVDD = 0VDD = 1.8V,  $T_A = +25 \degree C$ ,  $A_{IN} = -1$ dBFS,  $f_{IN} = 105$ MHz,  $f_{SAMPLE} =$  Maximum Conversion Rate (per speed grade). (Continued)







FIGURE 20. SINGLE-TONE SPECTRUM AT 495MHz






FIGURE 19. SINGLE-TONE SPECTRUM AT 190MHz





FIGURE 21. SINGLE-TONE SPECTRUM AT 995MHz





## **Theory of Operation**

### **Functional Description**

The KAD5512P is based upon a 12-bit, 250MSPS A/D converter core that utilizes a pipelined successive approximation architecture (Figure 24). The input voltage is captured by a Sample-Hold Amplifier (SHA) and converted to a unit of charge. Proprietary charge-domain techniques are used to successively compare the input to a series of reference charges. Decisions made during the successive approximation operations determine the digital code for each input value. The converter pipeline requires six samples to produce a result. Digital error correction is also applied, resulting in a total latency of seven and one half clock cycles. This is evident to the user as a time lag between the start of a conversion and the data being available on the digital outputs.

### **Power-On Calibration**

The ADC performs a self-calibration at start-up. An internal Power-On Reset (POR) circuit detects the supply voltage ramps and initiates the calibration when the analog and digital supply voltages are above a threshold. The following conditions must be adhered to for the power-on calibration to execute successfully:

- A frequency-stable conversion clock must be applied to the CLKP/CLKN pins
- DNC pins (especially 3, 4 and 18) must not be pulled up or down
- SDO (pin 66) must be high
- RESETN (pin 25) must begin low
- SPI communications must not be attempted

A user-initiated reset can subsequently be invoked in the event that the previously mentioned conditions cannot be met at power-up.

The SDO pin requires an external  $4.7k\Omega$  pull-up to OVDD. If the SDO pin is pulled low externally during power-up, calibration will not be executed properly.

After the power supply has stabilized, the internal POR releases RESETN and an internal pull-up pulls it high starting the calibration sequence. When the RESETN pin is driven by external logic, it should be connected to an open-drain output with open-state leakage of less than 0.5mA to assure exit from the reset state. A driver that can be switched from logic low to high impedance can also be used to drive RESETN provided the high impedance state leakage is less than 0.5mA and the logic voltages are the same.

The calibration sequence is initiated on the rising edge of RESETN, as shown in Figure 25 on page 19. The Over-Range (OR) output is set high once RESETN is pulled low, and remains in that state until calibration is complete. The OR output returns to normal operation at that time, so it is important that the analog input be within the converter's full-scale range to observe the transition. If the input is in an over-range condition, the OR pin will stay high, and it will not be possible to detect the end of the calibration cycle.

While RESETN is low, the output clock (CLKOUTP/CLKOUTN) is set low. Normal operation of the output clock resumes at the next input clock edge (CLKP/CLKN) after RESETN is deasserted. At 250MSPS the nominal calibration time is 200ms, while the maximum calibration time is 550ms.




FIGURE 24. ADC CORE BLOCK DIAGRAM




FIGURE 25. CALIBRATION TIMING

### **User-Initiated Reset**

Recalibration of the ADC can be initiated at any time by driving the RESETN pin low for a minimum of one clock cycle. An open-drain driver with less than 0.5mA open-state leakage is recommended so the internal high impedance pull-up to OVDD can assure exit from the reset state. As is the case during power-on reset, the SDO, RESETN and DNC pins must be in the proper state for the calibration to successfully execute.

The performance of the KAD5512P changes with variations in temperature, supply voltage or sample rate. The extent of these changes may necessitate recalibration, depending on system performance requirements. Best performance will be achieved by recalibrating the ADC under the environmental conditions at which it will operate.

A supply voltage variation of less than 100mV will generally result in an SNR change of less than 0.5dBFS and SFDR change of less than 3dBc.

In situations where the sample rate is not constant, best results will be obtained if the device is calibrated at the highest sample rate. Reducing the sample rate by less than 75MSPS will typically result in an SNR change of less than 0.5dBFS and an SFDR change of less than 3dBc.

Figures 26 and 27 show the effect of temperature on SNR and SFDR performance with calibration performed at -40°C, +25°C, and +85°C. Each plot shows the variation of SNR/SFDR across temperature after a single calibration at -40°C, +25°C and +85°C. Best performance is typically achieved by a user-initiated calibration at the operating conditions, as stated earlier. However, it can be seen that performance drift with temperature is not a very strong function of the temperature at which the calibration is performed. Full-rated performance will be achieved after power-up calibration regardless of the operating conditions.




FIGURE 26. SNR PERFORMANCE vs TEMPERATURE




FIGURE 27. SFDR PERFORMANCE vs TEMPERATURE

#### **Analog Input**

The ADC core contains a fully differential input (VINP/VINN) to the Sample and Hold Amplifier (SHA). The ideal full-scale input voltage is 1.45V, centered at the VCM voltage of 0.535V as shown in Figure 28.

Best performance is obtained when the analog inputs are driven differentially. The common-mode output voltage, VCM, should be used to properly bias the inputs as shown in Figures 29 through 31. An RF transformer will give the best noise and distortion performance for wideband and/or high Intermediate Frequency (IF) inputs. Two different transformer input schemes are shown in Figures 29 and 30.




FIGURE 28. ANALOG INPUT RANGE



This dual transformer scheme is used to improve common-mode rejection, which keeps the common-mode level of the input matched to VCM. The value of the shunt resistor should be determined based on the desired load impedance. The differential input resistance of the KAD5512P is  $1000\Omega$ .




FIGURE 29. TRANSFORMER INPUT FOR GENERAL PURPOSE APPLICATIONS




FIGURE 30. TRANSMISSION-LINE TRANSFORMER INPUT FOR HIGH IF APPLICATIONS

The SHA design uses a switched capacitor input stage (see Figure 44 on page 29), which creates current spikes when the sampling capacitance is reconnected to the input voltage. This causes a disturbance at the input, which must settle before the next sampling point. Lower source impedance will result in faster settling and improved performance. Therefore a 1:1 transformer and low shunt resistance are recommended for optimal performance.




FIGURE 31. DIFFERENTIAL AMPLIFIER INPUT

A differential amplifier, as shown in <u>Figure 31</u>, can be used in applications that require DC-coupling. In this configuration, the amplifier will typically dominate the achievable SNR and distortion performance.

The current spikes from the SHA will try to force the analog input pins toward ground. In cases where the input pins are biased with more than  $50\Omega$  in series from VCM care must be taken to make sure the input common-mode range is not violated. The provided ICM value ( $250\mu$ A/MHz \* 250MHz =  $625\mu$ A at 250MSPS) may be used to calculate the expected voltage drop across any series resistance.

#### **VCM Output**

The VCM output is buffered with a series output impedance of 20 $\Omega$ . It can easily drive a typical ADC driver's 10k $\Omega$  common-mode control pin. If an external buffer is not used the voltage drop across the internal 20 $\Omega$  impedance must be considered when calculating the expected DC bias voltage at the analog input pins.

### **Clock Input**

The clock input circuit is a differential pair (see Figure 45 on page 29). Driving these inputs with a high level (up to 1.8V<sub>P-P</sub> on each input) sine or square wave will provide the lowest jitter performance. A transformer with 4:1 impedance ratio will provide increased drive levels.

The recommended drive circuit is shown in Figure 32. A duty range of 40% to 60% is acceptable. The clock can be driven single-ended, but this will reduce the edge rate and may impact SNR performance. The clock inputs are internally self-biased to AVDD/2 to facilitate AC coupling.




FIGURE 32. RECOMMENDED CLOCK DRIVE

A selectable 2x frequency divider is provided in series with the clock input. The divider can be used in the 2x mode with a sample clock equal to twice the desired sample rate. This allows the use of the Phase Slip feature, which enables synchronization of multiple ADCs.

CLKDIV PIN	DIVIDE RATIO
AVSS	2
Float	1
AVDD	4

TABLE 2. CLKDIV PIN SETTINGS


The clock divider can also be controlled through the SPI port, which overrides the CLKDIV pin setting. Details on this are contained in <u>"Serial Peripheral Interface" on page 24</u>.

A Delay-Locked Loop (DLL) generates internal clock signals for various stages within the charge pipeline. If the frequency of the input clock changes, the DLL may take up to 52µs to regain lock at 250MSPS. The lock time is inversely proportional to the sample rate.

#### **Jitter**

In a sampled data system, clock jitter directly impacts the achievable SNR performance. The theoretical relationship between clock jitter  $(t_j)$  and SNR is shown in <u>Equation 1</u> and is illustrated in <u>Figure 33</u>.





This relationship shows the SNR that would be achieved if clock jitter were the only non-ideal factor. In reality, achievable SNR is limited by internal factors such as linearity, aperture jitter and thermal noise. Internal aperture jitter is the uncertainty in the sampling instant shown in Figure 4 on page 13. The internal aperture jitter combines with the input clock jitter in a root-sum-square fashion, since they are not statistically correlated, and this determines the total jitter in the system. The total jitter, combined with other noise sources, then determines the achievable SNR.

### **Voltage Reference**

A temperature compensated voltage reference provides the reference charges used in the successive approximation operations. The full-scale range of each A/D is proportional to the reference voltage. The voltage reference is internally bypassed and is not accessible to the user.

### **Digital Outputs**

Output data is available as a parallel bus in LVDS-compatible or CMOS modes. Additionally, the data can be presented in either Double Data Rate (DDR) or Single Data Rate (SDR) formats. The even numbered data output pins are active in DDR mode in the 72 Ld package option. When CLKOUT is low the MSB and all odd logical bits are output, while on the high phase the LSB and all even logical bits are presented (this is true in both the 72 Ld and 48 Ld package options). Figures 4 and 5 show the timing relationships for LVDS/CMOS and DDR/SDR modes.

The 48 Ld QFN package option contains six LVDS data output pin pairs, and therefore can only support DDR mode.

Additionally, the drive current for LVDS mode can be set to a nominal 3mA or a power-saving 2mA. The lower current setting can be used in designs where the receiver is in close physical proximity to the ADC. The applicability of this setting is dependent upon the PCB layout, therefore the user should experiment to determine if performance degradation is observed.

The output mode and LVDS drive current are selected via the OUTMODE pin as shown in Table 3.

#### TABLE 3. OUTMODE PIN SETTINGS

OUTMODE PIN	MODE
AVSS	LVCMOS
Float	LVDS, 3mA
AVDD	LVDS, 2mA

The output mode can also be controlled through the SPI port, which overrides the OUTMODE pin setting. Details on this are contained in <u>"Serial Peripheral Interface" on page 24</u>.

An external resistor creates the bias for the LVDS drivers. A  $10k\Omega$ , 1% resistor must be connected from the RLVDS pin to OVSS.

### **Over Range Indicator**

The Over-Range (OR) bit is asserted when the output code reaches positive full-scale (e.g. 0xFFF in offset binary mode). The output code does not wrap around during an over-range condition. The OR bit is updated at the sample rate.

### **Power Dissipation**

The power dissipated by the KAD5512P is primarily dependent on the sample rate and the output modes: LVDS vs CMOS and DDR vs SDR. There is a static bias in the analog supply, while the remaining power dissipation is linearly related to the sample rate. The output supply dissipation is approximately constant in LVDS mode, but linearly related to the clock frequency in CMOS mode. Figures 37 and 38 illustrate these relationships.

### Nap/Sleep

Portions of the device may be shut down to save power during times when operation of the ADC is not required. Two power saving modes are available: Nap and Sleep. Nap mode reduces power dissipation to less than 98.6mW and recovers to normal operation in approximately 1µs. Sleep mode reduces power dissipation to less than 6mW but requires approximately 1ms to recover from a sleep command.

Wake-up time from sleep mode is dependent on the state of CSB; in a typical application CSB would be held high during sleep, requiring a user to wait 150µs maximum after CSB is asserted (brought low) prior to writing '001x' to SPI Register 25. The device would be fully powered up, in normal mode 1ms after this command is written.

Wake-up from Sleep Mode Sequence (CSB high)

- Pull CSB Low
- Wait 150µs
- Write '001x' to Register 25
- · Wait 1ms until ADC fully powered on

In an application where CSB was kept low in sleep mode, the 150µs CSB set-up time is not required as the SPI registers are powered on when CSB is low, the chip power dissipation increases by ~ 15mW in this case. The 1ms wake-up time after the write of a '001x' to register 25 still applies. It is generally recommended to keep CSB high in sleep mode to avoid any unintentional SPI activity on the ADC.



#### KAD5512P

All digital outputs (Data, CLKOUT and OR) are placed in a high impedance state during Nap or Sleep. The input clock should remain running and at a fixed frequency during Nap or Sleep, and CSB should be high. Recovery time from Nap mode will increase if the clock is stopped, since the internal DLL can take up to 52µs to regain lock at 250MSPS.

By default after the device is powered on, the operational state is controlled by the NAPSLP pin as shown in <u>Table 4</u>.

TABLE 4. NAPSLP PIN SETTINGS

NAPSLP PIN	MODE
AVSS	Normal
Float	Sleep
AVDD	Nap

The power-down mode can also be controlled through the SPI port, which overrides the NAPSLP pin setting. Details on this are contained in <u>"Serial Peripheral Interface" on page 24</u>. This is an indexed function when controlled from the SPI, but a global function when driven from the pin.

### **Data Format**

Output data can be presented in three formats: two's complement, Gray code and offset binary. The data format is selected via the OUTFMT pin as shown in <u>Table 5</u>.

TABLE 5. OUTFMT PIN SETTINGS

OUTFMT PIN	MODE
AVSS	Offset Binary
Float	Two's Complement
AVDD	Gray Code

The data format can also be controlled through the SPI port, which overrides the OUTFMT pin setting. Details on this are contained in <u>"Serial Peripheral Interface" on page 24</u>.

Offset binary coding maps the most negative input voltage to code 0x000 (all zeros) and the most positive input to 0xFFF (all ones). Two's complement coding simply complements the MSB of the offset binary representation.

When calculating Gray code the MSB is unchanged. The remaining bits are computed as the XOR of the current bit position and the next most significant bit. Figure 34 shows this operation.




FIGURE 34. BINARY TO GRAY CODE CONVERSION

Converting back to offset binary from Gray code must be done recursively, using the result of each bit for the next lower bit as shown in Figure 35.





FIGURE 35. GRAY CODE TO BINARY CONVERSION

Mapping of the input voltage to the various data formats is shown in <u>Table 6</u>.

INPUT VOLTAGE	OFFSET BINARY	TWO'S COMPLEMENT	GRAY CODE
-Full-Scale	000 00 000 00 00	100 00 000 00 00	000 00 000 00 00
-Full-Scale + 1LSB	000 00 000 00 01	100 00 000 00 01	000 00 000 00 01
Mid-Scale	100 00 000 00 00	000 00 000 00 00	110 00 000 00 00
+Full-Scale – 1LSB	111 11 111 11 10	011 11 111 11 10	100 00 000 00 01
+Full-Scale	111 11 111 11 11	011 11 111 111 1	100 00 000 00 00

#### TABLE 6. INPUT VOLTAGE TO OUTPUT CODE MAPPING

#### KAD5512P








FIGURE 41. N-BYTE TRANSFER

## **Serial Peripheral Interface**

A Serial Peripheral Interface (SPI) bus is used to facilitate configuration of the device and to optimize performance. The SPI bus consists of Chip Select Bar (CSB), Serial Clock (SCLK) Serial Data Output (SDO), and Serial Data Input/Output (SDIO). The maximum SCLK rate is equal to the ADC sample rate ( $f_{SAMPLE}$ ) divided by 16 for write operations and  $f_{SAMPLE}$  divided by 66 for reads. At  $f_{SAMPLE}$  = 250MHz, maximum SCLK is 15.63MHz for writing and 3.79MHz for read operations. There is no minimum SCLK rate.

The following sections describe various registers that are used to configure the SPI or adjust performance or functional parameters. Many registers in the available address space (0x00 to 0xFF) are not defined in this document. Additionally, within a defined register there may be certain bits or bit combinations that are reserved. Undefined registers and undefined values within defined registers are reserved and should not be selected. Setting any reserved register or value may produce indeterminate results.

### **SPI Physical Interface**

The Serial Clock (SCLK) pin provides synchronization for the data transfer. By default, all data is presented on the Serial Data Input/Output (SDIO) pin in 3-wire mode. The state of the SDIO pin is set automatically in the communication protocol (described below). A dedicated Serial Data Output (SDO) pin can be activated by setting 0x00[7] high to allow operation in 4-wire mode.

SDO should always be connected to OVDD with a  $4.7 k\Omega$  resistor even if not used. If the  $4.7 k\Omega$  resistor is not present the ADC will not exit the reset state.

The SPI port operates in a half duplex master/slave configuration, with the KAD5512P functioning as a slave. Multiple slave devices can interface to a single master in 3-wire mode only, since the SDO output of an unaddressed device is asserted in 4-wire mode.

The Chip Select Bar (CSB) pin determines when a slave device is being addressed. Multiple slave devices can be written to concurrently, but only one slave device can be read from at a given time (again, only in 3-wire mode). If multiple slave devices are selected for reading at the same time, the results will be indeterminate.

The communication protocol begins with an instruction/address phase. The first rising SCLK edge following a HIGH to LOW transition on CSB determines the beginning of the two-byte instruction/address command; SCLK must be static low before the CSB transition. Data can be presented in MSB-first order or LSB-first order. The default is MSB-first, but this can be changed by setting 0x00[6] high. <u>Figures 36</u> and <u>37</u> show the appropriate bit ordering for the MSB-first and LSB-first modes, respectively. In MSB-first mode the address is incremented for multi-byte transfers, while in LSB-first mode it's decremented.

In the default mode, the MSB is R/W, which determines if the data is to be read (active high) or written. The next two bits, W1 and W0, determine the number of data bytes to be read or written (see <u>Table 7</u>). The lower 13 bits contain the first address for the data transfer. This relationship is illustrated in <u>Figure 38</u>, and timing values are given in <u>"Switching Specifications" on page 14</u>.

After the instruction/address bytes have been read, the appropriate number of data bytes are written to or read from the ADC (based on the R/W bit status). The data transfer will continue as long as CSB remains low and SCLK is active. Stalling of the CSB pin is allowed at any byte boundary (instruction/address or data) if the number of bytes being transferred is three or less. For transfers of four bytes or more, CSB is allowed stall in the middle of the instruction/address bytes or before the first data byte. If CSB transitions to a high state after that point the state machine will reset and terminate the data transfer.

[W1:W0]	BYTES TRANSFERRED
00	1
01	2
10	3
11	4 or more

TABLE 7. BYTE TRANSFER SELECTION

Figures 40 and 41 illustrate the timing relationships for 2-byte and N-byte transfers, respectively. The operation for a 3-byte transfer can be inferred from these diagrams.

### **SPI Configuration**

### ADDRESS 0x00: CHIP\_PORT\_CONFIG

Bit ordering and SPI reset are controlled by this register. Bit order can be selected as MSB to LSB (MSB first) or LSB to MSB (LSB first) to accommodate various microcontrollers.

Bit 7 SDO Active

#### Bit 6 LSB First

Setting this bit high configures the SPI to interpret serial data as arriving in LSB to MSB order.



#### Bit 5 Soft Reset

Setting this bit high resets all SPI registers to default values.

#### Bit 4 Reserved

This bit should always be set high.

**Bits 3:0** These bits should always mirror bits 4:7 to avoid ambiguity in bit ordering.

#### ADDRESS 0x02: BURST\_END

If a series of sequential registers are to be set, burst mode can improve throughput by eliminating redundant addressing. In 3-wire SPI mode the burst is ended by pulling the CSB pin high. If the device is operated in 2-wire mode the CSB pin is not available. In that case, setting the burst\_end address determines the end of the transfer. During a write operation, the user must be cautious to transmit the correct number of bytes based on the starting and ending addresses.

#### Bits 7:0 Burst End Address

This register value determines the ending address of the burst data.

### **Device Information**

#### ADDRESS 0x08: CHIP\_ID

#### ADDRESS 0x09: CHIP\_VERSION

The generic die identifier and a revision number, respectively, can be read from these two registers.

#### Indexed Device Configuration/Control

#### ADDRESS 0x10: DEVICE\_INDEX\_A

A common SPI map, which can accommodate single-channel or multi-channel devices, is used for all Intersil ADC products. Certain configuration commands (identified as indexed in the SPI map) can be executed on a per-converter basis. This register determines which converter is being addressed for an Indexed command. It is important to note that only a single converter can be addressed at a time.

This register defaults to 00h, indicating that no ADC is addressed. Therefore Bit 0 must be set high in order to execute any Indexed commands. Error code 'AD' is returned if any indexed register is read from without properly setting device\_index\_A.

#### ADDRESS 0x20: OFFSET\_COARSE AND

#### ADDRESS 0x21: OFFSET\_FINE

The input offset of the ADC core can be adjusted in fine and coarse steps. Both adjustments are made via an 8-bit word as detailed in Table 8.

The default value of each register will be the result of the self-calibration after initial power-up. If a register is to be incremented or decremented, the user should first read the

register value then write the incremented or decremented value back to the same register.

#### TABLE 8. OFFSET ADJUSTMENTS

PARAMETER	0x20[7:0] COARSE OFFSET	0x21[7:0] FINE OFFSET
Steps	255	255
-Full-Scale (0x00)	-133 LSB (-47mV)	-5 LSB (-1.75mV)
Mid-Scale (0x80)	0.0 LSB (0.0mV)	0.0LSB
+Full-Scale (0xFF)	+133 LSB (+47mV)	+5 LSB (+1.75mV)
Nominal Step Size	1.04 LSB (0.37mV)	0.04 LSB (0.014mV)

#### ADDRESS 0x22: GAIN\_COARSE

#### ADDRESS 0x23: GAIN\_MEDIUM

#### ADDRESS 0x24: GAIN\_FINE

Gain of the ADC core can be adjusted in coarse, medium and fine steps. Coarse gain is a 4-bit adjustment while medium and fine are 8-bit. Multiple Coarse Gain Bits can be set for a total adjustment range of  $\pm 4.2\%$  ('0011' =~ -4.2% and '1100' =~ +4.2%). It is recommended to use one of the coarse gain settings (-4.2%, -2.8%, -1.4%, 0, 1.4%, 2.8%, 4.2%) and fine-tune the gain using the registers at 23h and 24h.

The default value of each register will be the result of the self-calibration after initial power-up. If a register is to be incremented or decremented, the user should first read the register value then write the incremented or decremented value back to the same register.

#### TABLE 9. COARSE GAIN ADJUSTMENT

0x22[3:0]	NOMINAL COARSE GAIN ADJUST (%)
Bit 3	+2.8
Bit 2	+1.4
Bit 1	-2.8
Bit 0	-1.4

#### TABLE 10. MEDIUM AND FINE GAIN ADJUSTMENTS

PARAMETER	0x23[7:0] MEDIUM GAIN	0x24[7:0] FINE GAIN
Steps	256	256
-Full-Scale (0x00)	-2%	-0.20%
Mid-Scale (0x80)	0.00%	0.00%
+Full-Scale (0xFF)	+2%	+0.2%
Nominal Step Size	0.016%	0.0016%

#### **ADDRESS 0x25: MODES**

Two distinct reduced power modes can be selected. By default, the tri-level NAPSLP pin can select normal operation or sleep modes (refer to <u>"Nap/Sleep" on page 21</u>). This functionality can be overridden and controlled through the SPI. This is an indexed

function when controlled from the SPI, but a global function when driven from the pin. This register is not changed by a soft reset.

#### TABLE 11. POWER-DOWN CONTROL

VALUE	0x25[2:0] POWER-DOWN MODE
000	Pin Control
001	Normal Operation
010	Nap Mode
100	Sleep Mode

Nap mode must be entered by executing the following sequence:

SEQUENCE	REGISTER	VALUE
1	0x10	0x01
2	0x25	0x02
3	0x10	0x02
4	0x25	0x02

Return to Normal operation as follows:

SEQUENCE	REGISTER	VALUE
1	0x10	0x01
2	0x25	0x01
3	0x10	0x02
4	0x25	0x01

### **Global Device Configuration/Control**

#### ADDRESS 0x71: PHASE\_SLIP

When using the clock divider, it's not possible to determine the synchronization of the incoming and divided clock phases. This is particularly important when multiple ADCs are used in a time-interleaved system. The phase slip feature allows the rising edge of the divided clock to be advanced by one input clock cycle when in CLK/4 mode, as shown in Figure 42. Execution of a phase\_slip command is accomplished by first writing a '0' to Bit 0 at address 71h followed by writing a '1' to Bit 0 at address 71h (32 sclk cycles).




FIGURE 42. PHASE SLIP: CLK÷4 MODE, f<sub>CLOCK</sub> = 1000MHz

#### ADDRESS 0x72: CLOCK\_DIVIDE

The KAD5512P has a selectable clock divider that can be set to divide by four, two or one (no division). By default, the tri-level CLKDIV pin selects the divisor (refer to <u>"VCM Output" on</u> page 20). This functionality can be overridden and controlled through the SPI, as shown in Table 12. This register is not changed by a soft reset.

#### **TABLE 12. CLOCK DIVIDER SELECTION**

VALUE	0x72[2:0] CLOCK DIVIDER
000	Pin Control
001	Divide by 1
010	Divide by 2
100	Divide by 4

#### ADDRESS 0x73: OUTPUT\_MODE\_A

The output\_mode\_A register controls the physical output format of the data, as well as the logical coding. The KAD5512P can present output data in two physical formats: LVDS or LVCMOS. Additionally, the drive strength in LVDS mode can be set high (3mA) or low (2mA). By default, the tri-level OUTMODE pin selects the mode and drive level (refer to "Digital Outputs" on page 21). This functionality can be overridden and controlled through the SPI, as shown in Table 13.

Data can be coded in three possible formats: two's complement, Gray code or offset binary. By default, the tri-level OUTFMT pin selects the data format (refer to "Data Format" on page 22). This functionality can be overridden and controlled through the SPI, as shown in Table 14.

This register is not changed by a soft reset.

#### **TABLE 13. OUTPUT MODE CONTROL**

VALUE	0x93[7:5]
000	Pin Control
001	LVDS 2mA
010	LVDS 3mA
100	LVCMOS

#### TABLE 14. OUTPUT FORMAT CONTROL

VALUE	0x93[2:0] OUTPUT FORMAT
000	Pin Control
001	Two's Complement
010	Gray Code
100	Offset Binary



#### ADDRESS 0x74: OUTPUT\_MODE\_B

#### ADDRESS 0x75: CONFIG\_STATUS

Bit 6 DLL Range

This bit sets the DLL operating range to fast (default) or slow.

Internal clock signals are generated by a Delay-Locked Loop (DLL), which has a finite operating range. <u>Table 15</u> shows the allowable sample rate ranges for the slow and fast settings.

TABLE 15. DLL RANGES
----------------------

DLL RANGE	MIN	MAX	UNIT
Slow	40	100	MSPS
Fast	80	f <sub>S</sub> MAX	MSPS

The output\_mode\_B and config\_status registers are used in conjunction to enable DDR mode and select the frequency range of the DLL clock generator. The method of setting these options is different from the other registers.




FIGURE 43. SETTING OUTPUT\_MODE\_B REGISTER

The procedure for setting output\_mode\_B is shown in Figure 43. Read the contents of output\_mode\_B and config\_status and XOR them. Then XOR this result with the desired value for output\_mode\_B and write that XOR result to the register.

### **Device Test**

The KAD5512 can produce preset or user defined patterns on the digital outputs to facilitate in situ testing. A static word can be placed on the output bus, or two different words can alternate. In the alternate mode, the values defined as Word 1 and Word 2 (as shown in <u>Table 16</u>) are set on the output bus on alternating clock phases. The test mode is enabled asynchronously to the sample clock, therefore several sample clock cycles may elapse before the data is present on the output bus.

#### ADDRESS 0xC0: TEST\_IO

Bits 7:6 User Test Mode

These bits set the test mode to static (0x00) or alternate (0x01) mode. Other values are reserved.

The four LSBs in this register (Output Test Mode) determine the test pattern in combination with registers 0xC2 through 0xC5. Refer to Table 18.

#### TABLE 16. OUTPUT TEST MODES

VALUE	0xC0[3:0] OUTPUT TEST MODE	WORD 1	WORD 2
0000	Off		
0001	Midscale	0x8000	N/A

#### TABLE 16. OUTPUT TEST MODES (Continued)

VALUE	0xC0[3:0] OUTPUT TEST MODE	WORD 1	WORD 2
0010	Positive Full-Scale	OxFFFF	N/A
0011	Negative Full-Scale	0x0000	N/A
0100	Checkerboard	OxAAAA	0x5555
0101	Reserved	N/A	N/A
0110	Reserved	N/A	N/A
0111	One/Zero	OxFFFF	0x0000
1000	User Pattern	user_patt1	user_patt2

#### ADDRESS 0xC2: USER\_PATT1\_LSB AND

#### ADDRESS 0xC3: USER\_PATT1\_MSB

These registers define the lower and upper eight bits, respectively, of the first user-defined test word.

#### ADDRESS 0xC4: USER\_PATT2\_LSB AND

#### ADDRESS 0xC5: USER\_PATT2\_MSB

These registers define the lower and upper eight bits, respectively, of the second user-defined test word.

### 72 Ld/48 Ld Package Options

The KAD5512 is available in both 72 Ld and 48 Ld packages. The 48 Ld package option supports LVDS DDR only. A reduced set of pin selectable functions are available in the 48 Ld package due to the reduced pinout; (OUTMODE, OUTFMT, and CLKDIV pins are not available). Table 17 shows the default state for these functions for the 48 Ld package. Note that these functions are available through the SPI, allowing a user to set these modes as they desire, offering the same flexibility as the 72 Ld package option. DC and AC performance of the ADC is equivalent for both package options.

FUNCTION	DESCRIPTION	DEFAULT STATE
CLKDIV	Clock Divider	Divide by 1
OUTMODE	Output Driver Mode	LVDS, 3mA (DDR)
OUTFMT	Data Coding	Two's Complement

TABLE 17. 48 LD SPI - ADDRESSABLE FUNCTIONS



### **SPI Memory Map**

						TO. SET MEN						
	ADDR (HEX)	PARAMETER NAME	BIT 7 (MSB)	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0 (LSB)	DEF. VALUE (HEX)	INDEXED/ GLOBAL
ā	00	port_config	SD0 Active	LSB First	Soft Reset			Mirror (Bit 5)	Mirror (Bit 6)	Mirror (Bit 7)	00h	G
SPI CONFIG	01	reserved										
SPIC	02	burst_end			00h	G						
	03-07	reserved	Reserved									
o	08	chip_id			Read only	G						
INFO	09	chip_version		Chip Version #								G
	10	device_index_A	Reserved ADC00									I
	11-1F	reserved				Reserv	ed					
5	20	offset_coarse				Coarse O	ffset				cal. value	I
Ë	21	offset_fine				Fine Of	fset				cal. value	I
З С	22	gain_coarse		Rese	erved			Coarse	e Gain		cal. value	I
Ň	23	gain_medium				Medium	Gain				cal. value	I
о IJ	24	gain_fine				Fine G	ain				cal. value	I
INDEXED DEVICE CONFIG/CONTROL	25	modes	Reserved       Power-Down Mod         000 = Pin Cor       001 = Normal Op         010 = Nap       100 = Slee         Other Codes = Re       Other Codes = Re							Control Operation lap leep	00h NOT affected by Soft Reset	I
	26-5F	26-5F reserved Reserved										
	60-6F	reserved		Reserved								
	70	reserved				Reserv	red					
	71	phase_slip			I	Reserved				Next Clock Edge	00h	G
GLOBAL DEVICE CONFIG/CONTROL	72		clock_divide Clock Divid 000 = Pin C 001 = Divid 010 = Divid 100 = Divid Other Codes =							Control le by 1 le by 2 le by 4	00h NOT affected by Soft Reset	G
	73	output_mode_A		2000 = Pin Cont 2001 = LVDS 2r 201 = LVDS 3r 210 = LVDS 3r 200 = LVCMO er Codes = Res	rrol nA nA S			Output Format [2:0] 000 = Pin Control 001 = Two's Complement 010 = Gray Code 100 = Offset Binary Other Codes = Reserved			00h NOT affected by Soft Reset	G
	74	output_mode_B		DLL Range 0 = Fast 1 = Slow		DDR Enable ( <u>Note 15</u> )					00h NOT affected by Soft Reset	G
	75	config_status		XOR Result		XOR Result					Read Only	G
	76-BF	reserved	Reserved									

TABLE 18. SPI MEMORY MAP



				TA	BLE 18. SI	PI MEMORY	MAP (Continu	ued)				
	ADDR (HEX)	PARAMETER NAME	BIT 7 (MSB)	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0 (LSB)	DEF. VALUE (HEX)	INDEXED/ GLOBAL
	CO	test_io	User Test Mode [1:0]				Output Test Mode [3:0]				00h	G
TEST			01 = 10 =	= Single Alternate Reserved Reserved			0 = Off 1 = Midscale Short 2 = +FS Short 3 = -FS Short 4 = Checker Board 5 = Reserved 6 = Reserved		7 = One/Zero Word Toggle 8 = User Input 9-15 = Reserved			
DEVICE .	C1	Reserved	Reserved						00h	G		
B	C2	user_patt1_lsb	B7	B6	B5	B4	B3	B2	B1	BO	00h	G
	C3	user_patt1_msb	B15	B14	B13	B12	B11	B10	B9	B8	00h	G
	C4	user_patt2_lsb	B7	B6	B5	B4	B3	B2	B1	BO	00h	G
	C5	user_patt2_msb	B15	B14	B13	B12	B11	B10	B9	B8	00h	G
	C6-FF	Reserved	Reserved									

NOTE:

15. At power-up, the DDR Enable bit is at a logic '0' for the 72 Ld package and set to a logic '1' internally for the 48 Ld package by an internal pull-up.

## **Equivalent Circuits**






FIGURE 44. ANALOG INPUTS







## Equivalent Circuits (Continued)






FIGURE 46. TRI-LEVEL DIGITAL INPUTS










FIGURE 49. CMOS OUTPUTS




FIGURE 50. VCM\_OUT OUTPUT

## **ADC Evaluation Platform**

Intersil offers an ADC Evaluation platform which can be used to evaluate any of the KADxxxxx ADC family. The platform consists of a FPGA based data capture motherboard and a family of ADC daughtercards. This USB based platform allows a user to quickly evaluate the ADC's performance at a user's specific application frequency requirements. More information is available at:

http://www.intersil.com/converters/adc\_eval\_platform/

## **Layout Considerations**

### **PCB Layout Example**

For an example application circuit and PCB layout, please refer to the evaluation board documentation:

KAD5512P-25

KAD5512P-21

KAD5512P-17

KAD5512P-12

There are separate evaluation boards for the 48 Ld and 72 Ld packages.

### **Split Ground and Power Planes**

Data converters operating at high sampling frequencies require extra care in PC board layout. Many complex board designs benefit from isolating the analog and digital sections. Analog supply and ground planes should be laid out under signal and clock inputs. Locate the digital planes under outputs and logic pins. Grounds should be joined under the chip.

### **Clock Input Considerations**

Use matched transmission lines to the transformer inputs for the analog input and clock signals. Locate transformers and terminations as close to the chip as possible.

### **Exposed Paddle**

The exposed paddle must be electrically connected to analog ground (AVSS) and should be connected to a large copper plane using numerous vias for optimal thermal performance.

### **Bypass and Filtering**

Bulk capacitors should have low equivalent series resistance. Tantalum is a good choice. For best performance, keep ceramic bypass capacitors very close to device pins. Longer traces will increase inductance, resulting in diminished dynamic performance and accuracy. Make sure that connections to ground are direct and low impedance. Avoid forming ground loops.

### **LVDS Outputs**

Output traces and connections must be designed for  $50\Omega$  (100 $\Omega$  differential) characteristic impedance. Keep traces direct and minimize bends where possible. Avoid crossing ground and power-plane breaks with signal traces.

### **LVCMOS Outputs**

Output traces and connections must be designed for  $50\Omega$  characteristic impedance.

### **Unused Inputs**

Standard logic inputs (RESETN, CSB, SCLK and SDIO), which will not be operated do not require connection to ensure optimal ADC performance. These inputs can be left floating if they are not used. The SDO output must be connected to OVDD with a 4.7k $\Omega$  resistor or the ADC will not exit the reset state. Tri-level inputs (NAPSLP, OUTMODE, OUTFMT and CLKDIV) accept a floating input as a valid state, and therefore should be biased according to the desired functionality.

### General PowerPAD Design Considerations

The following figure is a generic illustration of how to use vias to remove heat from a QFN package with an exposed thermal pad. A specific example can be found in the evaluation board PCB layout previously referenced.




FIGURE 51. PCB VIA PATTERN

Filling the exposed thermal pad area with vias provides optimum heat transfer to the PCB's internal plane(s). Vias should be evenly distributed from edge-to-edge on the exposed pad to maintain a constant temperature across the entire pad. Setting the center-to-center spacing of the vias at three times the via pad radius will provide good heat transfer for high power devices. The vias below the KAD5512P may be spaced further apart as shown on the evaluation board since it is a low-power device. The via diameter should be small but not too small to allow solder wicking during reflow. PCB fabrication and assembly companies can provide specific guidelines based on the layer stack and assembly process.

Connect all vias under the KAD5512P to AVSS. It is important to maximize the heat transfer by avoiding the use of "thermal relief" patterns when connecting the vias to the internal AVSS plane(s).



## Definitions

**Analog Input Bandwidth** is the analog input frequency at which the spectral output power at the fundamental frequency (as determined by FFT analysis) is reduced by 3dB from its full-scale low-frequency value. This is also referred to as full power bandwidth.

**Aperture Delay or Sampling Delay** is the time required after the rise of the clock input for the sampling switch to open, at which time the signal is held for conversion.

Aperture Jitter is the RMS variation in aperture delay for a set of samples.

**Clock Duty Cycle** is the ratio of the time the clock wave is at logic high to the total time of one clock period.

**Differential Non-Linearity (DNL)** is the deviation of any code width from an ideal 1 LSB step.

Effective Number of Bits (ENOB) is an alternate method of specifying Signal to Noise-and-Distortion Ratio (SINAD). In dB, it is calculated as: ENOB = (SINAD - 1.76)/6.02.

**Gain Error** is the ratio of the difference between the voltages that cause the lowest and highest code transitions to the full-scale voltage less 2 LSB. It is typically expressed in percent.

**Integral Non-Linearity (INL)** is the maximum deviation of the ADC's transfer function from a best fit line determined by a least squares curve fit of that transfer function, measured in units of LSBs.

**Least Significant Bit (LSB)** is the bit that has the smallest value or weight in a digital word. Its value in terms of input voltage is  $V_{FS}/(2^N-1)$  where N is the resolution in bits.

**Missing Codes** are output codes that are skipped and will never appear at the ADC output. These codes cannot be reached with any input value.

Most Significant Bit (MSB) is the bit that has the largest value or weight.

**Pipeline Delay** is the number of clock cycles between the initiation of a conversion and the appearance at the output pins of the data.

**Power Supply Rejection Ratio (PSRR)** is the ratio of the observed magnitude of a spur in the ADC FFT, caused by an AC signal superimposed on the power supply voltage.

Signal to Noise-and-Distortion (SINAD) is the ratio of the RMS signal amplitude to the RMS sum of all other spectral components below one half the clock frequency, including harmonics but excluding DC.

Signal-to-Noise Ratio (without Harmonics) is the ratio of the RMS signal amplitude to the RMS sum of all other spectral components below one-half the sampling frequency, excluding harmonics and DC.

SNR and SINAD are either given in units of dB when the power of the fundamental is used as the reference, or dBFS (dB to full-scale) when the converter's full-scale input power is used as the reference.

**Spurious-Free-Dynamic Range (SFDR)** is the ratio of the RMS signal amplitude to the RMS value of the largest spurious spectral component. The largest spurious spectral component may or may not be a harmonic.



## **Revision History**

DATE	REVISION	CHANGE
May 31, 2016	FN6807.5	Updated entire datasheet applying Intersil's new standards. Updated the maximum "Electrical Specifications" for the following: -I <sub>AVDD</sub> (KAD5512P-25):96 to 101 (KAD5512P-21):89 to 94 (KAD5512P-17):82 to 87 (KAD5512P-12):74 to 79 -NAP Mode (KAD5512P-25):95 to 98.6 (KAD5512P-21):91 to 94.6 (KAD5512P-17):88 to 91.6 (KAD5512P-12):84 to 87.6 Updated 95 to 98.6 in "Nap/Sleep" on page 21. Replaced Products section with About Intersil section.
October 10, 2010	FN6807.4	Throughout: Converted to new Intersil Data sheet Template. Added "" on page 1. Added Note 3 to "Ordering Information" on page 3 ("For Moisture Sensitivity Level (MSL), please see device information page for KAD5512P-25, KAD5512P-21, KAD5512P-17, KAD5512P-12. For more information on MSL please see techbrief TB363.") Added Tjc for both 72 & 48 Ld QFNs to "Thermal Information" on page 9. Added Note 5 to page 9 ("For θ <sub>JC</sub> , the "case temp" location is the center of the exposed metal pad on the package underside.") Added standard over temperature verbiage to common conditions of "Electrical Specifications" table on page 9 ("Boldface limits apply.") Bolded applicable MIN MAX columns. Added "Products" on page 34. Changed the full power bandwidth (analog input bandwidth) from 1.3GHz to 1.5GHz in "Features" page 1 and in "Full Power Bandwidth" on page 11. Added the CSB and SCLK pins to the pin list for the IIH, IIL, VIH and VIL specs in the "INPUTS" section of the "Digital Specifications" table on page 12. Clarified the sections describing the RESETN external driver requirements in "Power-On Calibration" on page 18 and "User-Initiated Reset" on page 19. Added tyDa connection information to "Pin Description" tables and pin configurations. Added tyDa connection information to "Pin Description" tables and pin configurations. Added tyDical "ICM" on page 20. Added tyCM Output" on page 29 for KAD5512P-21 along with descriptive text in the "Analog Input" section on page 20. Added tyCM Output" on page 20. Added a note to "SPI Physical Interface" on page 24 and "Unused Inputs" on page 31 indicating the 4.7kΩ resistor required from SD0 to OVDD. Added a link to the evaluation boards in the web product folder in "PCB Layout Example" on page 31. Added "General PowerPAD Design Considerations" on page 31. Added "General PowerPAD Design Considerations" on page 31. Added "General PowerPAD Design Considerations" on page 31. Added "GinkLE-TONE SPECTRUM AT 105MHz (250MSPS)" on page 1 (same as Figure 18 from "Typical Performance Curves") M
October 01, 2009	FN6807.3	<ol> <li>Added nap mode, sleep mode wake up times to spec table</li> <li>Added CSB, SCLK Setup time specs for nap, sleep modes</li> <li>Added section showing 72pin/48pin package feature differences and default state for clkdiv, outmode, outfmt page 27</li> <li>Changed SPI setup time specs wording in spec table</li> <li>Added 'Reserved' to SPI memory map at address 25H</li> <li>Renumbered Notes</li> <li>Added dte enable Note15 for 48 pin/72 pin options</li> <li>Changed pin description table for 72/48 pin option, added DDR notes</li> <li>Changed multi device note in spi physical interface section to show 3-wire application.page 24</li> <li>Updated digital output section for ddr operation page 21</li> <li>Change to fig 26 and fig 27 and description in text</li> <li>Added connect note for thermal pad</li> <li>Formatted Figures 25 and 26 with Intersil Standards</li> <li>Updated Sien and 10MHz SINAD typical (170MSPS)</li> <li>Updated SPI timing diagrams, Figures 37, 38</li> <li>Updated SPI timing diagrams, Figures 37, 38</li> <li>Updated fig 46 label)</li> <li>Updated fig 46 label)</li> <li>Updated cal paragraph in user initiated reset section per DC.</li> </ol>



### **Revision History** (Continued)

DATE	REVISION	CHANGE
March 04, 2009	FN6807.2	Changed "odd" bits N in Figure 1A - DDR to "even" bits N, Replaced POD L48.7x7E due to changed dimension from "9.80 sq" to "6.80" sq. in land pattern
January 16, 2009	FN6807.1	P1; revised Key Specs P2; added Part Marking column to Order Info P4; moved Thermal Resistance to Thermal Info table and added Theta JA Note 3 per packaging P4-6; revisions throughout spec tables. Removed note from Elec Specs (Nap Mode must be invoked using SPI.) Added notes 9 and 10 to Switching Specs. P9; revised function for Pin 22 OUTMODE, Pin 23 NAPSLP and Pin 70 OUTFMT P11; revised function for Pin 16 NAPSLP P13-15; Performance curves revised throughout P17; User Initiated Reset - revised 2nd sentence of 1st paragraph P19; Nap/Sleep - revised 1st and 2nd sentences of 2nd paragraph P23; Address 0x24: Gain_Fine; added 2 sentences to end of 1st paragraph. Revised Table 8 P22; Serial Peripheral Interface- 1st paragraph; revised 2nd and 4th sentences. P24; removed Figure (PHASE SLIP: CLK÷2 MODE, fCLOCK = 500MHz) Address 0x71: Phase_slip; added sentence to end of paragraph P27; revised Fig 45 P27; Table 16; revised Bits7:4, Addr CO Throughout; formatted graphics to Intersil standards
December 5, 2008	FN6807.0	Converted to intersil template. Assigned file number FN6807. Rev 0 - first release (as preliminary data sheet) with new file number.
July 30, 2008	Rev 1	Initial Release of Production Data sheet

## **About Intersil**

Intersil Corporation is a leading provider of innovative power management and precision analog solutions. The company's products address some of the largest markets within the industrial and infrastructure, mobile computing and high-end consumer markets.

For the most updated datasheet, application notes, related documentation and related parts, please see the respective product information page found at <u>www.intersil.com</u>.

You may report errors or suggestions for improving this datasheet by visiting www.intersil.com/ask.

Reliability reports are also available from our website at www.intersil.com/support.

© Copyright Intersil Americas LLC 2008-2016. All Rights Reserved. All trademarks and registered trademarks are the property of their respective owners.

For additional products, see www.intersil.com/en/products.html

Intersil products are manufactured, assembled and tested utilizing ISO9001 quality systems as noted in the quality certifications found at <a href="http://www.intersil.com/en/support/qualandreliability.html">www.intersil.com/en/support/qualandreliability.html</a>

Intersil products are sold by description only. Intersil may modify the circuit design and/or specifications of products at any time without notice, provided that such modification does not, in Intersil's sole judgment, affect the form, fit or function of the product. Accordingly, the reader is cautioned to verify that datasheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.


For information regarding Intersil Corporation and its products, see www.intersil.com





## **Package Outline Drawing**


L48.7x7E

48 LEAD QUAD FLAT NO-LEAD PLASTIC PACKAGE Rev 1, 2/09










TYPICAL RECOMMENDED LAND PATTERN



NOTES:

\_44X 0.50

- 1. Dimensions are in millimeters. Dimensions in ( ) for Reference Only.
- Dimensioning and tolerancing conform to AMSEY14.5m-1994. 2.
- 3. Unless otherwise specified, tolerance: Decimal ± 0.05
- Dimension b applies to the metallized terminal and is measured 4. between 0.15mm and 0.30mm from the terminal tip.
- 5. Tiebar shown (if present) is a non-functional feature.
- The configuration of the pin #1 identifier is optional, but must be 6. located within the zone indicated. The pin #1 identifier may be either a mold or mark feature.
- 7. Connect Exp. DAP (PAD) to AVSS with multiple vias to a low thermal impedance plane




## **Package Outline Drawing**

L72.10x10D

72 LEAD QUAD FLAT NO-LEAD PLASTIC PACKAGE

Rev 1, 11/08



TYPICAL RECOMMENDED LAND PATTERN

2. Dimensioning and tolerancing conform to AMSEY14.5m-1994.

- 3. Unless otherwise specified, tolerance: Decimal ± 0.05
- Dimension b applies to the metallized terminal and is measured 4. between 0.15mm and 0.30mm from the terminal tip.
- 5. Tiebar shown (if present) is a non-functional feature.
- The configuration of the pin #1 identifier is optional, but must be 6. located within the zone indicated. The pin #1 identifier may be either a mold or mark feature.
- Connect Exp. DAP (PAD) to AVSS with multiple vias to a low 7. thermal impedance plane



## **Mouser Electronics**

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

**Renesas Electronics:** 

 KAD5512P-12Q48
 KAD5512P-12Q72
 KAD5512P-17Q48
 KAD5512P-17Q72
 KAD5512P-21Q48
 KAD5512P-21Q72

 KAD5512P-25Q48
 KAD5512P-25Q72
 KAD5512P-25Q72
 KAD5512P-25Q72
 KAD5512P-25Q72