
## Description

The 8L30110 is a low skew, 1-to-10 LVCMOS / LVTTL Fanout Buffer. The low impedance LVCMOS/LVTTL outputs are designed to drive 50 $\Omega$  series or parallel terminated transmission lines.


The 8L30110 is characterized at full 3.3V and 2.5V, mixed 3.3V/2.5V, 3.3V/1.8V, 3.3V/1.5V, 2.5V/1.8V and 2.5V/1.5V output operating supply modes. The input clock is selected from two differential clock inputs or a crystal input. The differential input can be wired to accept a single-ended input. The internal oscillator circuit is automatically disabled if the crystal input is not selected.

## Features

- · Ten LVCMOS / LVTTL outputs up to 200MHz
- Differential input pair can accept the following differential input levels: LVPECL, LVDS, HCSL
- · Crystal Oscillator Interface
- Crystal input frequency range: 8MHz to 50MHz
- Output skew: 63ps (typical)
- Additive RMS phase jitter: 22fs (typical)
- Power supply modes: Core / Output
- 3.3V / 3.3V 3.3V / 2.5V 3.3V / 1.8V 3.3V / 1.5V 2.5V / 2.5V 2.5V / 1.8V 2.5V / 1.5V
- -40°C to 85°C ambient operating temperature
- · Lead-free (RoHS 6) packaging
- Supports  $\leq$  105°C board temperature operations



## **Pin Assignments**



### 32-pin, 5mm x 5mm VFQFN Package

#### © 2019 Renesas Electronics Corporation

## **Pin Characteristics**

## Table 1. Pin Descriptions<sup>[a]</sup>

Number	Name	Ту	vpe	Description
1	Q0	Output		Single-ended clock outputs. LVCMOS/LVTTL interface levels.
2	V <sub>DDO</sub>	Power		Output supply.
3	Q1	Output		Single-ended clock outputs. LVCMOS/LVTTL interface levels.
4	GNDO	Power		Power supply output ground.
5	Q2	Output		Single-ended clock outputs. LVCMOS/LVTTL interface levels.
6	V <sub>DDO</sub>	Power		Output supply.
7	Q3	Output		Single-ended clock outputs. LVCMOS/LVTTL interface levels.
8	Q4	Output		Single-ended clock outputs. LVCMOS/LVTTL interface levels.
9	GNDO	Power		Power supply output ground.
10	V <sub>DD</sub>	Power		Power supply.
11	XTAL_IN	Input		Crystal input.
12	XTAL_OUT	Output		Crystal output.
13	CLK0	Input	Pulldown	Non-inverting differential clock.
14	nCLK0	Input	Pullup/ Pulldown	Inverting differential clock. Internal resistor bias to $V_{DD}/2$ .
15	GND	Power		Power supply core ground.
16	GNDO	Power		Power supply output ground.
17	Q5	Output		Single-ended clock outputs. LVCMOS/LVTTL interface levels.
18	Q6	Output		Single-ended clock outputs. LVCMOS/LVTTL interface levels.
19	V <sub>DDO</sub>	Power		Output supply.
20	Q7	Output		Single-ended clock outputs. LVCMOS/LVTTL interface levels.
21	GNDO	Power		Power supply output ground.
22	Q8	Output		Single-ended clock outputs. LVCMOS/LVTTL interface levels
23	V <sub>DDO</sub>	Power		Output supply.
24	Q9	Output		Single-ended clock outputs. LVCMOS/LVTTL interface levels
25	GNDO	Power		Power supply output ground.
26	GND	Power		Power supply core ground.
27	nCLK1	Input	Pullup/ Pulldown	Inverting differential clock. Internal resistor bias to $V_{\text{DD}}/2$ .
28	CLK1	Input	Pulldown	Non-inverting differential clock.
29	SEL1	Input	Pulldown	Input clock selection. LVCMOS/LVTTL interface levels. See Table 3A.
30	SEL0	Input	Pulldown	Input clock selection. LVCMOS/LVTTL interface levels. See Table 3A.
31	OE	Input	Pulldown	Output enable. LVCMOS/LVTTL interface levels. See Table 3B.
32	GNDO	Power		Power supply output ground.
ePad	GND_EP	Power		Exposed pad of package. Connect to ground.

[a] *Pullup* and *Pulldown* refer to internal input resistors. See Table 2, *Pin Characteristics*, for typical values.

### Table 2. Pin Characteristics<sup>[a]</sup>

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
C <sub>IN</sub>	Input Capacitance	SEL[1:0], OE CLK0, nCLK0, CLK1, nCLK1			2		pF
R <sub>PULLDOWN</sub>	Input Pulldowr	n Resistor			51		kΩ
R <sub>PULLUP</sub>	Input Pullup R	esistor			51		kΩ
	Power Dissipation Capacitance		V <sub>DDO</sub> = 3.465V, f = 100MHz			9.5	pF
C			V <sub>DDO</sub> = 2.625V, f = 100MHz			7.4	pF
C <sub>PD</sub>	(per output)	-	V <sub>DDO</sub> = 2V, f = 100MHz			9.5	pF
		-	V <sub>DDO</sub> = 1.65V, f = 100MHz				pF
			V <sub>DDO</sub> = 3.3V		15		Ω
D	Output Impode	-	V <sub>DDO</sub> = 2.5V		18		Ω
R <sub>OUT</sub>	Output Impeda	ance	V <sub>DDO</sub> = 1.8V		25	51       51       9.5       7.4       7.2       6.9       15       18	Ω
		-	V <sub>DDO</sub> = 1.5V		30		Ω

[a] Measured at ambient temperature (unless otherwise noted.)

## **Function Tables**

### Table 3A. SELx Function Table

Control Input	
SEL[1:0]	Selected Input Clock
00 (default)	CLK0, nCLK0
01	CLK1, nCLK1
11 or 10	XTAL

#### Table 3B. OE Function Table

Control Input	Function
OE	Q[0:9]
0 (default)	High-Impedance
1	Enabled

## Table 3C. Input/Output Operation Table<sup>[a]</sup>

Input State	Output State
CLK0, CLK1 = HIGH nCLK0, nCLK1 = LOW	Logic HIGH
CLK0, CLK1 = LOW nCLK0, nCLK1 = HIGH	Logic LOW
CLK0, nCLK0, CLK1, nCLK1 open	Logic LOW

[a] Device must have switching edge to obtain output states.

## **Absolute Maximum Ratings**

NOTE: Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of the product at these conditions or any conditions beyond those listed in the *DC Characteristics or AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

Item	Rating
Supply Voltage, V <sub>DD</sub> /V <sub>DDO</sub>	3.6V
Inputs, V <sub>I</sub> CLK <sub>X,</sub> nCLK <sub>X,</sub> XTAL_IN Other Inputs	3.6V 2V 3.6V
Outputs, V <sub>O</sub>	3.6V
T <sub>J</sub> (Junction Temperature)	125°C
Storage Temperature, T <sub>STG</sub>	-65°C to 150°C

## **DC Electrical Characteristics**

### Table 4A. Power Supply DC Characteristics,

 $V_{DD}$  = 3.3V±5%,  $V_{DDO}$  = 3.3V±5% or 2.5V±5% or 1.8V±0.2V or 1.5V±0.15V,  $T_A$  = -40°C to 85°C or  $T_B$  = -40°C to 105°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V <sub>DD</sub>	Power Supply Voltage		3.135	3.3	3.465	V
			3.135	3.3	3.465	V
	Output Supply Voltage		2.375	2.5	2.625	V
V <sub>DDO</sub>	Output Supply Voltage		1.6	1.8	2	V
			1.35	1.5	1.65	V
I <sub>DD</sub>	Static Supply Current	SEL[1:0] = 00 or 01, Outputs Unloaded		19	22	mA
		SEL[1:0] = 10 or 11, Outputs Unloaded		18	22	mA

### Table 4B. Power Supply DC Characteristics,

 $V_{DD}$  = 2.5V±5%,  $V_{DDO}$  = 2.5V±5% or 1.8V±0.2V or 1.5V±0.15V,  $T_A$  = -40°C to 85°C or  $T_B$  = -40°C to 105°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V <sub>DD</sub>	Power Supply Voltage		2.375	2.5	2.625	V
			2.375	2.5	2.625	V
V <sub>DDO</sub>	Output Supply Current		1.6	1.8	2	V
			2.375     2.5     2.625       2.375     2.5     2.625       1.6     1.8     2       1.35     1.5     1.65       18     22	V		
I <sub>DD</sub> S	Static Supply Current	SEL[1:0] = 00 or 01, Outputs Unloaded		18	22	mA
		SEL[1:0] = 10 or 11, Outputs Unloaded		17	22	mA

### Table 4C. LVCMOS/LVTTL DC Characteristics,

VDD =  $3.3V\pm5\%$  or  $2.5V\pm5\%$ , VDDO (≤VDD) =  $3.3V\pm5\%$  or  $2.5V\pm5\%$  or  $1.8V\pm0.2V$  or  $1.5V\pm0.15V$ , T<sub>A</sub> = -40°C to 85°C or T<sub>B</sub> = -40°C to 105°C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
V <sub>IH</sub> V <sub>IL</sub> I <sub>IH</sub>	Input High V/c	ltaga	V <sub>DD</sub> = 3.3V±5%	2		V <sub>DD</sub> +0.3	V
	Input High Vo	mage	V <sub>DD</sub> = 2.5V±5%	1.7		V <sub>DD</sub> +0.3	V
V		ltaga	V <sub>DD</sub> = 3.3V±5%	-0.3		0.8	V
VIL	Input Low Voltage		V <sub>DD</sub> = 2.5V±5%	-0.3		0.7	V
I <sub>IH</sub>	Input High Current	OE, SEL[1:0]	V <sub>DD</sub> = V <sub>IN</sub> = 3.465V			150	μA
I <sub>IL</sub>	Input Low Current	OE, SEL[1:0]	V <sub>DD</sub> = 3.465V, V <sub>IN</sub> = 0V	-5			μA
	Output High	Voltage	V <sub>DDO</sub> = 3.3V±5%, I <sub>OH</sub> = -12mA	2.6			V
V		C C	V <sub>DDO</sub> = 2.5V±5%, I <sub>OH</sub> = -8mA	1.8			V
I <sub>IH</sub> I <sub>IL</sub> V <sub>OH</sub>			V <sub>DDO</sub> = 1.8V±0.2V, I <sub>OH</sub> = -2mA	1.2			V
			V <sub>DDO</sub> = 1.5V±0.15V, I <sub>OH</sub> = -2mA	0.95			V
			V <sub>DDO</sub> = 3.3V±5%, I <sub>OL</sub> = 12mA			0.5	V
V	Output Low V	(altaga	V <sub>DDO</sub> = 2.5V±5%, I <sub>OL</sub> = 8mA			0.5	V
VOL	Output Low V	onage	V <sub>DDO</sub> = 1.8V±0.2V, I <sub>OL</sub> = 2mA			0.4	V
			V <sub>DDO</sub> = 1.5V±0.15V, I <sub>OL</sub> = 2mA			0.35	V

### Table 4D. Differential DC Characteristics,

VDD =  $3.3V\pm5\%$  or  $2.5V\pm5\%$ , VDDO (≤VDD) =  $3.3V\pm5\%$  or  $2.5V\pm5\%$  or  $1.8V\pm0.2V$  or  $1.5V\pm0.15V$ , T<sub>A</sub> = -40°C to 85°C or T<sub>B</sub> = -40°C to 105°C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
IIH	Input High Current	CLK[0:1], nCLK[0:1]	V <sub>DD</sub> = V <sub>IN</sub> = 3.465V or 2.625V			150	μA
		CLK[0:1]	V <sub>DD</sub> = 3.465V or 2.625V, V <sub>IN</sub> = 0V	-5			μA
IIL	Current	nCLK[0:1]	V <sub>DD</sub> = 3.465V or 2.625V,V <sub>IN</sub> = 0V	-150			μA
V <sub>PP</sub>	Peak-to-Peak	Input Voltage <sup>[a]</sup>		0.15		1.3	V
V <sub>CMR</sub>	Common Mod [a], [b]	e Input Voltage		0.5		V <sub>DD</sub> – 0.85	V

[a]  $~V_{IL}$  should not be less than -0.3V and  $V_{IH}$  should not be greater than  $V_{DD.}$ 

[b] Common mode voltage is defined at the crosspoint.

### Table 5. Crystal Characteristics<sup>[a]</sup>

Parameter	Test Conditions	Minimum	Typical	Maximum	Units
Mode of Oscillation			Fundamental		
Frequency		8		50	MHz
Equivalent Series Resistance (ESR)				50	Ω
Shunt Capacitance				7	pF
Load Capacitance (CL)			12	18	pF

[a] To insure crystal accuracy, the use of external tuning capacitors is required.

## **AC Electrical Characteristics**

### Table 6. AC Characteristics,

 $VDD = 3.3V \pm 5\% \text{ or } 2.5V \pm 5\%, \text{ VDDO } (\leq VDD) = 3.3V \pm 5\% \text{ or } 2.5V \pm 5\% \text{ or } 1.8V \pm 0.2V \text{ or } 1.5V \pm 0.15V, T_A = -40^{\circ}\text{C to } 85^{\circ}\text{C}^{[a][b]} \text{ or } T_B = -40^{\circ}\text{C to } 105^{\circ}\text{C}$ 

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
£	Output Eroguepov	Using External Crystal		8		50	MHz
fout	Output Frequency	Using External Clock Source				200	MHz
ΔV/ΔΤ	Input Edge Rate	Input Clock from CLK0, nCLK0, CLK1, nCLK1	20% - 80%		2		V/ns
				1.5		2.5	ns
+	Propagation Delay <sup>[c]</sup>		V <sub>DDO</sub> = 2.5V ± 5%	1.8		2.7	ns
PD	Flopagation Delay.		V <sub>DDO</sub> = 1.8V ± 0.2V	1.8		3.8	ns
			V <sub>DDO</sub> = 1.5V ± 0.15V	2.5		4.6	ns
			V <sub>DDO</sub> = 3.3V ± 5%		40	70	ps
tek(a)	Output Skew <sup>[d], [e]</sup>		V <sub>DDO</sub> = 2.5V ± 5%		45	85	ps
13K(U)					55	110	ps
			V <sub>DDO</sub> = 1.5V ± 0.15V		63	120	ps
	Buffer Additive Phase Jitter <sup>[f]</sup> refer to Additive Phase Jitter Section;		V <sub>DDO</sub> = 3.3V ± 5%		22		fs
tjit		Input Clock from CLK0, nCLK0 or CLK1, nCLK1	V <sub>DDO</sub> = 2.5V ± 5%		17		fs
	f <sub>OUT</sub> = 156.25MHz, Integration Range:		V <sub>DDO</sub> = 1.8V ± 0.2V		55		fs
	12kHz - 20MHz		V <sub>DDO</sub> = 1.5V ± 0.15V		103		fs
		Input Clock from CLK0, nCLK0, CLK1, nCLK1 at125MHz	10kHz Offset		-129		dBC/Hz
			100kHz Offset		-142		dBC/Hz
NF	Noise Floor <sup>[g]</sup>		1MHz Offset		-158		dBC/Hz
			10MHz Offset		-160		dBC/Hz
PD Sk(o)			20MHz Offset		-160		dBC/Hz
			V <sub>DDO</sub> = 3.3V ± 5%		138		fs
tiit(Q)	RMS Phase Jitter	Input Clock from Crystal 25MHz;	V <sub>DDO</sub> = 2.5V ± 5%		134		fs
ιji(Ø)	TIMO T Hase siller	12kHz - 5MHz	$V_{DDO} = 1.8V \pm 0.2V$		140		fs
			V <sub>DDO</sub> = 1.5V ± 0.15V		157		fs
			100Hz Offset		-113		dBC/Hz
			1kHz Offset		-143		dBC/Hz
NE	Noise Floor	Input Clock from	10kHz Offset		-157		dBC/Hz
		Crystal 25MHz	100kHz Offset		-162		dBC/Hz
			1MHz Offset		-163		dBC/Hz
			5MHz Offset		-163		dBC/Hz
		V <sub>DDO</sub> = 3.3V ± 5%	20% to 80%			700	ps
t_ / t_	Output	V <sub>DDO</sub> = 2.5V ± 5%	20% to 80%			650	ps
ዣ '	Rise/Fall Time	$V_{DDO} = 1.8V \pm 0.2V$	20% to 80%			605	ps
		V <sub>DDO</sub> = 1.5V ± 0.15V	20% to 80%			675	ps

### Table 6. AC Characteristics,

VDD =  $3.3V\pm5\%$  or  $2.5V\pm5\%$ , VDDO (≤VDD) =  $3.3V\pm5\%$  or  $2.5V\pm5\%$  or  $1.8V\pm0.2V$  or  $1.5V\pm0.15V$ , T<sub>A</sub> =  $-40^{\circ}$ C to  $85^{\circ}$ C<sup>[a][b]</sup> or T<sub>B</sub> =  $-40^{\circ}$ C to  $105^{\circ}$ C

Symbol	Parameter         Output Duty Cycle         Output Stabilization Time		Test Conditions	Minimum 45 5	Typical 18	Maximum           55           30	Units % ms
odc			50% input Duty Cycle at 125MHz				
T <sub>stab</sub>			Measure from V <sub>DD_min</sub> to the first rising edge of output See Figure 1				
t <sub>EN</sub>	Output Enable Time <sup>[h]</sup>	OE			2 - 3		cycles
t <sub>DIS</sub>	Output Disable Time <sup>[h]</sup>	OE			2 - 3		cycles
MUX_ISOLATION	MUX Isolation <sup>[h]</sup>		at 125MHz		90		dB

[a] Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500 lfpm. The device will meet specifications after thermal equilibrium has been reached under these conditions.

[b] All parameters measured at  $f \leq f_{OUT}$  unless noted otherwise.

[c] Measured from the differential input crossing point to  $V_{DDO}$  /2 of the output.

[d] Defined as skew between outputs at the same supply voltage and with equal load conditions. Measured at V<sub>DDO</sub> /2.

[e] This parameter is defined in accordance with JEDEC Standard 65.

[f] Input source is IDT 8T49NS010.

[g]  $f_{IN} = f_{OUT} = 125MHz$ ,  $V_{DD} = V_{DDO} = 3.3V$ .

[h] These parameters are guaranteed by characterization. Not tested in production.





Figure 1. Stabilization Time (T<sub>stab</sub>)


## **Additive Phase Jitter**

The spectral purity in a band at a specific offset from the fundamental compared to the power of the fundamental is called the *dBc Phase Noise.* This value is normally expressed using a Phase noise plot and is most often the specified plot in many applications. Phase noise is defined as the ratio of the noise power present in a 1Hz band at a specified offset from the fundamental frequency to the power value of the fundamental. This ratio is expressed in decibels (dBm) or a ratio of the power in the 1Hz band to the power in the fundamental. When the required offset is specified, the phase noise is called a *dBc* value, which simply means dBm at a specified offset from the fundamental. By investigating jitter in the frequency domain, we get a better understanding of its effects on the desired application over the entire time record of the signal. It is mathematically possible to calculate an expected bit error rate given a phase noise plot.



As with most timing specifications, phase noise measurements have issues relating to the limitations of the measurement equipment. The noise floor of the equipment can be higher or lower than the noise floor of the device. Additive phase noise is dependent on both the noise floor of the input source and measurement equipment.

The additive phase jitter for this device was measured using an IDT Clock Driver 8T49NS010 as an input source and Agilent E5052 phase noise analyzer.



## Typical Phase Noise at 25MHz (3.3V) with 25MHz Crystal Input

Offset Frequency (Hz)

## **Applications Information**

## **Recommendations for Unused Input and Output Pins**

### Inputs

### CLK/nCLK Inputs

For applications not requiring the use of the differential input, both CLK and nCLK can be left floating. Though not required, but for additional protection, a  $1k\Omega$  resistor can be tied from CLK to ground.

### Crystal Inputs

For applications not requiring the use of the crystal oscillator input, both XTAL\_IN and XTAL\_OUT can be left floating. Though not required, but for additional protection, a  $1k\Omega$  resistor can be tied from XTAL\_IN to ground.

### **LVCMOS Control Pins**

All control pins have internal pulldowns; additional resistance is not required but can be added for additional protection. A 1k $\Omega$  resistor can be used.


## Outputs

### **LVCMOS Outputs**

All unused LVCMOS outputs can be left floating. IDT recommends that there be no trace attached.

## Wiring the Differential Input to Accept Single-Ended Levels

*Figure 2* shows how a differential input can be wired to accept single ended levels. The reference voltage  $V_1 = V_{DD}/2$  is generated by the bias resistors R1 and R2. The bypass capacitor (C1) is used to help filter noise on the DC bias. This bias circuit should be located as close to the input pin as possible. The ratio of R1 and R2 might need to be adjusted to position the  $V_1$  in the center of the input voltage swing. For example, if the input clock is driven from a single-ended 2.5V LVCMOS driver and the DC offset (or swing center) of this signal is 1.25V, the R1 and R2 values should be adjusted to set the  $V_1$  at 1.25V. The values below are for when both the single ended swing and  $V_{DD}$  are at the same voltage. This configuration requires that the sum of the output impedance of the driver (R0) and the series resistance (Rs) equals the transmission line impedance. In addition, matched termination at the input will attenuate the signal in half. This can be done in one of two ways. First, R3 and R4 in parallel should equal the transmission line impedance. For most 50 $\Omega$  applications, R3 and R4 can be 100 $\Omega$ . The values of the resistors can be increased to reduce the loading for slower and weaker LVCMOS driver. When using single-ended signaling, the noise rejection benefits of differential signaling are reduced. Even though the differential input can handle full rail LVCMOS signaling, it is recommended that the amplitude be reduced while maintaining an edge rate faster than 1V/ns. The datasheet specifies a lower differential amplitude, however this only applies to differential signals. For single-ended applications, the swing can be larger, however  $V_{IL}$  cannot be less than -0.3V and  $V_{IH}$  cannot be more than  $V_{DD}$  +0.3V. Though some of the recommended components might not be used, the pads should be placed in the layout. They can be utilized for debugging purposes. The datasheet specifications are characterized and guaranteed by using a differential signal.





## **Crystal Input Interface**

The 8L30110 has been characterized with 12pF parallel resonant crystals. The capacitor values, C1 and C2, shown in *Figure 3* below were determined using a 12pF parallel resonant crystal and were chosen to minimize the ppm error. The optimum C1 and C2 values can be slightly adjusted for different board layouts.




Figure 3. Crystal Input Interface

## **Overdriving the XTAL Interface**

The XTAL\_IN input can be overdriven by an LVCMOS driver or by one side of a differential driver through an AC coupling capacitor. The XTAL\_OUT pin can be left floating. The amplitude of the input signal should be between 500mV and 1.8V and the slew rate should not be less than 0.2V/ns. For 3.3V LVCMOS inputs, the amplitude must be reduced from full swing to at least half the swing in order to prevent signal interference with the power rail and to reduce internal noise. *Figure 4A* shows an example of the interface diagram for a high speed 3.3V LVCMOS driver. This configuration requires that the sum of the output impedance of the driver (Ro) and the series resistance (Rs) equals the transmission line impedance. In addition, matched termination at the crystal input will attenuate the signal in half. This can be done in one of two ways. First, R1 and R2 in parallel should equal the transmission line impedance. For most 50 $\Omega$  applications, R1 and R2 can be 100 $\Omega$ . This can also be accomplished by removing R1 and changing R2 to 50 $\Omega$ . The values of the resistors can be increased to reduce the loading for a slower and weaker LVCMOS driver. *Figure 4B* shows an example of the interface diagram for an LVPECL driver. This is a standard LVPECL termination with one side of the driver feeding the XTAL\_IN input. It is recommended that all components in the schematics be placed in the layout. Though some components might not be used, they can be utilized for debugging purposes. The datasheet specifications are characterized and guaranteed by using a quartz crystal as the input.




Figure 4A. General Diagram for LVCMOS Driver to XTAL Input Interface





Figure 4B. General Diagram for LVPECL Driver to XTAL Input Interface

## 3.3V Differential Clock Input Interface

The CLK /nCLK accepts LVDS, LVPECL, HCSL and other differential signals. Both signals must meet the  $V_{PP}$  and  $V_{CMR}$  input requirements. *Figures 5A to 5D* show interface examples for the CLK /nCLK input with built-in 50 $\Omega$  terminations driven by the most common driver types. The input interfaces suggested here are examples only. If the driver is from another vendor, use their termination recommendation. Please consult with the vendor of the driver component to confirm the driver termination requirements.








Figure 5C. CLK/nCLK Input Driven by a 3.3V HCSL Driver

## 2.5V Differential Clock Input Interface

3.3V  $Z_{0} = 50\Omega$  CLK CLK CLK CLK CLK Differential Input  $T_{0}$   $T_$ 






Figure 5D. CLK/nCLK Input Driven by a 3.3V LVDS Driver

CLKx/nCLKx accepts LVDS, LVPECL, HCSL and other differential signals show interface examples for the CLK /nCLK input with built-in  $50\Omega$  terminations driven by the most common driver types. The input interfaces suggested here are examples only. If the driver is from another vendor, use their termination recommendation. Please consult with the vendor of the driver component to confirm the driver termination requirements.




Figure 6A. CLKx/nCLKx Input Driven by a 2.5V LVPECL Driver




Figure 6C. CLKx/nCLKx Input Driven by a 2.5V HCSL Driver




Figure 6B. CLKx/nCLKx Input Driven by a 2.5V LVPECL Driver




Figure 6D. CLKx/nCLKx Input Driven by a 2.5V LVDS Driver

## **VFQFN EPAD Thermal Release Path**

In order to maximize both the removal of heat from the package and the electrical performance, a land pattern must be incorporated on the Printed Circuit Board (PCB) within the footprint of the package corresponding to the exposed metal pad or exposed heat slug on the package, as shown in *Figure 7*. The solderable area on the PCB, as defined by the solder mask, should be at least the same size/shape as the exposed pad/slug area on the package to maximize the thermal/electrical performance. Sufficient clearance should be designed on the PCB between the outer edges of the land pattern and the inner edges of pad pattern for the leads to avoid any shorts.

While the land pattern on the PCB provides a means of heat transfer and electrical grounding from the package to the board through a solder joint, thermal vias are necessary to effectively conduct from the surface of the PCB to the ground plane(s). The land pattern must be connected to ground through these vias. The

vias act as "heat pipes". The number of vias (i.e. "heat pipes") are application specific and dependent upon the package power dissipation as well as electrical conductivity requirements. Thus, thermal and electrical analysis and/or testing are recommended to determine the minimum number needed. Maximum thermal and electrical performance is achieved when an array of vias is incorporated in the land pattern. It is recommended to use as many vias connected to ground as possible. It is also recommended that the via diameter should be 12 to 13mils (0.30 to 0.33mm) with 1oz copper via barrel plating. This is desirable to avoid any solder wicking inside the via during the soldering process which may result in voids in solder between the exposed pad/slug and the thermal land. Precautions should be taken to eliminate any solder voids between the exposed heat slug and the land pattern. Note: These recommendations are to be used as a guideline only. For further information, please refer to the Application Note on the Surface Mount Assembly of Amkor's Thermally/ Electrically Enhance Leadframe Base Package, Amkor Technology.




Figure 7. P.C. Assembly for Exposed Pad Thermal Release Path – Side View (drawing not to scale)

## **Power Considerations**

This section provides information on power dissipation and junction temperature for the 8L30110. Equations and example calculations are also provided.

#### 1. Power Dissipation.

The total power dissipation for the 8L30110 is the sum of the core power plus the power dissipation in the load(s). The following is the power dissipation for  $V_{DD}$  = 3.3V + 5% = 3.465V, which gives worst case results.

#### **Total Static Power:**

Power (core)<sub>MAX</sub> =  $V_{DD_MAX} * I_{DD}$  = 3.465V \* 22mA = **76.23mW** 

#### Dynamic Power Dissipation at F<sub>OUT</sub> (200MHz)

Total Power ( $F_{OUT\_MAX}$ ) = [( $C_{PD} * N$ ) \* Frequency \* ( $V_{DDO}$ )<sup>2</sup>] = [(9.5pF \*10) \* 200MHz \* (3.465V)<sup>2</sup>] = **228mW** N = number of outputs

#### **Total Power**

= Static Power + Dynamic Power Dissipation= 76.23mW + 228mW= 304.23mW

## RENESAS

#### 2. Junction Temperature.

Junction temperature, Tj, is the temperature at the junction of the bond wire and bond pad, and directly affects the reliability of the device. The maximum recommended junction temperature is 125°C. Limiting the internal transistor junction temperature, Tj, to 125°C ensures that the bond wire and bond pad temperature remains below 125°C.

The equation for Tj is as follows: Tj =  $\theta_{JA}$  \* Pd\_total + T<sub>A</sub>

Tj = Junction Temperature

 $\theta_{JA}$  = Junction-to-Ambient Thermal Resistance

Pd\_total = Total Device Power Dissipation (example calculation is in section 1 above)

T<sub>A</sub> = Ambient Temperature

In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance  $\theta_{JA}$  must be used. Assuming no air flow and a multi-layer board, the appropriate value is 35.23°C/W per Table 7 below. Therefore, Tj for an ambient temperature of 85°C with all outputs switching is:

85°C + 0.304 \* 35.23°C/W = 95.7°C. This is below the limit of 125°C.

This calculation is only an example. Tj will obviously vary depending on the number of loaded outputs, supply voltage, air flow and the type of board (multi-layer).

#### Table 7. Thermal Resistance for 32-VFQFN, Forced Convection

Thermal Parameters by Velocity <sup>[a]</sup>			
Meters per Second	0 m/s	1 m/s	2 m/s
$\theta_{JA}$ (Junction to Ambient)	35.23°C/W	31.6°C/W	30.0°C/W
$\theta_{JB}$ (Junction to Board)	1.5°C/W		
$\theta_{JC}$ (Junction to Case)	28.4°C/W		

[a] Multi-Layer PCB, JEDEC Standard Test Boards

### **Transistor Count**


The transistor count for 8L30110 is: 1628

## **Case Temperature Considerations**

This device supports applications in a natural convection environment which does not have any thermal conductivity through ambient air. The printed circuit board (PCB) is typically in a sealed enclosure without any natural or forced air flow and is kept at or below a specific temperature. The device package design incorporates an exposed pad (ePad) with enhanced thermal parameters which is soldered to the PCB where most of the heat escapes from the bottom exposed pad. For this type of application, it is recommended to use the junction-to-board thermal characterization parameter  $\Psi_{JB}$  (Psi-JB) to calculate the junction temperature (T<sub>J</sub>) and ensure it does not exceed the maximum allowed junction temperature in the Absolute Maximum Rating table.

The junction-to-board thermal characterization parameter,  $\Psi_{JB}$ , is calculated using the following equation:

- $T_J = T_B + \Psi_{JB} \times P_d$ , where
- T<sub>J</sub> = Junction temperature at steady state condition in (°C).
- T<sub>B</sub> = Board or case temperature (Bottom) at steady state condition in (<sup>o</sup>C).
- Ψ<sub>JB</sub> = Thermal characterization parameter to report the difference between junction temperature and the temperature of the board measured at the top surface of the board.
- P<sub>d</sub> = power dissipation (W) in desired operating configuration.



The ePad provides a low thermal resistance path for heat transfer to the PCB and represents the key pathway to transfer heat away from the IC to the PCB. It's critical that the connection of the exposed pad to the PCB is properly constructed to maintain the desired IC bottom case temperature ( $T_{CB}$ ). A good connection ensures that temperature at the exposed pad ( $T_{CB}$ ) and the board temperature ( $T_B$ ) are relatively the same. An improper connection can lead to increased junction temperature, increased power consumption and decreased electrical performance. In addition, there could be long-term reliability issues and increased failure rate.

Example Calculation for Junction Temperature (T<sub>J</sub>): T<sub>J</sub> = T<sub>B</sub> +  $\Psi_{JB}$  x P<sub>d</sub>

Package type:	32-VFQFN		
Body size:	5  imes 5mm		
ePad size:	3.3  imes 3.3 mm		
Thermal via:	$3 \times 3$ matrix		
$\Psi_{JB}$	1.5C/W		
Τ <sub>B</sub>	105°C		
P <sub>d</sub>	0.304W		

For the variables above, the junction temperature is equal to 105.5°C. Since this is below the maximum junction temperature of 125°C, there are no long term reliability concerns. In addition, since the junction temperature at which the device was characterized using forced convection is 95.7°C, this device can function without the degradation of the specified AC or DC parameters.

## Package Outline Drawings

The package outline drawings are located at the end of this document. The package information is the most current data available.

## **Ordering Information**

Part/Order Number	Marking	Package	Shipping Packaging	Temperature
8L30110NLGI	IDT8L30110NLGI	Lead-Free, 32-Lead VFQFN	Tray	-40°C to 85°C
8L30110NLGI8	IDT8L30110NLGI	Lead-Free, 32-Lead VFQFN	Tape & Reel	-40°C to 85°C


## **Revision History**

Revision Date	Description of Change
April 11, 2018	Initial release.



# 32-VFQFPN, Package Outline Drawing 5.0 x 5.0 x 0.90 mm Body, Epad 3.15 x 3.15 mm.

NLG32P1, PSC-4171-01, Rev 02, Page 1




© Integrated Device Technology, Inc.



## 32-VFQFPN, Package Outline Drawing

5.0 x 5.0 x 0.90 mm Body, Epad 3.15 x 3.15 mm. NLG32P1, PSC-4171-01, Rev 02, Page 2



### RECOMMENDED LAND PATTERN DIMENSION

- 1. ALL DIMENSIONS ARE IN MM. ANGLES IN DEGREES. 2. TOP DOWN VIEW. AS VIEWED ON PCB.
- 3. LAND PATTERN RECOMMENDATION PER IPC-7351B GENERIC REQUIREMENT FOR SURFACE MOUNT DESIGN AND LAND PATTERN.

Package Revision History			
Date Created	Rev No.	Description	
April 12, 2018	Rev 02	New Format	
Feb 8, 2016	Rev 01	Added "k: Value	

© Integrated Device Technology, Inc.

#### IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Rev.1.0 Mar 2020)

#### **Corporate Headquarters**

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

#### **Trademarks**

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

#### **Contact Information**

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit: www.renesas.com/contact/

## **Mouser Electronics**

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Renesas Electronics: 8L30110NLGI8 8L30110NLGI