


# GENERAL DESCRIPTION

The 84314 is a general purpose quad output frequency synthesizer and a member of the family of High Performance Clock Solutions from IDT. When the device uses parallel loading, the M bits are programmable and the output divider is hard-wired for divide by 2 thus providing a frequency range of 125MHz to 350MHz. In serial programming mode, the M bits are programmable and the output divider can be set for either divide by 2 or divide by 4, providing a frequency range of 62.5MHz to 350MHz. The low cycle-cycle jitter and broad frequency range of the 84314 make it an ideal clock generator for a variety of demanding applications which require high performance.


# **F**EATURES

- · Fully integrated PLL
- 4 differential 3.3V or 2.5V LVPECL outputs
- Selectable crystal oscillator interface or LVCMOS TEST\_CLK input
- Output frequency range: 62.5MHz to 350MHz
- VCO range: 250MHz to 700MHz
- Parallel interface for programming counter and output dividers during power-up
- · Serial 3 wire interface
- Cycle-to-cycle jitter: 23ps (typical)
- Output skew: 16ps (typical)
- Output duty cycle: 49% < odc < 51%, fout ≤ 125MHz
- Full 3.3V or mixed 3.3V core, 2.5V operating supply
- 0°C to 85°C ambient operating temperature
- Lead-Free package available

# **BLOCK DIAGRAM**



# PIN ASSIGNMENT



32-Lead LQFP
7mm x 7mm x 1.4mm package body
Y Package
Top View



#### FUNCTIONAL DESCRIPTION

NOTE: The functional description that follows describes operation using a 16MHz crystal. Valid PLL loop divider values for different crystal or input frequencies are defined in the Input Frequency Characteristics, Table 5, NOTE 1.

The 84314 features a fully integrated PLL and therefore requires no external components for setting the loop bandwidth. A parallel-resonant, fundamental crystal is used as the input to the on-chip oscillator. The output of the oscillator is divided by 16 prior to the phase detector. With a 16MHz crystal, this provides a 1MHz reference frequency. The VCO of the PLL operates over a range of 250MHz to 700MHz. The output of the M divider is also applied to the phase detector.

The phase detector and the M divider force the VCO output frequency to be 2M times the reference frequency by adjusting the VCO control voltage. Note that for some values of M (either too high or too low), the PLL will not achieve lock. The output of the VCO is scaled by a divider prior to being sent to each of the LVPECL output buffers. The divider provides a 50% output duty cycle.

The programmable features of the 84314 support two input modes to program the M divider. The two input operational modes are parallel and serial. *Figure 1* shows the timing diagram for each mode. In parallel mode, the nP\_LOAD input is initially LOW. The data on inputs M0 through M8 is passed directly to the M divider. On the LOW-to-HIGH transition of

the nP\_LOAD input, the data is latched and the M divider remains loaded until the next LOW transition on nP\_LOAD or until a serial event occurs. As a result, the M bits can be hardwired to set the M divider to a specific default state that will automatically occur during power-up. In parallel mode, the N output divider is set to 2. In serial mode, the N output divider can be set for either ÷2 or ÷4. The relationship between the VCO frequency, the crystal frequency and the M divider is defined as follows:

$$fVCO = \frac{fxtal}{16} \times 2M$$

The M value and the required values of M0 through M8 are shown in Table 3B, Programmable VCO Frequency Function Table. Valid M values for which the PLL will achieve lock for a 16MHz reference are defined as  $125 \le M \le 350$ . The frequency out is defined as follows: fout = fVCO x  $1 = fxtal \times 2M \times 1$ 

Serial operation occurs when nP\_LOAD is HIGH and S\_LOAD is LOW. The shift register is loaded by sampling the S\_DATA bits with the rising edge of S\_CLOCK. The contents of the shift register are loaded into the M divider and N output divider when S\_LOAD transitions from LOW-to-HIGH. The M divide and N output divide values are latched on the HIGH-to-LOW transition of S\_LOAD. If S\_LOAD is held HIGH, data at the S\_DATA input is passed directly to the M divider and N output divider on each rising edge of S\_CLOCK.




FIGURE 1. PARALLEL & SERIAL LOAD OPERATIONS

TABLE 1. N OUTPUT DIVIDER FUNCTION TABLE (SERIAL LOAD)

N Logic Value	Output Divide
0	÷2
1	÷4

\*NOTE: The NULL timing slot must be observed.

\*\*NOTE: "N" can only be controlled through serial loading.



TABLE 2. PIN DESCRIPTIONS

Number	Name	Т	уре	Description
1, 2, 3, 4, 29, 30, 31, 32	M4, M5, M6, M7, M0, M1, M2, M3	Input	Pulldown	M divider inputs. Data latched on LOW-to-HIGH transition of nP_LOAD input. LVCMOS / LVTTL interface levels.
5	M8	Input	Pullup	·
6	V <sub>EE</sub>	Power		Negative supply pin.
7	V <sub>cc</sub>	Power		Core power supply pin.
8, 17	V <sub>cco</sub>	Power		Output supply pins.
9, 10	Q0, nQ0	Output		Differential output for the synthesizer. LVPECL interface levels.
11, 12	Q1, nQ1	Output		Differential output for the synthesizer. LVPECL interface levels.
13, 14	Q2, nQ2	Output		Differential output for the synthesizer. LVPECL interface levels.
15, 16	Q3, nQ3	Output		Differential output for the synthesizer. LVPECL interface levels.
18	MR	Input	Pulldown	Active High Master Reset. When logic HIGH, the internal dividers are reset causing the true outputs Qx to go low and the inverted outputs nQx to go high. When logic LOW, the internal dividers and the outputs are enabled. Assertion of MR does not affect loaded M values. LVCMOS / LVTTL interface levels.
19	S_CLOCK	Input	Pulldown	Clocks in serial data present at S_DATA input into the shift register on the rising edge of S_CLOCK. LVCMOS / LVTTL interface levels.
20	S_DATA	Input	Pulldown	Shift register serial input. Data sampled on the rising edge of S_CLOCK. LVCMOS / LVTTL interface levels.
21	S_LOAD	Input	Pulldown	Controls transition of data from shift register into the dividers. LVC-MOS / LVTTL interface levels.
22	V <sub>CCA</sub>	Power		Analog supply pin.
23	XTAL_SEL	Input	Pullup	Selects between the crystal oscillator or test clock as the PLL reference source. Selects XTAL inputs when HIGH. Selects TEST_CLK when LOW. LVCMOS / LVTTL interface levels.
24	TEST_CLK	Input	Pulldown	Test clock input. LVCMOS interface levels.
25, 26	XTAL1, XTAL2	Input		Crystal oscillator interface. XTAL1 is the input. XTAL2 is the output.
27	nP_LOAD	Input	Pulldown	Parallel load input. Determines when data present at M8:M0 is loaded into the M divider. LVCMOS / LVTTL interface levels.
28	VCO_SEL	Input	Pullup	Determines whether synthesizer is in PLL or bypass mode. LVCMOS / LVTTL interface levels.

NOTE: Pullup and Pulldown refer to internal input resistors. See Table 2, Pin Characteristics, for typical values.

Table 3. Pin Characteristics

Symbol	Parameter Test Conditions Min		Minimum	Typical	Maximum	Units
C <sub>IN</sub>	Input Capacitance			4		pF
R <sub>PULLUP</sub>	Input Pullup Resistor			51		ΚΩ
R <sub>PULLDOWN</sub>	Input Pulldown Resistor			51		ΚΩ



TABLE 4A. PARALLEL AND SERIAL MODE FUNCTION TABLE

			Inputs			Conditions		
MR	nP_LOAD	М	S_LOAD	S_CLOCK	S_DATA	Conditions		
Н	Х	Х	Х	Х	Х	Reset. Forces outputs LOW.		
L	L	Data	Х	Х	Х	Data on M inputs passed directly to the M divider.		
L	1	Data	L	Х	Х	Data is latched into input registers and remains loade until next LOW transition or until a serial event occurs.		
L	Н	Х	L	1	Data	Serial input mode. Shift register is loaded with data on S_DATA on each rising edge of S_CLOCK.		
L	Н	Х	1	L	Data	Contents of the shift register are passed to the M divider and N output divider.		
L	Н	Х	<b>\</b>	L	Data	M divider and N output divider values are latched.		
L	Н	Х	L	Х	Х	Parallel or serial input do not affect shift registers.		
L	Н	Х	Н	1	Data	S_DATA passed directly to M divider as it is clocked.		

NOTE: L = LOW

H = HIGH

X = Don't care

↑ = Rising edge transition

 $\downarrow$  = Falling edge transition

TABLE 4B. PROGRAMMABLE VCO FREQUENCY FUNCTION TABLE (NOTE 1)

VCO Frequency	M Divide	256	128	64	32	16	8	4	2	1
(MHz)	IVI DIVIGE	M8	M7	M6	M5	M4	МЗ	M2	M1	MO
250	125	0	0	1	1	1	1	1	0	1
252	126	0	0	1	1	1	1	1	1	0
254	127	0	0	1	1	1	1	1	1	1
256	128	0	1	0	0	0	0	0	0	0
•	•	•	•	•	•	•	•	•	•	•
•	•	•	•	•	•	•	•	•	•	•
696	348	1	0	1	0	1	1	1	0	0
698	349	1	0	1	0	1	1	1	0	1
700	350	1	0	1	0	1	1	1	1	0

NOTE 1: These M divide values and the resulting frequencies correspond to crystal or TEST\_CLK input frequency of 16MHz.

TABLE 4C. PROGRAMMABLE OUTPUT DIVIDER FUNCTION TABLE (SERIAL PROGRAMMING MODE ONLY)

Inp	out	Output Frequency (MHz)			
N Logio	N Divide	Qx, nQx			
N Logic	N DIVIGE	Minimum	Maximum		
0	2	125	350		
1	4	62.5	175		



#### ABSOLUTE MAXIMUM RATINGS

Supply Voltage, V<sub>CC</sub> 4.6V

Inputs,  $V_1$  -0.5V to  $V_{cc}$  + 0.5 V

Outputs, Io

Continuous Current 50mA Surge Current 100mA

Package Thermal Impedance,  $\theta_{JA}$  47.9°C/W (0 Ifpm) Storage Temperature,  $T_{STG}$  -65°C to 150°C NOTE: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the *DC Characteristics* or *AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

 $\textbf{TABLE 5A. Power Supply DC Characteristics, } V_{\text{CC}} = V_{\text{CCA}} = 3.3 \text{V} \pm 5\%, V_{\text{CCO}} = 3.3 \text{V} \pm 5\% \text{ or } 2.5 \text{V} \pm 5\%, T_{\text{A}} = 0^{\circ}\text{C to } 85^{\circ}\text{C}$ 

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V <sub>cc</sub>	Core Supply Voltage		3.135	3.3	3.465	V
V <sub>CCA</sub>	Analog Supply Voltage		3.135	3.3	3.465	V
	Outrot Oursels Welters		3.135	3.3	3.465	V
V <sub>cco</sub>	Output Supply Voltage		2.375	2.5	2.625	V
I <sub>EE</sub>	Power Supply Current				150	mA
I <sub>CCA</sub>	Analog Supply Current				17	mA

 $\textbf{TABLE 5B. LVCMOS/LVTTL DC Characteristics, V}_{\text{CC}} = V_{\text{CCA}} = 3.3 \text{V} \pm 5\%, V_{\text{CCO}} = 3.3 \text{V} \pm 5\% \text{ or } 2.5 \text{V} \pm 5\%, T_{\text{A}} = 0^{\circ}\text{C to } 85^{\circ}\text{C}$ 

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
		TEST_CLK; NOTE 1		2.35		V <sub>cc</sub> + 0.3	V
V <sub>IH</sub>	Input High Voltage	VCO_SEL, XTAL_SEL, nP_LOAD, MR, M0:M8, S_ LOAD, S_DATA, S_CLOCK		2		V <sub>cc</sub> + 0.3	V
		TEST_CLK; NOTE 1		-0.3		0.95	V
V <sub>IL</sub>	Input Low Voltage	VCO_SEL, XTAL_SEL, nP_LOAD, MR, M0:M8, S_ LOAD, S_DATA, S_CLOCK		-0.3		0.8	V
	Input	M0:M7, MR, nP_LOAD, S_ CLOCK, S_DATA, S_LOAD	$V_{CC} = V_{IN} = 3.465V$			150	μА
I' <sub>IH</sub>	High Current	M8, XTAL_SEL, VCO_SEL	$V_{CC} = V_{IN} = 3.465V$			5	μΑ
		TEST_CLK	$V_{CC} = V_{IN} = 3.465V$			200	μΑ
	Input Low Current	M0:M7, MR, nP_LOAD, S_ CLOCK, S_DATA, S_LOAD	$V_{CC} = 3.465V,$ $V_{IN} = 0V$	-5			μА
IL.		M8, XTAL_SEL, VCO_SEL	$V_{CC} = 3.465V,$ $V_{IN} = 0V$	-150			μА

NOTE:1 Characterized with 1ns input edge rate.



 $\textbf{TABLE 5C. LVPECL DC CHARACTERISTICS, V}_{\text{CC}} = V_{\text{CCA}} = 3.3 \text{V} \pm 5\%, V_{\text{CCO}} = 3.3 \text{V} \pm 5\% \text{ or } 2.5 \text{V} \pm 5\%, T_{\text{A}} = 0^{\circ}\text{C to } 85^{\circ}\text{C}$ 

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V <sub>OH</sub>	Output High Voltage; NOTE 1		V <sub>cco</sub> - 1.4		V <sub>cco</sub> - 0.9	V
V <sub>OL</sub>	Output Low Voltage; NOTE 1		V <sub>cco</sub> - 2.0		V <sub>cco</sub> - 1.7	V
V <sub>SWING</sub>	Peak-to-Peak Output Voltage Swing		0.6		1.0	V

NOTE 1: Outputs terminated with  $50\Omega$  to  $V_{cco}$  - 2V. See "Parameter Measurement Information" section, "3.3V Output Load Test Circuit".

Table 6. Input Frequency Characteristics,  $V_{\rm CC} = V_{\rm CCA} = V_{\rm CCO} = 3.3 V \pm 5\%$ , Ta = 0°C to 85°C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
		TEST_CLK; NOTE 1		10		40	MHz
f <sub>IN</sub>	Input Frequency	XTAL1, XTAL2; NOTE 1		12		40	MHz
		S_CLOCK				50	MHz

NOTE 1: For the input crystal and reference frequency range, the M value must be set for the VCO to operate within the 250MHz to 700MHz range. Using the minimum input frequency of 12MHz, valid values of M are  $167 \le M \le 466$ . Using the maximum frequency of 40MHz, valid values of M are  $50 \le M \le 140$ .

TABLE 7. CRYSTAL CHARACTERISTICS

Parameter	Test Conditions	Minimum	Typical	Maximum	Units
Mode of Oscillation		Fundamental			
Frequency		12		40	MHz
Equivalent Series Resistance (ESR)				50	Ω
Shunt Capacitance				7	pF



Table 8A. AC Characteristics,  $V_{CC} = V_{CCA} = V_{CCO} = 3.3V \pm 5\%$ , Ta = 0°C to 85°C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
F <sub>MAX</sub>	Output Frequ	iency				350	MHz
tjit(cc)	S_CLOCK to S_LOAD				23	35	ps
tjit(per)	Period Jitter,	RMS; NOTE 1				8	ps
tsk(o)					16	30	ps
$t_R/t_F$	Output Rise/	Fall Time	20% to 80%	200		700	ps
	Setup Time	M to nP_LOAD		5			ns
t <sub>s</sub>		S_DATA to S_CLOCK		5			ns
		S_CLOCK to S_LOAD		5			ns
		M to nP_LOAD		23 35 8 8 16 30 to 80% 200 700 5 5 5 5 5 5 5 5 5 125MHz 48 50 52	ns		
t <sub>H</sub>	Hold Time	S_DATA to S_CLOCK		5			ns
		S_CLOCK to S_LOAD		5			ns
			f <sub>out</sub> > 125MHz	48	50	52	%
odc	Output Duty	Сусіе	f <sub>out</sub> ≤ 125MHz	49	50	51	%
t <sub>LOCK</sub>	PLL Lock Tin	ne				1	ms

See Parameter Measurement Information section.

NOTE 1: Jitter performance using XTAL inputs.

NOTE 2: Defined as skew between outputs at the same supply voltage and with equal load conditions.

Measured at the output differential cross points.

NOTE 3: This parameter is defined in accordance with JEDEC Standard 65.

**Table 8B. AC Characteristics,**  $V_{CC} = V_{CCA} = 3.3V \pm 5\%$ ,  $V_{CCO} = 2.5V \pm 5\%$ , Ta = 0°C to 85°C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
F <sub>MAX</sub>	Output Frequency					350	MHz
tjit(cc)	Cycle-to-Cycle Jitter; NOTE 1, 3				23	35	ps
tjit(per)	Period Jitter, RMS; NOTE 1					7	ps
tsk(o)	Output Skew; NOTE 2, 3				16	35	ps
$t_R/t_F$	Output Rise/Fall Time		20% to 80%	200		700	ps
	Setup Time	M to nP_LOAD		5			ns
t <sub>s</sub>		S_DATA to S_CLOCK		5			ns
		S_CLOCK to S_LOAD		5			ns
	Hold Time	M to nP_LOAD		5			ns
t <sub>H</sub>		S_DATA to S_CLOCK		5			ns
		S_CLOCK to S_LOAD		5			ns
odc	Output Duty Cycle		f <sub>out</sub> > 125MHz	48	50	52	%
			f <sub>out</sub> ≤ 125MHz	49	50	51	%
t <sub>LOCK</sub>	PLL Lock Time					1	ms

See Parameter Measurement Information section.

NOTE 1: Jitter performance using XTAL inputs.


NOTE 2: Defined as skew between outputs at the same supply voltage and with equal load conditions.


Measured at the output differential cross points.

NOTE 3: This parameter is defined in accordance with JEDEC Standard 65.




# PARAMETER MEASUREMENT INFORMATION







### 3.3V CORE/3.3V OUTPUT LOAD AC TEST CIRCUIT




#### 3.3V CORE/2.5V OUTPUT LOAD AC TEST CIRCUIT




#### **OUTPUT SKEW**



### CYCLE-TO-CYCLE JITTER



#### PERIOD JITTER



### OUTPUT RISE/FALL TIME



# APPLICATION INFORMATION

#### Power Supply Filtering Techniques

As in any high speed analog circuitry, the power supply pins are vulnerable to random noise. The 84314 provides separate power supplies to isolate any high switching noise from the outputs to the internal PLL.  $V_{\rm CC},\,V_{\rm CCA},\,$  and  $V_{\rm CCO}$  should be individually connected to the power supply plane through vias, and bypass capacitors should be used for each pin. To achieve optimum jitter performance, power supply isolation is required. Figure 2 illustrates how a  $10\Omega$  resistor along with a  $10\mu F$  and a  $.01\mu F$  bypass capacitor should be connected to each  $V_{\rm CCA}$  pin.




FIGURE 2. POWER SUPPLY FILTERING

# **TERMINATION FOR 3.3V LVPECL OUTPUTS**

The clock layout topology shown below is a typical termination for LVPECL outputs. The two different layouts mentioned are recommended only as guidelines.

FOUT and nFOUT are low impedance follower outputs that generate ECL/LVPECL compatible outputs. Therefore, terminating resistors (DC current path to ground) or current sources must be used for functionality. These outputs are designed to

drive  $50\Omega$  transmission lines. Matched impedance techniques should be used to maximize operating frequency and minimize signal distortion. Figures 3A and 3B show two different layouts which are recommended only as guidelines. Other suitable clock layouts may exist and it would be recommended that the board designers simulate to guarantee compatibility across all printed circuit and clock component process variations.




FIGURE 3A. LVPECL OUTPUT TERMINATION




FIGURE 3B. LVPECL OUTPUT TERMINATION



#### TERMINATION FOR 2.5V LVPECL OUTPUT

Figure 4A and Figure 4B show examples of termination for 2.5V LVPECL driver. These terminations are equivalent to terminating  $50\Omega$  to  $V_{\rm CC}$  - 2V. For  $V_{\rm CC}$  = 2.5V, the  $V_{\rm CC}$  - 2V is very close to

ground level. The R3 in Figure 4A can be eliminated and the termination is shown in *Figure 4C*.




FIGURE 4A. 2.5V LVPECL DRIVER TERMINATION EXAMPLE




FIGURE 4B. 2.5V LVPECL DRIVER TERMINATION EXAMPLE





FIGURE 4C. 2.5V LVPECL TERMINATION EXAMPLE

#### **CRYSTAL INPUT INTERFACE**

The 84314 has been characterized with 18pF parallel resonant crystals. The capacitor values, C1 and C2, shown in *Figure 5* below were determined using a 25MHz, 18pF parallel resonant crystal and

were chosen to minimize the ppm error. The optimum C1 and C2 values can be slightly adjusted for different board layouts.





#### LAYOUT GUIDELINE

The schematic of the 84314 layout example used in this layout guideline is shown in *Figure 6A*. The 84314 recommended PCB board layout for this example is shown in *Figure 6B*. This layout example is used as a general guideline. The layout in the

actual system will depend on the selected component types, the density of the components, the density of the traces, and the stack up of the P.C. board.




FIGURE 6A. SCHEMATIC OF 3.3V/3.3V RECOMMENDED LAYOUT



The following component footprints are used in this layout example: All the resistors and capacitors are size 0603.

#### POWER AND GROUNDING

Place the decoupling capacitors C14 and C15 as close as possible to the power pins. If space allows, placing the decoupling capacitor at the component side is preferred. This can reduce unwanted inductance between the decoupling capacitor and the power pin generated by the via.

Maximize the pad size of the power (ground) at the decoupling capacitor. Maximize the number of vias between power (ground) and the pads. This can reduce the inductance between the power (ground) plane and the component power (ground) pins.

If  $V_{\rm CCA}$  shares the same power supply with  $V_{\rm CC}$ , insert the RC filter R7, C11, and C16 in between. Place this RC filter as close to the  $V_{\rm CCA}$  as possible.

#### **CLOCK TRACES AND TERMINATION**

The component placements, locations and orientations should be arranged to achieve the best clock signal quality. Poor clock signal quality can degrade the system performance or cause system failure. In the synchronous high-speed digital system, the clock signal is less tolerable to poor signal quality than other signals. Any ringing on the rising or falling edge or excessive ring back can cause system failure. The trace shape and the trace delay might be restricted by the available space on the board and the component location. While routing the traces, the clock signal traces should be routed first and should be locked prior to routing other signal traces.

- The traces with 50Ω transmission lines TL1 and TL2 at FOUT and nFOUT should have equal delay and run adjacent to each other. Avoid sharp angles on the clock trace. Sharp angle turns cause the characteristic impedance to change on the transmission lines.
- Keep the clock trace on the same layer. Whenever possible, avoid any vias on the clock traces. Any via on the trace can affect the trace characteristic impedance and hence degrade signal quality.
- To prevent cross talk, avoid routing other signal traces in parallel with the clock traces. If running parallel traces is unavoidable, allow more space between the clock trace and the other signal trace.
- Make sure no other signal trace is routed between th clock trace pair.

The matching termination resistors R1, R2, R3 and R4 should be located as close to the receiver input pins as possible. Other termination schemes can also be used but are not shown in this example.

#### **CRYSTAL**

The crystal X1 should be located as close as possible to the pins 25 (XTAL1) and 26 (XTAL2). The trace length between the X1 and U1 should be kept to a minimum to avoid unwanted parasitic inductance and capacitance. Other signal traces should not be routed near the crystal traces.




FIGURE 6B. PCB BOARD LAYOUT FOR 84314



# Power Considerations

This section provides information on power dissipation and junction temperature for the 84314. Equations and example calculations are also provided.

#### 1. Power Dissipation.

The total power dissipation for the 84314 is the sum of the core power plus the power dissipated in the load(s). The following is the power dissipation for  $V_{CC} = 3.3V + 5\% = 3.465V$ , which gives worst case results.

NOTE: Please refer to Section 3 for details on calculating power dissipated in the load.

- Power (core)<sub>MAX</sub> = V<sub>CC MAX</sub> \* I<sub>EE MAX</sub> = 3.465V \* 150mA = 519.7mW
- Power (outputs)<sub>MAX</sub> = 30mW/Loaded Output pair
   If all outputs are loaded, the total power is 4 \* 30mW = 120mW

Total Power MAX (3.465V, with all outputs switching) = 519.7mW + 120mW = 639.7mW

#### 2. Junction Temperature.

Junction temperature, Tj, is the temperature at the junction of the bond wire and bond pad and directly affects the reliability of the device. The maximum recommended junction temperature for HiPerClockS<sup>™</sup> devices is 125°C.

The equation for Tj is as follows: Tj =  $\theta_{JA}$  \* Pd\_total + TA

Tj = Junction Temperature

 $\theta_{JA}$  = Junction-to-Ambient Thermal Resistance

Pd\_total = Total Device Power Dissipation (example calculation is in section 1 above)

T<sub>A</sub> = Ambient Temperature

In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance  $\theta$ JA must be used. Assuming a moderate air flow of 200 linear feet per minute and a multi-layer board, the appropriate value is 42.1°C/W per Table 9 below.

Therefore, Tj for an ambient temperature of 85°C with all outputs switching is:

 $85^{\circ}\text{C} + 0.640\text{W} * 42.1^{\circ}\text{C/W} = 111.9^{\circ}\text{C}$ . This is below the limit of  $125^{\circ}\text{C}$ .

This calculation is only an example. Tj will obviously vary depending on the number of loaded outputs, supply voltage, air flow, and the type of board (single layer or multi-layer).

Table 9. Thermal Resistance  $\theta_{JA}$  for 32-pin LQFP, Forced Convection

# 0 200 500

Single-Layer PCB, JEDEC Standard Test Boards 67.8°C/W 55.9°C/W 50.1°C/W Multi-Layer PCB, JEDEC Standard Test Boards 47.9°C/W 42.1°C/W 39.4°C/W

NOTE: Most modern PCB designs use multi-layered boards. The data in the second row pertains to most designs.


θ<sub>JA</sub> by Velocity (Linear Feet per Minute)



#### 3. Calculations and Equations.

The purpose of this section is to derive the power dissipated into the load.

LVPECL output driver circuit and termination are shown in Figure 7.



To calculate worst case power dissipation into the load, use the following equations which assume a  $50\Omega$  load, and a termination voltage of  $V_{cco}$ - 2V.

• For logic high, 
$$V_{OUT} = V_{OH\_MAX} = V_{CCO\_MAX} - 0.9V$$

$$(V_{CCO\_MAX} - V_{OH\_MAX}) = 0.9V$$

• For logic low, 
$$V_{OUT} = V_{OL\_MAX} = V_{CCO\_MAX} - 1.7V$$
 
$$(V_{CCO\_MAX} - V_{OL\_MAX}) = 1.7V$$

Pd\_H is power dissipation when the output drives high. Pd\_L is the power dissipation when the output drives low.

$$Pd\_H = [(V_{OH\_MAX} - (V_{CCO\_MAX} - 2V))/R_L] * (V_{CCO\_MAX} - V_{OH\_MAX}) = [(2V - (V_{CCO\_MAX} - V_{OH\_MAX}))/R_L] * (V_{CCO\_MAX} - V_{OH\_MAX}) = [(2V - 0.9V)/50\Omega] * 0.9V = 19.8mW$$

$$Pd\_L = [(V_{OL\_MAX} - (V_{CCO\_MAX} - 2V))/R_L] * (V_{CCO\_MAX} - V_{OL\_MAX}) = [(2V - (V_{CCO\_MAX} - V_{OL\_MAX}))/R_L] * (V_{CCO\_MAX} - V_{OL\_MAX}) = [(2V - 1.7V)/50\Omega] * 1.7V = 10.2mW$$

Total Power Dissipation per output pair = Pd\_H + Pd\_L = 30mW



# RELIABILITY INFORMATION

Table 10.  $\theta_{\text{JA}} \text{vs. Air Flow Table for 32 Lead LQFP}$ 

# $\theta_{JA}$ by Velocity (Linear Feet per Minute)

 O
 200
 500

 Single-Layer PCB, JEDEC Standard Test Boards
 67.8°C/W
 55.9°C/W
 50.1°C/W

 Multi-Layer PCB, JEDEC Standard Test Boards
 47.9°C/W
 42.1°C/W
 39.4°C/W

**NOTE:** Most modern PCB designs use multi-layered boards. The data in the second row pertains to most designs.

#### TRANSISTOR COUNT

The transistor count for 84314 is: 3509



PACKAGE OUTLINE - Y SUFFIX FOR 32 LEAD LQFP




TABLE 11. PACKAGE DIMENSIONS

JEDEC VARIATION ALL DIMENSIONS IN MILLIMETERS				
OVMDOL	BBA			
SYMBOL	MINIMUM	NOMINAL	MAXIMUM	
N	32			
Α			1.60	
<b>A</b> 1	0.05		0.15	
A2	1.35	1.40	1.45	
b	0.30	0.37	0.45	
С	0.09		0.20	
D		9.00 BASIC		
D1		7.00 BASIC		
D2		5.60		
E		9.00 BASIC		
E1		7.00 BASIC		
E2		5.60		
е		0.80 BASIC		
L	0.45	0.60	0.75	
θ	0°		7°	
ccc			0.10	

Reference Document: JEDEC Publication 95, MS-026



## TABLE 12. ORDERING INFORMATION

Part/Order Number	Marking	Package	Shipping Packaging	Temperature
84314AYLF	ICS84314AYLF	32 lead "Lead Free" LQFP	Tray	0°C to +85°C
84314AYLF	ICS84314AYLF	32 lead "Lead Free" LQFP	Tape and Reel	0°C to +85°C



REVISION HISTORY SHEET					
Rev	Table	Page Description of Change		Date	
В	T5C	6 13 - 14	LVPECL table - changed $V_{OH}$ max. from $V_{CC}$ - 1.0V to $V_{CC}$ - 0.9V. Changed equations in Power Considerations to correlate with Table 5C.	2/4/04	
		1	LVCMOS/LVTTL TEST_CLK changed to LVCMOS TEST_CLK. Added Lead-Free bullet .		
	T1	3	Pin Descriptions Table - Pin 24, TEST_CLK, description changed from LVC-		
C			MOS/LVTTL interface levels to LVCMOS interface levels.	11/5/04	
	T5B	5	LVCMOS DC Characteristics - TEST_CLK $V_{IH}$ (min.) changed from 2V to 2.35V; $V_{II}$ (max.) changed from 1.3V to 0.95V.		
	T12	17	Added Lead-Free part number to Ordering Information Table.		
С	T5B	5	LVCMOS DC Characteristics Table - added V <sub>IH</sub> /V <sub>IL</sub> NOTE 1.	1/27/05	
		1	General Description - Removed ICS Chip and Hiperclocks.		
	T12	17	Ordering Information - Removed leaded parts, removed 1000 from tape and reel,		
С			and removed the LF note below the table.	1/8/16	
			Added contacts page.		
			Updated data sheet header and footer.		



#### **IMPORTANT NOTICE AND DISCLAIMER**

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Rev.1.0 Mar 2020)

# **Corporate Headquarters**

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

#### **Trademarks**

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

#### **Contact Information**

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit:

www.renesas.com/contact/

# **Mouser Electronics**

**Authorized Distributor** 

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Renesas Electronics: 84314AYLFT