

J210, J211, J212 N-Channel JFET

Features

- InterFET [N0026L Geometry](#)
- Low Noise: 2.5 nV/VHz Typical
- Low Ciss: 5pF Typical
- Low Leakage: 10pA Typical
- RoHS Compliant
- SMT, TH, and Bare Die Package options.



Applications

- Audio Amplifiers
- General Purpose Amplifiers



Description

The -25V InterFET J210, J211, and J212 JFET's are targeted for sensitive amplifier stages with gate leakages typically less than 10pA at room temperatures.

SOT23 Top View



TO-92 Bottom View



Product Summary

Parameters	J210 Min	J211 Min	J212 Min	Unit
BV _{GSS} Gate to Source Breakdown Voltage	-25	-25	-25	V
I _{DSS} Drain to Source Saturation Current	2	7	15	mA
V _{GS(off)} Gate to Source Cutoff Voltage	-1	-2.5	-4	V
G _{FS} Forward Transconductance	4	6	7	mS

Ordering Information Custom Part and Binning Options Available

Part Number	Description	Case	Packaging
J210; J211; J212	Through-Hole	TO-92	Bulk
SMPJ210; SMPJ211; SMPJ212	Surface Mount	SOT23	Bulk
SMPJ210TR; SMPJ211TR; SMPJ212TR	7" Tape and Reel: Max 3,000 Pieces 13" Tape and Reel: Max 9,000 Pieces	SOT23	Minimum 1,000 Pieces Tape and Reel
J210COT; J211COT; J212COT	Chip Orientated Tray (COT Waffle Pack)	COT	400/Waffle Pack
J210CFT; J211CFT; J212CFT	Chip Face-up Tray (CFT Waffle Pack)	CFT	400/Waffle Pack



Disclaimer: It is the Buyers responsibility for designing, validating and testing the end application under all field use cases and extreme use conditions. Guaranteeing the application meets required standards, regulatory compliance, and all safety and security requirements is the responsibility of the Buyer. These resources are subject to change without notice.

Electrical Characteristics

Maximum Ratings (@ $T_A = 25^\circ\text{C}$, Unless otherwise specified)

Parameters	Value	Unit
V_{RGS} Reverse Gate Source and Gate Drain Voltage	-25	V
I_{FG} Continuous Forward Gate Current	10	mA
P_D Continuous Device Power Dissipation	360	mW
P Power Derating	3.27	mW/ $^\circ\text{C}$
T_J Operating Junction Temperature	-55 to 125	$^\circ\text{C}$
T_{STG} Storage Temperature	-65 to 150	$^\circ\text{C}$

Static Characteristics (@ $T_A = 25^\circ\text{C}$, Unless otherwise specified)



Parameters	Conditions	J210		J211		J212		Unit
		Min	Max	Min	Max	Min	Max	
$V_{(BR)GSS}$ Gate to Source Breakdown Voltage	$V_{DS} = 0V, I_G = -1\mu A$	-25		-25		-25		V
I_{GSS} Gate to Source Reverse Current	$V_{GS} = -15V, V_{DS} = 0V$		-100		-100		-100	pA
I_G Gate Operating Current	$V_{DS} = 10V, I_D = 1mA$	-10 (typ)		-10 (typ)		-10 (typ)		pA
$V_{GS(OFF)}$ Gate to Source Cutoff Voltage	$V_{DS} = 15V, I_D = 1nA$	-1	-3	-2.5	-4.5	-4	-6	V
I_{DSS} Drain to Source Saturation Current	$V_{GS} = 0V, V_{DS} = 15V$ (Pulsed)	2	15	7	20	15	40	mA

Dynamic Characteristics (@ $T_A = 25^\circ\text{C}$, Unless otherwise specified)

Parameters	Conditions	J210		J211		J212		Unit
		Min	Max	Min	Max	Min	Max	
G_{FS} Forward Transconductance	$V_{DS} = 15V, V_{GS} = 0V, f = 1kHz$	4	12	6	12	7	10	mS
G_{OS} Output Conductance	$V_{DS} = 15V, V_{GS} = 0V, f = 1kHz$		150		200		200	μS
C_{iss} Input Capacitance	$V_{DS} = 15V, V_{GS} = 0V, f = 1MHz$	4 (typ)		4 (typ)		4 (typ)		pF
C_{rss} Reverse Transfer Capacitance	$V_{DS} = 15V, V_{GS} = 0V, f = 1MHz$	1 (typ)		1 (typ)		1 (typ)		pF
e_n Noise Voltage	$V_{DS} = 15V, V_{GS} = 0V, f = 1kHz$	10 (typ)		10 (typ)		10 (typ)		nV/ \sqrt{Hz}


SOT23 (TO-236AB) Mechanical and Layout Data

Package Outline Data



1. All linear dimensions are in millimeters.
2. Package weight approximately 0.12 grams
3. Molded plastic case UL 94V-0 rated
4. For Tape and Reel specifications refer to InterFET CTC-021 Tape and Reel Specification, Document number: IF39002
5. Bulk product is shipped in standard ESD shipping material
6. Refer to JEDEC standards for additional information.




Suggested Pad Layout



1. All linear dimensions are in millimeters.
2. The suggested land pattern dimensions have been provided for reference only. A more robust pattern may be desired for wave soldering.


TO-92 Mechanical and Layout Data

Package Outline Data



1. All linear dimensions are in millimeters.
2. Package weight approximately 0.19 grams
3. Molded plastic case UL 94V-0 rated
4. Bulk product is shipped in standard ESD shipping material
5. Refer to JEDEC standards for additional information.

Suggested Through-Hole Layout



1. All linear dimensions are in millimeters.
2. The suggested land pattern dimensions have been provided as a straight lead reference only. A more robust pattern may be desired for wave soldering and/or bent lead configurations.

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

[InterFET:](#)

[J211](#) [SMPJ211](#) [SMPJ212](#) [SMPJ210](#)