







# IFNU421, IFNU422, IFNU423 Dual Matched N-Channel JFET

#### **Features**

- InterFET N0001H Geometry
- Low Leakage: 0.25 pA Typical
- · Low Input Capacitance: 2.0 pF Typical
- High Input Impedance
- Replacement for U421, U422, U423
- RoHS Compliant
- SMT, TH, and Bare Die Package options.


#### **Applications**

- · Low Leakage Input Buffer
- · High Frequency Amplifier/Buffer
- Ultrahigh Impedance Pre-Amplifier
- Impedance Converters

#### Description


The -40V InterFET IFNU421, IFNU422, and IFNU423 JFET's are targeted for ultra high input impedance applications for differential amplification and impedance matching. Gate leakages are less than 1pA at room temperatures. The TO-78 package is hermetically sealed and suitable for military applications. Custom specifications, matching, and packaging options are available.

#### **TO-78 Bottom View**





#### **SOIC8 Top View**





#### **Product Summary**

	Parameters	IFNU421 Min	IFNU422 Min	IFNU423 Min	Unit
BV <sub>GSS</sub>	Gate to Source Breakdown Voltage	-40	-40	-40	V
I <sub>DSS</sub>	Drain to Source Saturation Current	60	60	60	μΑ
V <sub>GS(off)</sub>	Gate to Source Cutoff Voltage	-0.4	-0.4	-0.4	V
G <sub>FS</sub>	Forward Transconductance	300	300	300	μS

#### Ordering Information Custom Part and Binning Options Available

Custom Fait and Binning Options Available						
Part Number	Description	Case	Packaging			
IFNU421; IFNU422; IFNU423	Through-Hole	TO-78	Bulk			
SMPU421; SMPU422; SMPU423;	Surface Mount	SOIC8	Bulk			
SMPU421TR; SMPU422TR;	7" Tape and Reel: Max 500 Pieces		Minimum 500 Pieces			
SMPU423TR	13" Tape and Reel: Max 2,500 Pieces	SOIC8	Tape and Reel			
IFNU421COT; IFNU422COT;						
IFNU423COT *	Chip Orientated Tray (COT Waffle Pack)	СОТ	70/Waffle Pack			
IFNU421CFT; IFNU422CFT;						
IFNU423CFT *	Chip Face-up Tray (CFT Waffle Pack)	CFT	70/Waffle Pack			

<sup>\*</sup> Bare die packaged options are designed for matched specifications but not 100% tested



**Disclaimer:** It is the Buyers responsibility for designing, validating and testing the end application under all field use cases and extreme use conditions. Guaranteeing the application meets required standards, regulatory compliance, and all safety and security requirements is the responsibility of the Buyer. These resources are subject to change without notice.









## **Electrical Characteristics**

Maximum Ratings (@ TA = 25°C, Unless otherwise specified)

	Parameters	Value	Unit
$V_{\text{RGS}}$	Reverse Gate Source and Gate Drain Voltage	-40	V
I <sub>FG</sub>	Continuous Forward Gate Current	50	mA
PD	Continuous Device Power Dissipation	400	mW
Р	Power Derating	3.2	mW/°C
TJ	Operating Junction Temperature	-55 to 150	°C
T <sub>STG</sub>	Storage Temperature	-65 to 200	°C

Static Characteristics (@ TA = 25°C, Unless otherwise specified)

			IFNU421, IFNU422, IFNU423			
	Parameters	Conditions	Min	Тур	Max	Unit
V <sub>(BR)GSS</sub>	Gate to Source Breakdown Voltage	$I_G = -1\mu A$ , $V_{DS} = 0V$	-40	-60		٧
BV <sub>G1G2</sub>	Gate to Gate Breakdown Voltage	$I_G = -1\mu A$ , $I_D = 0A$ , $I_S = 0A$	<u>±</u> 40			٧
1	Gate to Source	$V_{GS} = -20V$ , $V_{DS} = 0V$ , $T_A = 25$ °C			-1	pА
I <sub>GSS</sub>	Reverse Current	$V_{GS} = -20V$ , $V_{DS} = 0V$ , $T_A = 125$ °C			-1	nA
1-	Gate Operating Current	$V_{DS} = 10V$ , $I_D = 30\mu A$ , $T_A = 25^{\circ}C$			-0.25	рА
IG	Gate Operating Current	$V_{DS} = 10V$ , $I_D = 30\mu A$ , $T_A = 125$ °C			-250	pА
V <sub>GS(OFF)</sub>	Gate to Source Cutoff Voltage	$V_{DS} = 10V$ , $I_D = 1nA$	-0.4		-2	V
V <sub>GS</sub>	Gate Source Voltage	$V_{DS} = 10V$ , $I_D = 30\mu A$			-1.8	٧
I <sub>DSS</sub>	Drain to Source Saturation Current	$V_{DS} = 10V$ , $V_{GS} = 0V$ (Pulsed)	60		1000	μΑ

**Dynamic Characteristics** (@ TA = 25°C, Unless otherwise specified)

				IFNU421, IFNU422, IFNU423			
Parameters		Conditions		Min	Тур	Max	Unit
GFS	Forward Transconductance	$V_{DS} = 10V$ , $V_{GS} = 0V$ , f = 1kHz		300		1500	μS
Gos	Output Conductance	V <sub>DS</sub> = 10V, I <sub>D</sub> = 30μA, f = 1kHz				3	μS
Ciss	Input Capacitance	V <sub>DS</sub> = 10V, V <sub>GS</sub> = 0V, f = 1MHz				3	pF
Crss	Reverse Capacitance	$V_{DS} = 10V, V_{GS} = 0V, f = 1$	.MHz			1.5	pF
e <sub>n</sub>	Equivalent Circuit Input Noise Voltage	V <sub>DS</sub> = 10V, I <sub>D</sub> = 30μA f = 10Hz	,		20	70	nV/√Hz
NF	Noise Figure	V <sub>DS</sub> = 10V, I <sub>D</sub> = 30μA f = 10Hz, R <sub>G</sub> = 10MΩ				1	dB
V <sub>GS1</sub> – V <sub>GS2</sub>	Differential Gate Source Voltage	V <sub>DS</sub> = 10V, I <sub>D</sub> = 30μA	IFNU421 IFNU422 IFNU423			10 15 25	mV
$\frac{\left V_{GS1}-V_{GS2}\right }{\Delta T}$	Differential Gate Source Voltage with Temperature	$V_{DS}$ = 10V, $I_{D}$ = 30 $\mu$ A $T_{A}$ = -55°C, $T_{B}$ = 25°C, $T_{C}$ = 125°C	IFNU421 IFNU422 IFNU423			1 2.5 5	mV/°C
CMRR	Common Mode Rejection Ratio	$V_{DD} = 10V \text{ to } 20V, I_D = 30\mu\text{A}$	IFNU421 IFNU422 IFNU423				dB











# **TO-78 Mechanical and Layout Data**

### **Package Outline Data**



- 1. All linear dimensions are in millimeters.
- Eight leaded device. Not all leads are shown in drawing views.
- 3. Some package configurations will not populate pin 8 and/or pin 4.
- 4. Package weight approximately 0.44 grams
- Bulk product is shipped in standard ESD shipping material
- 6. Refer to JEDEC standards for additional information.

## **Suggested Through-Hole Layout**



- 1. All linear dimensions are in millimeters.
- Pads 8 and/or pad 4 can be eliminated for devices with less pins.
- The suggested land pattern dimensions have been provided as an eight pin bent lead reference only. A more robust pattern may be desired for wave soldering or reduced pin count.












# **SOIC8** Mechanical and Layout Data

## **Package Outline Data**








- 1. All linear dimensions are in millimeters.
- 2. Package weight approximately 0.21 grams
- 3. Molded plastic case UL 94V-0 rated
- For Tape and Reel specifications refer to InterFET CTC-021 Tape and Reel Specification, Document number: IF39002
- Bulk product is shipped in standard ESD shipping material
- 6. Refer to JEDEC standards for additional information.

## **Suggested Pad Layout**



- 1. All linear dimensions are in millimeters.
- 2. The suggested land pattern dimensions have been provided for reference only. A more robust pattern may be desired for wave soldering.

# **Mouser Electronics**

**Authorized Distributor** 

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

InterFET:

<u>IFN423</u> <u>IFN421</u> <u>IFN422</u>