



# NAND Flash Memory

**MT29F1G08ABADAWP, MT29F1G08ABBDAH4,  
MT29F1G08ABBDAHC, MT29F1G16ABBDAH4,  
MT29F1G16ABBDAHC, MT29F1G08ABADAH4**

## Features

- Open NAND Flash Interface (ONFI) 1.0-compliant<sup>1</sup>
- Single-level cell (SLC) technology
- Organization
  - Page size x8: 2112 bytes (2048 + 64 bytes)
  - Page size x16: 1056 words (1024 + 32 words)
  - Block size: 64 pages (128K + 4K bytes)
  - Device size: 1Gb: 1024 blocks
- Asynchronous I/O performance
  - <sup>t</sup>RC/<sup>t</sup>WC: 20ns (3.3V), 25ns (1.8V)
- Array performance
  - Read page: 25 $\mu$ s<sup>3</sup>
  - Program page: 200 $\mu$ s (TYP, 3.3V and 1.8V)<sup>3</sup>
  - Erase block: 700 $\mu$ s (TYP)
- Command set: ONFI NAND Flash Protocol
- Advanced command set
  - Program page cache mode<sup>5</sup>
  - Read page cache mode<sup>5</sup>
  - One-time programmable (OTP) mode
  - Read unique ID
  - Internal data move
- Operation status byte provides software method for detecting
  - Operation completion
  - Pass/fail condition
  - Write-protect status
- Internal data move operations supported within the device from which data is read
- Ready/busy# (R/B#) signal provides a hardware method for detecting operation completion
- WP# signal: write protect entire device
- First block (block address 00h) is valid when shipped from factory with ECC. For minimum required ECC, see Error Management.
- Block 0 requires 1-bit ECC if PROGRAM/ERASE cycles are less than 1000
- RESET (FFh) required as first command after power-on
- Alternate method of device initialization (Nand\_Init) after power up<sup>4</sup> (contact factory)
- Quality and reliability
  - Data retention: 10 years
  - Endurance: 100,000 PROGRAM/ERASE cycles
- Operating Voltage Range
  - V<sub>CC</sub>: 2.7–3.6V
  - V<sub>CC</sub>: 1.7–1.95V
- Operating temperature:
  - Commercial: 0°C to +70°C
  - Extended (ET): –40°C to +85°C
- Package
  - 48-pin TSOP type 1, CPL<sup>2</sup>
  - 63-ball VFBGA

- Notes:
1. The ONFI 1.0 specification is available at [www.onfi.org](http://www.onfi.org).
  2. CPL = Center parting line.
  3. See Electrical Specifications for <sup>t</sup>R<sub>ECC</sub> and <sup>t</sup>PROG<sub>ECC</sub> specifications.
  4. Available only in the 1.8V VFBGA package.
  5. Supported only with ECC disabled.




# 1Gb x8, x16: NAND Flash Memory Features

## Part Numbering Information

Micron NAND Flash devices are available in different configurations and densities. Verify valid part numbers by using Micron's part catalog search at [www.micron.com](http://www.micron.com). To compare features and specifications by device type, visit [www.micron.com/products](http://www.micron.com/products). Contact the factory for devices not found.

**Figure 1: Marketing Part Number Chart**





## Contents

General Description .....	8
Signal Descriptions and Assignments .....	8
Signal Assignments .....	9
Package Dimensions .....	12
Architecture .....	15
Device and Array Organization .....	16
Asynchronous Interface Bus Operation .....	18
Asynchronous Enable/Standby .....	18
Asynchronous Commands .....	18
Asynchronous Addresses .....	20
Asynchronous Data Input .....	21
Asynchronous Data Output .....	22
Write Protect# .....	23
Ready/Busy# .....	23
Device Initialization .....	28
Command Definitions .....	29
Reset Operations .....	31
RESET (FFh) .....	31
Identification Operations .....	32
READ ID (90h) .....	32
READ ID Parameter Tables .....	33
READ PARAMETER PAGE (ECh) .....	35
Parameter Page Data Structure Tables .....	36
READ UNIQUE ID (EDh) .....	39
Feature Operations .....	40
SET FEATURES (EFh) .....	41
GET FEATURES (EEh) .....	42
Status Operations .....	45
READ STATUS (70h) .....	46
Column Address Operations .....	47
RANDOM DATA READ (05h-E0h) .....	47
RANDOM DATA INPUT (85h) .....	48
PROGRAM FOR INTERNAL DATA INPUT (85h) .....	48
Read Operations .....	50
READ MODE (00h) .....	51
READ PAGE (00h-30h) .....	51
READ PAGE CACHE SEQUENTIAL (31h) .....	52
READ PAGE CACHE RANDOM (00h-31h) .....	53
READ PAGE CACHE LAST (3Fh) .....	55
Program Operations .....	56
PROGRAM PAGE (80h-10h) .....	56
PROGRAM PAGE CACHE (80h-15h) .....	57
Erase Operations .....	59
ERASE BLOCK (60h-D0h) .....	59
Internal Data Move Operations .....	60
READ FOR INTERNAL DATA MOVE (00h-35h) .....	60
PROGRAM FOR INTERNAL DATA MOVE (85h-10h) .....	63
One-Time Programmable (OTP) Operations .....	64
OTP DATA PROGRAM (80h-10h) .....	65
RANDOM DATA INPUT (85h) .....	66



## 1Gb x8, x16: NAND Flash Memory Features

OTP DATA PROTECT (80h-10) .....	67
OTP DATA READ (00h-30h) .....	69
Error Management .....	71
Internal ECC and Spare Area Mapping for ECC .....	73
Electrical Specifications .....	75
Electrical Specifications – AC Characteristics and Operating Conditions .....	77
Electrical Specifications – DC Characteristics and Operating Conditions .....	80
Electrical Specifications – Program/Erase Characteristics .....	82
Asynchronous Interface Timing Diagrams .....	83
Revision History .....	93
Rev. R – 10/14 .....	93
Rev. Q – 06/14 .....	93
Rev. P – 04/14 .....	93
Rev. O – 03/14 .....	93
Rev. N – 01/14 .....	93
Rev. M – 07/13 .....	93
Rev. L – 10/12 .....	93
Rev. K – 02/12 .....	93
Rev. J – 12/11 .....	93
Rev. I – 11/11 .....	93
Rev. H – 09/11 .....	93
Rev. G – 01/11 .....	93
Rev. F – 12/10 .....	94
Rev. E – 11/10 .....	94
Rev. D – 06/10 .....	94
Rev C – 04/10 .....	94
Rev B – 03/10 .....	94
Rev A – 02/10 .....	94



## List of Tables

Table 1: Asynchronous Signal Definitions .....	8
Table 2: Array Addressing (x8) .....	16
Table 3: Array Addressing (x16) .....	17
Table 4: Asynchronous Interface Mode Selection .....	18
Table 5: Command Set .....	29
Table 6: READ ID Parameters for Address 00h .....	33
Table 7: READ ID Parameters for Address 20h .....	34
Table 8: Parameter Page Data Structure .....	36
Table 9: Feature Address Definitions .....	40
Table 10: Feature Address 90h – Array Operation Mode .....	41
Table 11: Feature Addresses 01h: Timing Mode .....	43
Table 12: Feature Addresses 80h: Programmable I/O Drive Strength .....	44
Table 13: Feature Addresses 81h: Programmable R/B# Pull-Down Strength .....	44
Table 14: Status Register Definition .....	45
Table 15: Error Management Details .....	71
Table 16: Absolute Maximum Ratings .....	75
Table 17: Recommended Operating Conditions .....	75
Table 18: Valid Blocks .....	75
Table 19: Capacitance .....	76
Table 20: Test Conditions .....	76
Table 21: AC Characteristics: Command, Data, and Address Input (3.3V) .....	77
Table 22: AC Characteristics: Command, Data, and Address Input (1.8V) .....	77
Table 23: AC Characteristics: Normal Operation (3.3V) .....	78
Table 24: AC Characteristics: Normal Operation (1.8V) .....	78
Table 25: DC Characteristics and Operating Conditions (3.3V) .....	80
Table 26: DC Characteristics and Operating Conditions (1.8V) .....	81
Table 27: ProgramErase Characteristics .....	82



## List of Figures

Figure 1: Marketing Part Number Chart .....	2
Figure 2: 48-Pin TSOP – Type 1, CPL (Top View) .....	9
Figure 3: 63-Ball VFBGA, x8 (Balls Down, Top View) .....	10
Figure 4: 63-Ball VFBGA, x16 (Balls Down, Top View) .....	11
Figure 5: 48-Pin TSOP – Type 1, CPL .....	12
Figure 6: 63-Ball VFBGA (HC) .....	13
Figure 7: 63-Ball VFBGA (H4) 9mm x 11mm .....	14
Figure 8: NAND Flash Die (LUN) Functional Block Diagram .....	15
Figure 9: Array Organization – x8 .....	16
Figure 10: Array Organization – x16 .....	17
Figure 11: Asynchronous Command Latch Cycle .....	19
Figure 12: Asynchronous Address Latch Cycle .....	20
Figure 13: Asynchronous Data Input Cycles .....	21
Figure 14: Asynchronous Data Output Cycles .....	22
Figure 15: Asynchronous Data Output Cycles (EDO Mode) .....	23
Figure 16: READ/BUSY# Open Drain .....	24
Figure 17: $t_{\text{Fall}}$ and $t_{\text{Rise}}$ (3.3V $V_{\text{CC}}$ ) .....	25
Figure 18: $t_{\text{Fall}}$ and $t_{\text{Rise}}$ (1.8V $V_{\text{CC}}$ ) .....	25
Figure 19: $I_{\text{OL}}$ vs. $R_p$ ( $V_{\text{CC}} = 3.3V$ ) .....	26
Figure 20: $I_{\text{OL}}$ vs. $R_p$ (1.8V $V_{\text{CC}}$ ) .....	26
Figure 21: TC vs. $R_p$ .....	27
Figure 22: R/B# Power-On Behavior .....	28
Figure 23: RESET (FFh) Operation .....	31
Figure 24: READ ID (90h) with 00h Address Operation .....	32
Figure 25: READ ID (90h) with 20h Address Operation .....	32
Figure 26: READ PARAMETER (ECh) Operation .....	35
Figure 27: READ UNIQUE ID (EDh) Operation .....	39
Figure 28: SET FEATURES (EFh) Operation .....	41
Figure 29: GET FEATURES (EEh) Operation .....	42
Figure 30: READ STATUS (70h) Operation .....	46
Figure 31: RANDOM DATA READ (05h-E0h) Operation .....	47
Figure 32: RANDOM DATA INPUT (85h) Operation .....	48
Figure 33: PROGRAM FOR INTERNAL DATA INPUT (85h) Operation .....	49
Figure 34: READ PAGE (00h-30h) Operation .....	52
Figure 35: READ PAGE (00h-30h) Operation with Internal ECC Enabled .....	52
Figure 36: READ PAGE CACHE SEQUENTIAL (31h) Operation .....	53
Figure 37: READ PAGE CACHE RANDOM (00h-31h) Operation .....	54
Figure 38: READ PAGE CACHE LAST (3Fh) Operation .....	55
Figure 39: PROGRAM PAGE (80h-10h) Operation .....	57
Figure 40: PROGRAM PAGE CACHE (80h-15h) Operation (Start) .....	58
Figure 41: PROGRAM PAGE CACHE (80h-15h) Operation (End) .....	58
Figure 42: ERASE BLOCK (60h-D0h) Operation .....	59
Figure 43: READ FOR INTERNAL DATA MOVE (00h-35h) Operation .....	61
Figure 44: READ FOR INTERNAL DATA MOVE (00h-35h) with RANDOM DATA READ (05h-E0h) .....	61
Figure 45: INTERNAL DATA MOVE (85h-10h) with Internal ECC Enabled .....	62
Figure 46: INTERNAL DATA MOVE (85h-10h) with RANDOM DATA INPUT with Internal ECC Enabled .....	62
Figure 47: PROGRAM FOR INTERNAL DATA MOVE (85h-10h) Operation .....	63
Figure 48: PROGRAM FOR INTERNAL DATA MOVE (85h-10h) with RANDOM DATA INPUT (85h) .....	63
Figure 49: OTP DATA PROGRAM (After Entering OTP Operation Mode) .....	66
Figure 50: OTP DATA PROGRAM Operation with RANDOM DATA INPUT (After Entering OTP Operation Mode) .....	67



## 1Gb x8, x16: NAND Flash Memory Features

Figure 51: OTP DATA PROTECT Operation (After Entering OTP Protect Mode) .....	68
Figure 52: OTP DATA READ .....	69
Figure 53: OTP DATA READ with RANDOM DATA READ Operation .....	70
Figure 54: Spare Area Mapping (x8) .....	73
Figure 55: Spare Area Mapping (x16) .....	74
Figure 56: RESET Operation .....	83
Figure 57: READ STATUS Cycle .....	83
Figure 58: READ PARAMETER PAGE .....	84
Figure 59: READ PAGE .....	84
Figure 60: READ PAGE Operation with CE# "Don't Care" .....	85
Figure 61: RANDOM DATA READ .....	86
Figure 62: READ PAGE CACHE SEQUENTIAL .....	87
Figure 63: READ PAGE CACHE RANDOM .....	88
Figure 64: READ ID Operation .....	89
Figure 65: PROGRAM PAGE Operation .....	89
Figure 66: PROGRAM PAGE Operation with CE# "Don't Care" .....	90
Figure 67: PROGRAM PAGE Operation with RANDOM DATA INPUT .....	90
Figure 68: PROGRAM PAGE CACHE .....	91
Figure 69: PROGRAM PAGE CACHE Ending on 15h .....	91
Figure 70: INTERNAL DATA MOVE .....	92
Figure 71: ERASE BLOCK Operation .....	92



## General Description

Micron NAND Flash devices include an asynchronous data interface for high-performance I/O operations. These devices use a highly multiplexed 8-bit bus (I/Ox) to transfer commands, address, and data. There are five control signals used to implement the asynchronous data interface: CE#, CLE, ALE, WE#, and RE#. Additional signals control hardware write protection and monitor device status (R/B#).

This hardware interface creates a low pin-count device with a standard pinout that remains the same from one density to another, enabling future upgrades to higher densities with no board redesign.

A target is the unit of memory accessed by a chip enable signal. A target contains one or more NAND Flash die. A NAND Flash die is the minimum unit that can independently execute commands and report status. A NAND Flash die, in the ONFI specification, is referred to as a logical unit (LUN). There is at least one NAND Flash die per chip enable signal. For further details, see Device and Array Organization.

This device has an internal 4-bit ECC that can be enabled using the GET/SET features. See Internal ECC and Spare Area Mapping for ECC for more information.

## Signal Descriptions and Assignments

**Table 1: Asynchronous Signal Definitions**

Signal <sup>1</sup>	Type	Description <sup>2</sup>
ALE	Input	<b>Address latch enable:</b> Loads an address from I/O[7:0] into the address register.
CE#	Input	<b>Chip enable:</b> Enables or disables one or more die (LUNs) in a target.
CLE	Input	<b>Command latch enable:</b> Loads a command from I/O[7:0] into the command register.
RE#	Input	<b>Read enable:</b> Transfers serial data from the NAND Flash to the host system.
WE#	Input	<b>Write enable:</b> Transfers commands, addresses, and serial data from the host system to the NAND Flash.
WP#	Input	<b>Write protect:</b> Enables or disables array PROGRAM and ERASE operations.
I/O[7:0] (x8) I/O[15:0] (x16)	I/O	<b>Data inputs/outputs:</b> The bidirectional I/Os transfer address, data, and command information.
R/B#	Output	<b>Ready/busy:</b> An open-drain, active-low output that requires an external pull-up resistor. This signal indicates target array activity.
V <sub>CC</sub>	Supply	<b>V<sub>CC</sub>:</b> Core power supply
V <sub>SS</sub>	Supply	<b>V<sub>SS</sub>:</b> Core ground connection
NC	–	<b>No connect:</b> NCs are not internally connected. They can be driven or left unconnected.
DNU	–	<b>Do not use:</b> DNUs must be left unconnected.

- Notes:
1. See Device and Array Organization for detailed signal connections.
  2. See Asynchronous Interface Bus Operation for detailed asynchronous interface signal descriptions.






## 1Gb x8, x16: NAND Flash Memory Signal Assignments

### Signal Assignments

Figure 2: 48-Pin TSOP – Type 1, CPL (Top View)




Note: 1. These pins might not be bonded in the package; however, Micron recommends that the customer connect these pins to the designated external sources for ONFI compatibility.



# 1Gb x8, x16: NAND Flash Memory Signal Assignments

**Figure 3: 63-Ball VFBGA, x8 (Balls Down, Top View)**




Note: 1. These pins might not be bonded in the package; however, Micron recommends that the customer connect these pins to the designated external sources for ONFI compatibility.



# 1Gb x8, x16: NAND Flash Memory Signal Assignments

**Figure 4: 63-Ball VFBGA, x16 (Balls Down, Top View)**






# 1Gb x8, x16: NAND Flash Memory Package Dimensions

## Package Dimensions


Figure 5: 48-Pin TSOP – Type 1, CPL





# 1Gb x8, x16: NAND Flash Memory Package Dimensions

**Figure 6: 63-Ball VFBGA (HC)**




Note: 1. All dimensions are in millimeters.



# 1Gb x8, x16: NAND Flash Memory Package Dimensions

**Figure 7: 63-Ball VFBGA (H4) 9mm x 11mm**



Note: 1. All dimensions are in millimeters.




## Architecture

These devices use NAND Flash electrical and command interfaces. Data, commands, and addresses are multiplexed onto the same pins and received by I/O control circuits. The commands received at the I/O control circuits are latched by a command register and are transferred to control logic circuits for generating internal signals to control device operations. The addresses are latched by an address register and sent to a row decoder to select a row address, or to a column decoder to select a column address.

Data is transferred to or from the NAND Flash memory array, byte by byte (x8) or word by word (x16), through a data register and a cache register.

The NAND Flash memory array is programmed and read using page-based operations and is erased using block-based operations. During normal page operations, the data and cache registers act as a single register. During cache operations, the data and cache registers operate independently to increase data throughput. The status register reports the status of die operations.


**Figure 8: NAND Flash Die (LUN) Functional Block Diagram**





## Device and Array Organization

**Figure 9: Array Organization – x8**



**Table 2: Array Addressing (x8)**

Cycle	I/O7	I/O6	I/O5	I/O4	I/OQ3	I/O2	I/O1	I/O0
First	CA7	CA6	CA5	CA4	CA3	CA2	CA1	CA0
Second	LOW	LOW	LOW	LOW	CA11 <sup>1</sup>	CA10	CA9	CA8
Third	BA7	BA6	PA5	PA4	PA3	PA2	PA1	PA0
Fourth	BA15	BA14	BA13	BA12	BA11	BA10	BA9	BA8


- Notes:
1. If CA11 is 1, then CA[10:6] must be 0.
  2. Block address concatenated with page address = actual page address; CAx = column address; PAx = page address; BAx = block address.





# 1Gb x8, x16: NAND Flash Memory Device and Array Organization

**Figure 10: Array Organization – x16**



**Table 3: Array Addressing (x16)**

Cycle	I/O[15:8]	I/O7	I/O6	I/O5	I/O4	I/O3	I/O2	I/O1	I/O0
First	LOW	CA7	CA6	CA5	CA4	CA3	CA2	CA1	CA0
Second	LOW	LOW	LOW	LOW	LOW	LOW	CA10 <sup>1</sup>	CA9	CA8
Third	LOW	BA7	BA6	PA5	PA4	PA3	PA2	PA1	PA0
Fourth	LOW	BA15	BA14	BA13	BA12	BA11	BA10	BA9	BA8

- Notes:
1. If CA10 is 1, then CA[9:5] must be 0.
  2. Block address concatenated with page address = actual page address. CAx = column address; PAx = page address; BAx = block address.
  3. I/O[15:8] are not used during the addressing sequence and should be driven LOW.







## 1Gb x8, x16: NAND Flash Memory Asynchronous Interface Bus Operation

### Asynchronous Interface Bus Operation

The bus on the device is multiplexed. Data I/O, addresses, and commands all share the same pins. I/O[15:8] are used only for data in the x16 configuration. Addresses and commands are always supplied on I/O[7:0].

The command sequence typically consists of a COMMAND LATCH cycle, address input cycles, and one or more data cycles, either READ or WRITE.

**Table 4: Asynchronous Interface Mode Selection**

Mode <sup>1</sup>	CE#	CLE	ALE	WE#	RE#	I/Ox	WP#
Standby <sup>2</sup>	H	X	X	X	X	X	0V/V <sub>CC</sub>
Command input	L	H	L		H	X	H
Address input	L	L	H		H	X	H
Data input	L	L	L		H	X	H
Data output	L	L	L	H		X	X
Write protect	X	X	X	X	X	X	L

Notes: 1. Mode selection settings for this table: H = Logic level HIGH; L = Logic level LOW; X = V<sub>IH</sub> or V<sub>IL</sub>.

2. WP# should be biased to CMOS LOW or HIGH for standby.

### Asynchronous Enable/Standby

When the device is not performing an operation, the CE# pin is typically driven HIGH and the device enters standby mode. The memory will enter standby if CE# goes HIGH while data is being transferred and the device is not busy. This helps reduce power consumption.

The CE# “Don’t Care” operation enables the NAND Flash to reside on the same asynchronous memory bus as other Flash or SRAM devices. Other devices on the memory bus can then be accessed while the NAND Flash is busy with internal operations. This capability is important for designs that require multiple NAND Flash devices on the same bus.

A HIGH CLE signal indicates that a command cycle is taking place. A HIGH ALE signal signifies that an ADDRESS INPUT cycle is occurring.

### Asynchronous Commands

An asynchronous command is written from I/O[7:0] to the command register on the rising edge of WE# when CE# is LOW, ALE is LOW, CLE is HIGH, and RE# is HIGH.


Commands are typically ignored by die (LUNs) that are busy (RDY = 0); however, some commands, including READ STATUS (70h), are accepted by die (LUNs) even when they are busy.

For devices with a x16 interface, I/O[15:8] must be written with zeros when a command is issued.



# 1Gb x8, x16: NAND Flash Memory Asynchronous Interface Bus Operation

**Figure 11: Asynchronous Command Latch Cycle**





## 1Gb x8, x16: NAND Flash Memory Asynchronous Interface Bus Operation


### Asynchronous Addresses

An asynchronous address is written from I/O[7:0] to the address register on the rising edge of WE# when CE# is LOW, ALE is HIGH, CLE is LOW, and RE# is HIGH.

Bits that are not part of the address space must be LOW (see Device and Array Organization). The number of cycles required for each command varies. Refer to the command descriptions to determine addressing requirements.

Addresses are input on I/O[7:0] on x8 devices and on I/O[15:0] on x16 devices.

**Figure 12: Asynchronous Address Latch Cycle**





## 1Gb x8, x16: NAND Flash Memory Asynchronous Interface Bus Operation


### Asynchronous Data Input

Data is written to the cache register of the selected die (LUN) on the rising edge of WE# when CE# is LOW, ALE is LOW, CLE is LOW, and RE# is HIGH.

Data input is ignored by die (LUNs) that are not selected or are busy (RDY = 0). Data is written to the data register on the rising edge of WE# when CE#, CLE, and ALE are LOW, and the device is not busy.

Data is input on I/O[7:0] on x8 devices and on I/O[15:0] on x16 devices.

**Figure 13: Asynchronous Data Input Cycles**





## 1Gb x8, x16: NAND Flash Memory Asynchronous Interface Bus Operation


### Asynchronous Data Output

Data can be output from a die (LUN) if it is in a READY state. Data output is supported following a READ operation from the NAND Flash array. Data is output from the cache register of the selected die (LUN) on the falling edge of RE# when CE# is LOW, ALE is LOW, CLE is LOW, and WE# is HIGH.

If the host controller is using a  $t_{RC}$  of 30ns or greater, the host can latch the data on the rising edge of RE# (see the figure below for proper timing). If the host controller is using a  $t_{RC}$  of less than 30ns, the host can latch the data on the next falling edge of RE#.

Data is output on I/O[7:0] on x8 devices and on I/O[15:0] on x16 devices.


**Figure 14: Asynchronous Data Output Cycles**





## 1Gb x8, x16: NAND Flash Memory Asynchronous Interface Bus Operation

**Figure 15: Asynchronous Data Output Cycles (EDO Mode)**



### Write Protect#

The write protect# (WP#) signal enables or disables PROGRAM and ERASE operations to a target. When WP# is LOW, PROGRAM and ERASE operations are disabled. When WP# is HIGH, PROGRAM and ERASE operations are enabled.

It is recommended that the host drive WP# LOW during power-on until  $V_{CC}$  is stable to prevent inadvertent PROGRAM and ERASE operations (see Device Initialization for additional details).

WP# must be transitioned only when the target is not busy and prior to beginning a command sequence. After a command sequence is complete and the target is ready, WP# can be transitioned. After WP# is transitioned, the host must wait  $t_{WW}$  before issuing a new command.

The WP# signal is always an active input, even when CE# is HIGH. This signal should not be multiplexed with other signals.

### Ready/Busy#

The ready/busy# (R/B#) signal provides a hardware method of indicating whether a target is ready or busy. A target is busy when one or more of its die (LUNs) are busy ( $RDY = 0$ ). A target is ready when all of its die (LUNs) are ready ( $RDY = 1$ ). Because each die (LUN) contains a status register, it is possible to determine the independent status of each die (LUN) by polling its status register instead of using the R/B# signal (see Status Operations for details regarding die (LUN) status).

This signal requires a pull-up resistor,  $R_p$ , for proper operation. R/B# is HIGH when the target is ready, and transitions LOW when the target is busy. The signal's open-drain



## 1Gb x8, x16: NAND Flash Memory Asynchronous Interface Bus Operation

driver enables multiple R/B# outputs to be OR-tied. Typically, R/B# is connected to an interrupt pin on the system controller.

The combination of  $R_p$  and capacitive loading of the R/B# circuit determines the rise time of the R/B# signal. The actual value used for  $R_p$  depends on the system timing requirements. Large values of  $R_p$  cause R/B# to be delayed significantly. Between the 10% and 90% points on the R/B# waveform, the rise time is approximately two time constants (TC).

$$T_C = R \times C$$

Where  $R = R_p$  (resistance of pull-up resistor), and  $C =$  total capacitive load.


The fall time of the R/B# signal is determined mainly by the output impedance of the R/B# signal and the total load capacitance. Approximate  $R_p$  values using a circuit load of 100pF are provided in Figure 21 (page 27).

The minimum value for  $R_p$  is determined by the output drive capability of the R/B# signal, the output voltage swing, and  $V_{CC}$ .

$$R_p = \frac{V_{CC}(\text{MAX}) - V_{OL}(\text{MAX})}{I_{OL} + \Sigma I_{IL}}$$

Where  $\Sigma I_{IL}$  is the sum of the input currents of all devices tied to the R/B# pin.

**Figure 16: READ/BUSY# Open Drain**









## 1Gb x8, x16: NAND Flash Memory Asynchronous Interface Bus Operation

**Figure 17:  $t_{\text{Fall}}$  and  $t_{\text{Rise}}$  (3.3V  $V_{\text{CC}}$ )**



- Notes:
1.  $t_{\text{Fall}}$  and  $t_{\text{Rise}}$  calculated at 10% and 90% points.
  2.  $t_{\text{Rise}}$  dependent on external capacitance and resistive loading and output transistor impedance.
  3.  $t_{\text{Rise}}$  primarily dependent on external pull-up resistor and external capacitive loading.
  4.  $t_{\text{Fall}} = 10\text{ns}$  at 3.3V.
  5. See TC values in Figure 21 (page 27) for approximate  $R_p$  value and TC.

**Figure 18:  $t_{\text{Fall}}$  and  $t_{\text{Rise}}$  (1.8V  $V_{\text{CC}}$ )**




- Notes:
1.  $t_{\text{Fall}}$  and  $t_{\text{Rise}}$  are calculated at 10% and 90% points.
  2.  $t_{\text{Rise}}$  is primarily dependent on external pull-up resistor and external capacitive loading.
  3.  $t_{\text{Fall}} \approx 7\text{ns}$  at 1.8V.
  4. See TC values in Figure 21 (page 27) for TC and approximate  $R_p$  value.





## 1Gb x8, x16: NAND Flash Memory Asynchronous Interface Bus Operation

**Figure 19:  $I_{OL}$  vs.  $R_p$  ( $V_{CC} = 3.3V$   $V_{CC}$ )**



**Figure 20:  $I_{OL}$  vs.  $R_p$  (1.8V  $V_{CC}$ )**



**1Gb x8, x16: NAND Flash Memory  
Asynchronous Interface Bus Operation****Figure 21: TC vs. Rp**




## Device Initialization

Micron NAND Flash devices are designed to prevent data corruption during power transitions.  $V_{CC}$  is internally monitored. (The  $WP\#$  signal supports additional hardware protection during power transitions.) When ramping  $V_{CC}$ , use the following procedure to initialize the device:

1. Ramp  $V_{CC}$ .
2. The host must wait for  $R/B\#$  to be valid and HIGH before issuing RESET (FFh) to any target. The  $R/B\#$  signal becomes valid when  $50\mu s$  has elapsed since the beginning the  $V_{CC}$  ramp, and  $10\mu s$  has elapsed since  $V_{CC}$  reaches  $V_{CC} (MIN)$ .
3. If not monitoring  $R/B\#$ , the host must wait at least  $100\mu s$  after  $V_{CC}$  reaches  $V_{CC} (MIN)$ . If monitoring  $R/B\#$ , the host must wait until  $R/B\#$  is HIGH.
4. The asynchronous interface is active by default for each target. Each LUN draws less than an average of  $10mA (I_{ST})$  measured over intervals of  $1ms$  until the RESET (FFh) command is issued.
5. The RESET (FFh) command must be the first command issued to all targets ( $CE\#s$ ) after the NAND Flash device is powered on. Each target will be busy for  $1ms$  after a RESET command is issued. The RESET busy time can be monitored by polling  $R/B\#$  or issuing the READ STATUS (70h) command to poll the status register.
6. The device is now initialized and ready for normal operation.

**Figure 22: R/B# Power-On Behavior**





## Command Definitions

**Table 5: Command Set**

Command	Command Cycle #1	Number of Valid Address Cycles	Data Input Cycles	Command Cycle #2	Valid While Selected LUN is Busy <sup>1</sup>	Notes
<b>Reset Operations</b>						
RESET	FFh	0	–	–	Yes	
<b>Identification Operation</b>						
READ ID	90h	1	–	–	No	
READ PARAMETER PAGE	ECh	1	–	–	No	
READ UNIQUE ID	EDh	1	–	–	No	
<b>Feature Operations</b>						
GET FEATURES	EEh	1	–	–	No	
SET FEATURES	EFh	1	4	–	No	
<b>Status Operations</b>						
READ STATUS	70h	0	–	–	Yes	
<b>Column Address Operations</b>						
RANDOM DATA READ	05h	2	–	E0h	No	
RANDOM DATA INPUT	85h	2	Optional	–	No	
PROGRAM FOR INTERNAL DATA MOVE	85h	4	Optional	–	No	2
<b>READ OPERATIONS</b>						
READ MODE	00h	0	–	–	No	
READ PAGE	00h	4	–	30h	No	
READ PAGE CACHE SEQUENTIAL	31h	0	–	–	No	3, 4
READ PAGE CACHE RANDOM	00h	4	–	31h	No	3, 4
READ PAGE CACHE LAST	3Fh	0	–	–	No	3, 4
<b>Program Operations</b>						
PROGRAM PAGE	80h	4	Yes	10h	No	
PROGRAM PAGE CACHE	80h	4	Yes	15h	No	3, 5
<b>Erase Operations</b>						
ERASE BLOCK	60h	3	–	D0h	No	
<b>Internal Data Move Operations</b>						
READ FOR INTERNAL DATA MOVE	00h	4	–	35h	No	2
PROGRAM FOR INTERNAL DATA MOVE	85h		Optional	10h	No	
<b>One-Time Programmable (OTP) Operations</b>						



# 1Gb x8, x16: NAND Flash Memory Command Definitions

**Table 5: Command Set (Continued)**

Command	Command Cycle #1	Number of Valid Address Cycles	Data Input Cycles	Command Cycle #2	Valid While Selected LUN is Busy <sup>1</sup>	Notes
OTP DATA LOCK BY PAGE (ONFI)	80h	4	No	10h	No	6
OTP DATA PROGRAM (ONFI)	80h	4	Yes	10h	No	6
OTP DATA READ (ONFI)	00h	4	No	30h	No	6

- Notes:
1. Busy means RDY = 0.
  2. Do not cross plane address boundaries when using READ for INTERNAL DATA MOVE and PROGRAM for INTERNAL DATA MOVE.
  3. These commands supported only with ECC disabled.
  4. Issuing a READ PAGE CACHE series (31h, 00h-31h, 3Fh) command when the array is busy (RDY = 1, ARDY = 0) is supported if the previous command was a READ PAGE (00h-30h) or READ PAGE CACHE series command; otherwise, it is prohibited.
  5. Issuing a PROGRAM PAGE CACHE (80h-15h) command when the array is busy (RDY = 1, ARDY = 0) is supported if the previous command was a PROGRAM PAGE CACHE (80h-15h) command; otherwise, it is prohibited.
  6. OTP commands can be entered only after issuing the SET FEATURES command with the feature address.



## Reset Operations

### RESET (FFh)


The RESET command is used to put the memory device into a known condition and to abort the command sequence in progress.

READ, PROGRAM, and ERASE commands can be aborted while the device is in the busy state. The contents of the memory location being programmed or the block being erased are no longer valid. The data may be partially erased or programmed, and is invalid. The command register is cleared and is ready for the next command. The data register and cache register contents are marked invalid.

The status register contains the value E0h when WP# is HIGH; otherwise it is written with a 60h value. R/B# goes LOW for  $t_{RST}$  after the RESET command is written to the command register.

The RESET command must be issued to all CE#s as the first command after power-on. The device will be busy for a maximum of 1ms.

**Figure 23: RESET (FFh) Operation**





## Identification Operations

### READ ID (90h)


The READ ID (90h) command is used to read identifier codes programmed into the target. This command is accepted by the target only when all die (LUNs) on the target are idle.

Writing 90h to the command register puts the target in read ID mode. The target stays in this mode until another valid command is issued.

When the 90h command is followed by an 00h address cycle, the target returns a 5-byte identifier code that includes the manufacturer ID, device configuration, and part-specific information.


When the 90h command is followed by a 20h address cycle, the target returns the 4-byte ONFI identifier code.

**Figure 24: READ ID (90h) with 00h Address Operation**



Note: 1. See the READ ID Parameter tables for byte definitions.

**Figure 25: READ ID (90h) with 20h Address Operation**



Note: 1. See READ ID Parameter tables for byte definitions.





# 1Gb x8, x16: NAND Flash Memory READ ID Parameter Tables

## READ ID Parameter Tables

**Table 6: READ ID Parameters for Address 00h**

b = binary; h = hexadecimal

			Options	I/07	I/06	I/05	I/04	I/03	I/02	I/01	I/00	Value
Byte 0 – Manufacturer ID												
Manufacturer			Micron	0	0	1	0	1	1	0	0	2Ch
Byte 1 – Device ID												
MT29F1G08ABADA			1Gb, x8, 3.3V	1	1	1	1	0	0	0	1	F1h
MT29F1G08ABBDA			1Gb, x8, 1.8V	1	0	1	0	0	0	0	1	A1h
MT29F1G16ABBDA			1Gb, x16, 1.8V	1	0	1	1	0	0	0	1	B1h
Byte 2												
Number of die per CE			1							0	0	00b
Cell type			SLC					0	0			00b
Number of simultaneously programmed pages			1			0	0					00b
Interleaved operations between multiple die			Not supported		0							0b
Cache programming			Supported	1								1b
Byte value			MT29F1G08ABADA	1	0	0	0	0	0	0	0	80h
			MT29F1G08ABBDA	1	0	0	0	0	0	0	0	80h
			MT29F1G16ABBDA	1	0	0	0	0	0	0	0	80h
Byte 3												
Page size			2KB							0	1	01b
Spare area size (bytes)			64B						1			1b
Block size (without spare)			128KB			0	1					01b
Organization			x8		0							0b
			x16		1							1b
Serial access (MIN)	1.8V	25ns	0					0				0xxx0b
	3.3V	20ns	1					0				1xxx0b
Byte value			MT29F1G08ABADA	1	0	0	1	0	1	0	1	95h
			MT29F1G08ABBDA	0	0	0	1	0	1	0	1	15h
			MT29F1G16ABBDA	0	1	0	1	0	1	0	1	55h
Byte 4												
Internal ECC level			4-bit ECC/512 (main) + 4 (spare) + 8 (parity) bytes							1	0	10b
Planes per CE#			1					0	0			00b
Plane size			1Gb		0	0	0					000b
Internal ECC			ECC disabled	0								0b
			ECC enabled	1								1b



# 1Gb x8, x16: NAND Flash Memory READ ID Parameter Tables

**Table 6: READ ID Parameters for Address 00h (Continued)**

b = binary; h = hexadecimal

	Options	I/07	I/06	I/05	I/04	I/03	I/02	I/01	I/00	Value
Byte value	MT29F1G08ABADA	0	0	0	0	0	0	1	0	02h
	MT29F1G08ABBDA	0	0	0	0	0	0	1	0	02h
	MT29F1G16ABBDA	0	0	0	0	0	0	1	0	02h

**Table 7: READ ID Parameters for Address 20h**

h = hexadecimal

Byte	Options	I/07	I/06	I/05	I/04	I/03	I/02	I/01	I/00	Value
0	"O"	0	1	0	0	1	1	1	1	4Fh
1	"N"	0	1	0	0	1	1	1	0	4Eh
2	"F"	0	1	0	0	0	1	1	0	46h
3	"I"	0	1	0	0	1	0	0	1	49h
4	Undefined	X	X	X	X	X	X	X	X	XXh



## READ PARAMETER PAGE (ECh)


The READ PARAMETER PAGE (ECh) command is used to read the ONFI parameter page programmed into the target. This command is accepted by the target only when all die (LUNs) on the target are idle.

Writing ECh to the command register puts the target in read parameter page mode. The target stays in this mode until another valid command is issued.

When the ECh command is followed by an 00h address cycle, the target goes busy for  $t_R$ . If the READ STATUS (70h) command is used to monitor for command completion, the READ MODE (00h) command must be used to re-enable data output mode.

To insure data integrity, x8 devices contain at least eight copies of the parameter page, and x16 devices contain at least four copies of the parameter page. Each parameter page is 256 bytes. If the initial READ PARAMETER PAGE (ECh) command fails to retrieve a correct copy of the parameter page, the command can be reissued until a correct copy is retrieved. If desired, the RANDOM DATA READ (05h-E0h) command can be used to change the location of data output.

**Figure 26: READ PARAMETER (ECh) Operation**





# 1Gb x8, x16: NAND Flash Memory Parameter Page Data Structure Tables

## Parameter Page Data Structure Tables

**Table 8: Parameter Page Data Structure**

h = hexadecimal

Byte	Description	Value
0–3	Parameter page signature	4Fh, 4Eh, 46h, 49h
4–5	Revision number	02h, 00h
6–7	Features supported	MT29F1G08ABADA3W
		10h, 00h
		MT29F1G08ABBD3W
		10h, 00h
		MT29F1G16ABBD3W
		11h, 00h
		MT29F1G08ABADAWP
		10h, 00h
		MT29F1G08ABBD4HC
		10h, 00h
		MT29F1G16ABBD4HC
		11h, 00h
		MT29F1G08ABBD4H4
		10h, 00h
		MT29F1G16ABBD4H4
		11h, 00h
		MT29F1G08ABAD4H4
		10h, 00h
8–9	Optional commands supported	3Fh, 00h
10–31	Reserved	00h, 00h
32–43	Device manufacturer	4Dh, 49h, 43h, 52h, 4Fh, 4Eh, 20h, 20h, 20h, 20h, 20h, 20h, 20h, 20h, 20h, 20h
44–63	Device model	MT29F1G08ABADA3W
		4Dh, 54h, 32h, 39h, 46h, 31h, 47h, 30h, 38h, 41h, 42h, 41h, 44h, 41h, 33h, 57h, 20h, 20h, 20h, 20h
		MT29F1G08ABBD3W
		4Dh, 54h, 32h, 39h, 46h, 31h, 47h, 30h, 38h, 41h, 42h, 42h, 44h, 41h, 33h, 57h, 20h, 20h, 20h, 20h
		MT29F1G16ABBD3W
		4Dh, 54h, 32h, 39h, 46h, 31h, 47h, 31h, 36h, 41h, 42h, 42h, 44h, 41h, 33h, 57h, 20h, 20h, 20h, 20h
		MT29F1G08ABADAWP
		4Dh, 54h, 32h, 39h, 46h, 31h, 47h, 30h, 38h, 41h, 42h, 41h, 44h, 41h, 57h, 50h, 20h, 20h, 20h, 20h
		MT29F1G08ABBD4HC
		4Dh, 54h, 32h, 39h, 46h, 31h, 47h, 30h, 38h, 41h, 42h, 42h, 44h, 41h, 48h, 43h, 20h, 20h, 20h, 20h
		MT29F1G16ABBD4HC
		4Dh, 54h, 32h, 39h, 46h, 31h, 47h, 31h, 36h, 41h, 42h, 42h, 44h, 41h, 48h, 43h, 20h, 20h, 20h, 20h
		MT29F1G08ABBD4H4
		4Dh, 54h, 32h, 39h, 46h, 31h, 47h, 30h, 38h, 41h, 42h, 42h, 44h, 41h, 48h, 34h, 20h, 20h, 20h, 20h
		MT29F1G16ABBD4H4
		4Dh, 54h, 32h, 39h, 46h, 31h, 47h, 31h, 36h, 41h, 42h, 42h, 44h, 41h, 48h, 34h, 20h, 20h, 20h, 20h
		MT29F1G08ABAD4H4
		4Dh, 54h, 32h, 39h, 46h, 31h, 47h, 30h, 38h, 41h, 42h, 41h, 44h, 41h, 48h, 34h, 20h, 20h, 20h, 20h
64	Manufacturer ID	2Ch
65–66	Date code	00h, 00h
67–79	Reserved	00h, 00h



## 1Gb x8, x16: NAND Flash Memory Parameter Page Data Structure Tables

**Table 8: Parameter Page Data Structure (Continued)**

h = hexadecimal

Byte	Description		Value
80–83	Number of data bytes per page		00h, 08h, 00h, 00h
84–85	Number of spare bytes per page		40h, 00h
86–89	Number of data bytes per partial page		00h, 02h, 00h, 00h
90–91	Number of spare bytes per partial page		10h, 00h
92–95	Number of pages per block		40h, 00h, 00h, 00h
96–99	Number of blocks per unit		00h, 04h, 00h, 00h
100	Number of logical units		01h
101	Number of address cycles		22h
102	Number of bits per cell		01h
103–104	Bad blocks maximum per unit		14h, 00h
105–106	Block endurance		01h, 05h
107	Guaranteed valid blocks at beginning of target		01h
108–109	Block endurance for guaranteed valid blocks		00h, 00h
110	Number of programs per page		04h
111	Partial programming attributes		00h
112	Number of bits ECC bits		04h
113	Number of interleaved address bits		00h
114	Interleaved operation attributes		00h
115–127	Reserved		00h, 00h, 00h, 00h, 00h, 00h, 00h, 00h, 00h, 00h, 00h, 00h, 00h
128	I/O pin capacitance		0Ah
129–130	Timing mode support	MT29F1G08ABADA3W	3Fh, 00h
		MT29F1G08ABBDA3W	1Fh, 00h
		MT29F1G16ABBDA3W	1Fh, 00h
		MT29F1G08ABADAWP	3Fh, 00h
		MT29F1G08ABBDAHC	1Fh, 00h
		MT29F1G16ABBDAHC	1Fh, 00h
		MT29F1G08ABBDAH4	1Fh, 00h
		MT29F1G16ABBDAH4	1Fh, 00h
		MT29F1G08ABADAH4	3Fh, 00h





## READ UNIQUE ID (EDh)

The READ UNIQUE ID (EDh) command is used to read a unique identifier programmed into the target. This command is accepted by the target only when all die (LUNs) on the target are idle.

Writing EDh to the command register puts the target in read unique ID mode. The target stays in this mode until another valid command is issued.


When the EDh command is followed by an 00h address cycle, the target goes busy for  $t_R$ . If the READ STATUS (70h) command is used to monitor for command completion, the READ MODE (00h) command must be used to re-enable data output mode.

After  $t_R$  completes, the host enables data output mode to read the unique ID. When the asynchronous interface is active, one data byte is output per RE# toggle.

Sixteen copies of the unique ID data are stored in the device. Each copy is 32 bytes. The first 16 bytes of a 32-byte copy are unique data, and the second 16 bytes are the complement of the first 16 bytes. The host should XOR the first 16 bytes with the second 16 bytes. If the result is 16 bytes of FFh, then that copy of the unique ID data is correct. In the event that a non-FFh result is returned, the host can repeat the XOR operation on a subsequent copy of the unique ID data. If desired, the RANDOM DATA READ (05h-E0h) command can be used to change the data output location.

The upper eight I/Os on a x16 device are not used and are a “Don’t Care” for x16 devices.

**Figure 27: READ UNIQUE ID (EDh) Operation**





## Feature Operations

The SET FEATURES (EFh) and GET FEATURES (EEh) commands are used to modify the target's default power-on behavior. These commands use a one-byte feature address to determine which subfeature parameters will be read or modified. Each feature address (in the 00h to FFh range) is defined in below. The SET FEATURES (EFh) command writes subfeature parameters (P1–P4) to the specified feature address. The GET FEATURES command reads the subfeature parameters (P1–P4) at the specified feature address.

When a feature is set, by default it remains active until the device is power cycled. It is volatile. Unless otherwise specified in the features table, once a device is set it remains set, even if a RESET (FFh) command is issued. GET/SET FEATURES commands can be used after required RESET to enable features before system BOOT ROM process.

Internal ECC can be enabled/disabled using SET FEATURES (EFh). The SET FEATURES command (EFh), followed by address 90h, followed by four data bytes (only the first data byte is used) will enable/disable internal ECC.

The sequence to enable internal ECC with SET FEATURES is EFh(cmd)-90h(addr)-08h(data)-00h(data)-00h(data)-00h(data)-wait(<sup>t</sup>FEAT).

The sequence to disable internal ECC with SET FEATURES is EFh(cmd)-90h(addr)-00h(data)-00h(data)-00h(data)-00h(data)-wait(<sup>t</sup>FEAT). The GET FEATURES command is EEh.

**Table 9: Feature Address Definitions**

Feature Address	Definition
00h	Reserved
01h	Timing mode
02h–7Fh	Reserved
80h	Programmable output drive strength
81h	Programmable RB# pull-down strength
82h–FFh	Reserved
90h	Array operation mode




**Table 10: Feature Address 90h – Array Operation Mode**

Subfeature Parameter	Options	1/07	1/06	1/05	1/04	1/03	1/02	1/01	1/00	Value	Notes
P1											
Operation mode option	Normal	Reserved (0)							0	00h	1
	OTP operation	Reserved (0)							1	01h	
	OTP protection	Reserved (0)						1	1	03h	
	Disable ECC	Reserved (0)				0	0	0	0	00h	1
	Enable ECC	Reserved (0)				1	0	0	0	08h	1
P2											
Reserved		Reserved (0)								00h	
P3											
Reserved		Reserved (0)								00h	
P4											
Reserved		Reserved (0)								00h	

Note: 1. These bits are reset to 00h on power cycle.

## SET FEATURES (EFh)


The SET FEATURES (EFh) command writes the subfeature parameters (P1–P4) to the specified feature address to enable or disable target-specific features. This command is accepted by the target only when all die (LUNs) on the target are idle.

Writing EFh to the command register puts the target in the set features mode. The target stays in this mode until another command is issued.

The EFh command is followed by a valid feature address. The host waits for  $t_{ADL}$  before the subfeature parameters are input. When the asynchronous interface is active, one subfeature parameter is latched per rising edge of WE#.

After all four subfeature parameters are input, the target goes busy for  $t_{FEAT}$ . The READ STATUS (70h) command can be used to monitor for command completion.

Feature address 01h (timing mode) operation is unique. If SET FEATURES is used to modify the interface type, the target will be busy for  $t_{ITC}$ .

**Figure 28: SET FEATURES (EFh) Operation**




## 1Gb x8, x16: NAND Flash Memory Feature Operations

### GET FEATURES (EEh)


The GET FEATURES (EEh) command reads the subfeature parameters (P1–P4) from the specified feature address. This command is accepted by the target only when all die (LUNs) on the target are idle.

Writing EEh to the command register puts the target in get features mode. The target stays in this mode until another valid command is issued.

When the EEh command is followed by a feature address, the target goes busy for  $t_{FEAT}$ . If the READ STATUS (70h) command is used to monitor for command completion, the READ MODE (00h) command must be used to re-enable data output mode.

After  $t_{FEAT}$  completes, the host enables data output mode to read the subfeature parameters.

**Figure 29: GET FEATURES (EEh) Operation**





# 1Gb x8, x16: NAND Flash Memory Feature Operations

**Table 11: Feature Addresses 01h: Timing Mode**

Subfeature Parameter	Options	I/O7	I/O6	I/O5	I/O4	I/O3	I/O2	I/O1	I/O0	Value	Notes
<b>P1</b>											
Timing mode	Mode 0 (default)				Reserved (0)		0	0	0	00h	1, 2
	Mode 1				Reserved (0)		0	0	1	01h	2
	Mode 2				Reserved (0)		0	1	0	02h	2
	Mode 3				Reserved (0)		0	1	1	03h	3
	Mode 4				Reserved (0)		1	0	0	04h	3
	Mode 5				Reserved (0)		1	0	1	05h	3
<b>P2</b>											
					Reserved (0)					00h	
<b>P3</b>											
					Reserved (0)					00h	
<b>P4</b>											
					Reserved (0)					00h	

- Notes:
1. The timing mode feature address is used to change the default timing mode. The timing mode should be selected to indicate the maximum speed at which the device will receive commands, addresses, and data cycles. The five supported settings for the timing mode are shown. The default timing mode is mode 0. The device returns to mode 0 when the device is power cycled. Supported timing modes are reported in the parameter page.
  2. Supported for both 1.8V and 3.3V.
  3. Supported for 3.3V only.



# 1Gb x8, x16: NAND Flash Memory Feature Operations

**Table 12: Feature Addresses 80h: Programmable I/O Drive Strength**

Subfeature Parameter	Options	I/O7	I/O6	I/O5	I/O4	I/O3	I/O2	I/O1	I/O0	Value	Notes
<b>P1</b>											
I/O drive strength	Full (default)				Reserved (0)			0	0	00h	1
	Three-quarters				Reserved (0)			0	1	01h	
	One-half				Reserved (0)			1	0	02h	
	One-quarter				Reserved (0)			1	1	03h	
<b>P2</b>											
					Reserved (0)					00h	
<b>P3</b>											
					Reserved (0)					00h	
<b>P4</b>											
					Reserved (0)					00h	

Note: 1. The programmable drive strength feature address is used to change the default I/O drive strength. Drive strength should be selected based on expected loading of the memory bus. This table shows the four supported output drive strength settings. The default drive strength is full strength. The device returns to the default drive strength mode when the device is power cycled. AC timing parameters may need to be relaxed if I/O drive strength is not set to full.

**Table 13: Feature Addresses 81h: Programmable R/B# Pull-Down Strength**

Subfeature Parameter	Options	I/O7	I/O6	I/O5	I/O4	I/O3	I/O2	I/O1	I/O0	Value	Notes
<b>P1</b>											
R/B# pull-down strength	Full (default)							0	0	00h	1
	Three-quarters							0	1	01h	
	One-half							1	0	02h	
	One-quarter							1	1	03h	
<b>P2</b>											
										Reserved (0)	00h
<b>P3</b>											
										Reserved (0)	00h
<b>P4</b>											
										Reserved (0)	00h

Note: 1. This feature address is used to change the default R/B# pull-down strength. Its strength should be selected based on the expected loading of R/B#. Full strength is the default, power-on value.



## Status Operations

Each die (LUN) provides its status independently of other die (LUNs) on the same target through its 8-bit status register.

After the READ STATUS (70h) command is issued, status register output is enabled. The contents of the status register are returned on I/O[7:0] for each data output request.

When the asynchronous interface is active and status register output is enabled, changes in the status register are seen on I/O[7:0] as long as CE# and RE# are LOW; it is not necessary to toggle RE# to see the status register update.

While monitoring the status register to determine when a data transfer from the Flash array to the data register (<sup>1</sup>R) is complete, the host must issue the READ MODE (00h) command to disable the status register and enable data output (see Read Operations).

With internal ECC enabled, a READ STATUS command is required after completion of the data transfer (<sup>1</sup>R\_ECC) to determine whether an uncorrectable read error occurred.

**Table 14: Status Register Definition**

SR Bit	Program Page	Program Page Cache Mode	Page Read	Page Read Cache Mode	Block Erase	Description
7	Write protect	Write protect	Write protect	Write protect	Write protect	0 = Protected 1 = Not protected
6	RDY	RDY <sup>1</sup> cache	RDY	RDY <sup>1</sup> cache	RDY	0 = Busy 1 = Ready
5	ARDY	ARDY <sup>2</sup>	ARDY	ARDY <sup>2</sup>	ARDY	Don't Care
4	–	–	–	–	–	Don't Care
3	–	–	Rewrite recommended <sup>3</sup>	–	–	0 = Normal or uncorrectable 1 = Rewrite recommended
2	–	–	–	–	–	Don't Care
1	FAILC (N - 1)	FAILC (N - 1)	Reserved	–	–	Don't Care
0	FAIL	FAIL (N)	FAIL <sup>4</sup>	–	FAIL	0 = Successful PROGRAM/ ERASE/READ 1 = Error in PROGRAM/ ERASE READ

- Notes:
1. Status register bit 6 is 1 when the cache is ready to accept new data. R/B# follows bit 6.
  2. Status register bit 5 is 0 during the actual programming operation. If cache mode is used, this bit will be 1 when all internal operations are complete.
  3. A status register bit defined as Rewrite Recommended signifies that the page includes a certain number of READ errors per sector (512B (main) + 4B (spare) + 8B (parity)). A rewrite of this page is recommended. (Up to a 4-bit error has been corrected if internal ECC was enabled.)
  4. A status register bit defined as FAIL signifies that an uncorrectable READ error has occurred.




## 1Gb x8, x16: NAND Flash Memory Status Operations

### READ STATUS (70h)

The READ STATUS (70h) command returns the status of the last-selected die (LUN) on a target. This command is accepted by the last-selected die (LUN) even when it is busy (RDY = 0).

If there is only one die (LUN) per target, the READ STATUS (70h) command can be used to return status following any NAND command.

**Figure 30: READ STATUS (70h) Operation**





## Column Address Operations

The column address operations affect how data is input to and output from the cache registers within the selected die (LUNs). These features provide host flexibility for managing data, especially when the host internal buffer is smaller than the number of data bytes or words in the cache register.


When the asynchronous interface is active, column address operations can address any byte in the selected cache register.

### RANDOM DATA READ (05h-E0h)

The RANDOM DATA READ (05h-E0h) command changes the column address of the selected cache register and enables data output from the last selected die (LUN). This command is accepted by the selected die (LUN) when it is ready (RDY = 1; ARDY = 1). It is also accepted by the selected die (LUN) during CACHE READ operations (RDY = 1; ARDY = 0).

Writing 05h to the command register, followed by two column address cycles containing the column address, followed by the E0h command, puts the selected die (LUN) into data output mode. After the E0h command cycle is issued, the host must wait at least  $t_{WHR}$  before requesting data output. The selected die (LUN) stays in data output mode until another valid command is issued.

**Figure 31: RANDOM DATA READ (05h-E0h) Operation**






## RANDOM DATA INPUT (85h)

The RANDOM DATA INPUT (85h) command changes the column address of the selected cache register and enables data input on the last-selected die (LUN). This command is accepted by the selected die (LUN) when it is ready (RDY = 1; ARDY = 1). It is also accepted by the selected die (LUN) during cache program operations (RDY = 1; ARDY = 0).

Writing 85h to the command register, followed by two column address cycles containing the column address, puts the selected die (LUN) into data input mode. After the second address cycle is issued, the host must wait at least  $t_{ADL}$  before inputting data. The selected die (LUN) stays in data input mode until another valid command is issued. Though data input mode is enabled, data input from the host is optional. Data input begins at the column address specified.

The RANDOM DATA INPUT (85h) command is allowed after the required address cycles are specified, but prior to the final command cycle (10h, 11h, 15h) of the following commands while data input is permitted: PROGRAM PAGE (80h-10h), PROGRAM PAGE CACHE (80h-15h), and PROGRAM FOR INTERNAL DATA MOVE (85h-10h).

**Figure 32: RANDOM DATA INPUT (85h) Operation**



## PROGRAM FOR INTERNAL DATA INPUT (85h)

The PROGRAM FOR INTERNAL DATA INPUT (85h) command changes the row address (block and page) where the cache register contents will be programmed in the NAND Flash array. It also changes the column address of the selected cache register and enables data input on the specified die (LUN). This command is accepted by the selected die (LUN) when it is ready (RDY = 1; ARDY = 1). It is also accepted by the selected die (LUN) during cache programming operations (RDY = 1; ARDY = 0).

Write 85h to the command register. Then write two column address cycles and three row address cycles. This updates the page and block destination of the selected device for the addressed LUN and puts the cache register into data input mode. After the fifth address cycle is issued the host must wait at least  $t_{ADL}$  before inputting data. The selected LUN stays in data input mode until another valid command is issued. Though data input mode is enabled, data input from the host is optional. Data input begins at the column address specified.

The PROGRAM FOR INTERNAL DATA INPUT (85h) command is allowed after the required address cycles are specified, but prior to the final command cycle (10h, 11h, 15h) of the following commands while data input is permitted: PROGRAM PAGE (80h-10h),





## 1Gb x8, x16: NAND Flash Memory Column Address Operations

PROGRAM PAGE CACHE (80h-15h), and PROGRAM FOR INTERNAL DATA MOVE (85h-10h). When used with these commands, the LUN address and plane select bits are required to be identical to the LUN address and plane select bits originally specified.


The PROGRAM FOR INTERNAL DATA INPUT (85h) command enables the host to modify the original page and block address for the data in the cache register to a new page and block address.

In devices that have more than one die (LUN) per target, the PROGRAM FOR INTERNAL DATA INPUT (85h) command can be used with other commands that support interleaved die (multi-LUN) operations.

The PROGRAM FOR INTERNAL DATA INPUT (85h) command can be used with the RANDOM DATA READ (05h-E0h) command to read and modify cache register contents in small sections prior to programming cache register contents to the NAND Flash array. This capability can reduce the amount of buffer memory used in the host controller.

The RANDOM DATA INPUT (85h) command can be used during the PROGRAM FOR INTERNAL DATA MOVE command sequence to modify one or more bytes of the original data. First, data is copied into the cache register using the 00h-35h command sequence, then the RANDOM DATA INPUT (85h) command is written along with the address of the data to be modified next. New data is input on the external data pins. This copies the new data into the cache register.

**Figure 33: PROGRAM FOR INTERNAL DATA INPUT (85h) Operation**





## Read Operations

The READ PAGE (00h-30h) command, when issued by itself, reads one page from the NAND Flash array to its cache register and enables data output for that cache register.

During data output the following commands can be used to read and modify the data in the cache registers: RANDOM DATA READ (05h-E0h) and RANDOM DATA INPUT (85h).

### Read Cache Operations

To increase data throughput, the READ PAGE CACHE series (31h, 00h-31h) commands can be used to output data from the cache register while concurrently copying a page from the NAND Flash array to the data register.

To begin a read page cache sequence, begin by reading a page from the NAND Flash array to its corresponding cache register using the READ PAGE (00h-30h) command. R/B# goes LOW during <sup>t</sup>R and the selected die (LUN) is busy (RDY = 0, ARDY = 0). After <sup>t</sup>R (R/B# is HIGH and RDY = 1, ARDY = 1), issue either of these commands:

- READ PAGE CACHE SEQUENTIAL (31h) – copies the next sequential page from the NAND Flash array to the data register
- READ PAGE CACHE RANDOM (00h-31h) – copies the page specified in this command from the NAND Flash array to its corresponding data register

After the READ PAGE CACHE series (31h, 00h-31h) command has been issued, R/B# goes LOW on the target, and RDY = 0 and ARDY = 0 on the die (LUN) for <sup>t</sup>RCBSY while the next page begins copying data from the array to the data register. After <sup>t</sup>RCBSY, R/B# goes HIGH and the die's (LUN's) status register bits indicate the device is busy with a cache operation (RDY = 1, ARDY = 0). The cache register becomes available and the page requested in the READ PAGE CACHE operation is transferred to the data register. At this point, data can be output from the cache register, beginning at column address 0. The RANDOM DATA READ (05h-E0h) command can be used to change the column address of the data output by the die (LUN).

After outputting the desired number of bytes from the cache register, either an additional READ PAGE CACHE series (31h, 00h-31h) operation can be started or the READ PAGE CACHE LAST (3Fh) command can be issued.

If the READ PAGE CACHE LAST (3Fh) command is issued, R/B# goes LOW on the target, and RDY = 0 and ARDY = 0 on the die (LUN) for <sup>t</sup>RCBSY while the data register is copied into the cache register. After <sup>t</sup>RCBSY, R/B# goes HIGH and RDY = 1 and ARDY = 1, indicating that the cache register is available and that the die (LUN) is ready. Data can then be output from the cache register, beginning at column address 0. The RANDOM DATA READ (05h-E0h) command can be used to change the column address of the data being output.

For READ PAGE CACHE series (31h, 00h-31h, 3Fh), during the die (LUN) busy time, <sup>t</sup>RCBSY, when RDY = 0 and ARDY = 0, the only valid commands are status operations (70h) and RESET (FFh). When RDY = 1 and ARDY = 0, the only valid commands during READ PAGE CACHE series (31h, 00h-31h) operations are status operations (70h), READ MODE (00h), READ PAGE CACHE series (31h, 00h-31h), RANDOM DATA READ (05h-E0h), and RESET (FFh).



## **READ MODE (00h)**

The READ MODE (00h) command disables status output and enables data output for the last-selected die (LUN) and cache register after a READ operation (00h-30h, 00h-3Ah, 00h-35h) has been monitored with a status operation (70h). This command is accepted by the die (LUN) when it is ready (RDY = 1, ARDY = 1). It is also accepted by the die (LUN) during READ PAGE CACHE (31h, 00h-31h) operations (RDY = 1 and ARDY = 0).

## **READ PAGE (00h-30h)**

The READ PAGE (00h-30h) command copies a page from the NAND Flash array to its respective cache register and enables data output. This command is accepted by the die (LUN) when it is ready (RDY = 1, ARDY = 1).

To read a page from the NAND Flash array, write the 00h command to the command register, then write *n* address cycles to the address registers, and conclude with the 30h command. The selected die (LUN) will go busy (RDY = 0, ARDY = 0) for <sup>t</sup>R as data is transferred.

To determine the progress of the data transfer, the host can monitor the target's R/B# signal or, alternatively, the status operations (70h) can be used. If the status operations are used to monitor the LUN's status, when the die (LUN) is ready (RDY = 1, ARDY = 1), the host disables status output and enables data output by issuing the READ MODE (00h) command. When the host requests data output, output begins at the column address specified.


During data output the RANDOM DATA READ (05h-E0h) command can be issued.

When internal ECC is enabled, the READ STATUS (70h) command is required after the completion of the data transfer (<sup>t</sup>R\_ECC) to determine whether an uncorrectable read error occurred. (<sup>t</sup>R\_ECC is the data transferred with internal ECC enabled.)




## 1Gb x8, x16: NAND Flash Memory Read Operations

**Figure 34: READ PAGE (00h-30h) Operation**



**Figure 35: READ PAGE (00h-30h) Operation with Internal ECC Enabled**




### READ PAGE CACHE SEQUENTIAL (31h)

The READ PAGE CACHE SEQUENTIAL (31h) command reads the next sequential page within a block into the data register while the previous page is output from the cache register. This command is accepted by the die (LUN) when it is ready (RDY = 1, ARDY = 1). It is also accepted by the die (LUN) during READ PAGE CACHE (31h, 00h-31h) operations (RDY = 1 and ARDY = 0).

To issue this command, write 31h to the command register. After this command is issued, R/B# goes LOW and the die (LUN) is busy (RDY = 0, ARDY = 0) for  $t_{RCBSY}$ . After  $t_{RCBSY}$ , R/B# goes HIGH and the die (LUN) is busy with a cache operation (RDY = 1, ARDY = 0), indicating that the cache register is available and that the specified page is copying from the NAND Flash array to the data register. At this point, data can be output from the cache register beginning at column address 0. The RANDOM DATA READ (05h-E0h) command can be used to change the column address of the data being output from the cache register.

The READ PAGE CACHE SEQUENTIAL (31h) command can be used to cross block boundaries. If the READ PAGE CACHE SEQUENTIAL (31h) command is issued after the last page of a block is read into the data register, the next page read will be the next logical block in which the 31h command was issued. Do not issue the READ PAGE CACHE SEQUENTIAL (31h) to cross die (LUN) boundaries. Instead, issue the READ PAGE CACHE LAST (3Fh) command.


**Figure 36: READ PAGE CACHE SEQUENTIAL (31h) Operation**


## READ PAGE CACHE RANDOM (00h-31h)

The READ PAGE CACHE RANDOM (00h-31h) command reads the specified block and page into the data register while the previous page is output from the cache register. This command is accepted by the die (LUN) when it is ready (RDY = 1, ARDY = 1). It is also accepted by the die (LUN) during READ PAGE CACHE (31h, 00h-31h) operations (RDY = 1 and ARDY = 0).


To issue this command, write 00h to the command register, then write  $n$  address cycles to the address register, and conclude by writing 31h to the command register. The column address in the address specified is ignored. The die (LUN) address must match the same die (LUN) address as the previous READ PAGE (00h-30h) command or, if applicable, the previous READ PAGE CACHE RANDOM (00h-31h) command.

After this command is issued, R/B# goes LOW and the die (LUN) is busy (RDY = 0, ARDY = 0) for  $t_{RCBSY}$ . After  $t_{RCBSY}$ , R/B# goes HIGH and the die (LUN) is busy with a cache operation (RDY = 1, ARDY = 0), indicating that the cache register is available and that the specified page is copying from the NAND Flash array to the data register. At this point, data can be output from the cache register beginning at column address 0. The RANDOM DATA READ (05h-E0h) command can be used to change the column address of the data being output from the cache register.



# 1Gb x8, x16: NAND Flash Memory Read Operations

**Figure 37: READ PAGE CACHE RANDOM (00h-31h) Operation**






## READ PAGE CACHE LAST (3Fh)

The READ PAGE CACHE LAST (3Fh) command ends the read page cache sequence and copies a page from the data register to the cache register. This command is accepted by the die (LUN) when it is ready (RDY = 1, ARDY = 1). It is also accepted by the die (LUN) during READ PAGE CACHE (31h, 00h-31h) operations (RDY = 1 and ARDY = 0).

To issue the READ PAGE CACHE LAST (3Fh) command, write 3Fh to the command register. After this command is issued, R/B# goes LOW and the die (LUN) is busy (RDY = 0, ARDY = 0) for  $t_{RCBSY}$ . After  $t_{RCBSY}$ , R/B# goes HIGH and the die (LUN) is ready (RDY = 1, ARDY = 1). At this point, data can be output from the cache register, beginning at column address 0. The RANDOM DATA READ (05h-E0h) command can be used to change the column address of the data being output from the cache register.

**Figure 38: READ PAGE CACHE LAST (3Fh) Operation**





## Program Operations

Program operations are used to move data from the cache or data registers to the NAND array. During a program operation the contents of the cache and/or data registers are modified by the internal control logic.

Within a block, pages must be programmed sequentially from the least significant page address to the most significant page address (0, 1, 2, ....., 63). During a program operation, the contents of the cache and/or data registers are modified by the internal control logic.

### Program Operations

The PROGRAM PAGE (80h-10h) command programs one page from the cache register to the NAND Flash array. When the die (LUN) is ready (RDY = 1, ARDY = 1), the host should check the FAIL bit to verify that the operation has completed successfully.

### Program Cache Operations

The PROGRAM PAGE CACHE (80h-15h) command can be used to improve program operation system performance. When this command is issued, the die (LUN) goes busy (RDY = 0, ARDY = 0) while the cache register contents are copied to the data register, and the die (LUN) is busy with a program cache operation (RDY = 1, ARDY = 0). While the contents of the data register are moved to the NAND Flash array, the cache register is available for an additional PROGRAM PAGE CACHE (80h-15h) or PROGRAM PAGE (80h-10h) command.

For PROGRAM PAGE CACHE series (80h-15h) operations, during the die (LUN) busy times,  $\overline{\text{C}}\text{BSY}$  and  $\overline{\text{L}}\text{PROG}$ , when RDY = 0 and ARDY = 0, the only valid commands are status operation (70h) and reset (FFh). When RDY = 1 and ARDY = 0, the only valid commands during PROGRAM PAGE CACHE series (80h-15h) operations are status operation (70h), PROGRAM PAGE CACHE (80h-15h), PROGRAM PAGE (80h-10h), RANDOM DATA INPUT (85h), PROGRAM FOR INTERNAL DATA INPUT (85h), and RESET (FFh).

## PROGRAM PAGE (80h-10h)

The PROGRAM PAGE (80h-10h) command enables the host to input data to a cache register, and moves the data from the cache register to the specified block and page address in the array of the selected die (LUN). This command is accepted by the die (LUN) when it is ready (RDY = 1, ARDY = 1). It is also accepted by the die (LUN) when it is busy with a PROGRAM PAGE CACHE (80h-15h) operation (RDY = 1, ARDY = 0).

To input a page to the cache register and move it to the NAND array at the block and page address specified, write 80h to the command register. Issuing the 80h to the command register clears all of the cache registers' contents on the selected target. Write  $n$  address cycles containing the column address and row address. Data input cycles follow. Serial data is input beginning at the column address specified. At any time during the data input cycle the RANDOM DATA INPUT (85h) and PROGRAM FOR INTERNAL DATA INPUT (85h) commands may be issued. When data input is complete, write 10h to the command register. The selected LUN will go busy (RDY = 0, ARDY = 0) for  $\overline{\text{L}}\text{PROG}$  as data is transferred.

To determine the progress of the data transfer, the host can monitor the target's R/B# signal or, alternatively, the status operation (70h) may be used. When the die (LUN) is ready (RDY = 1, ARDY = 1), the host should check the status of the FAIL bit.






## 1Gb x8, x16: NAND Flash Memory Program Operations

When internal ECC is enabled, the duration of array programming time is  $t_{\text{PROG\_ECC}}$ . During  $t_{\text{PROG\_ECC}}$ , the internal ECC generates parity bits when error detection is complete.

**Figure 39: PROGRAM PAGE (80h-10h) Operaton**



### PROGRAM PAGE CACHE (80h-15h)

The PROGRAM PAGE CACHE (80h-15h) command enables the host to input data to a cache register; copies the data from the cache register to the data register; then moves the data register contents to the specified block and page address in the array of the selected die (LUN). After the data is copied to the data register, the cache register is available for additional PROGRAM PAGE CACHE (80h-15h) or PROGRAM PAGE (80h-10h) commands. The PROGRAM PAGE CACHE (80h-15h) command is accepted by the die (LUN) when it is ready ( $\text{RDY} = 1$ ,  $\text{ARDY} = 1$ ). It is also accepted by the die (LUN) when busy with a PROGRAM PAGE CACHE (80h-15h) operation ( $\text{RDY} = 1$ ,  $\text{ARDY} = 0$ ).

To input a page to the cache register to move it to the NAND array at the block and page address specified, write 80h to the command register. Issuing the 80h to the command register clears all of the cache registers' contents on the selected target. Then write  $n$  address cycles containing the column address and row address. Data input cycles follow. Serial data is input beginning at the column address specified. At any time during the data input cycle the RANDOM DATA INPUT (85h) and PROGRAM FOR INTERNAL DATA INPUT (85h) commands may be issued. When data input is complete, write 15h to the command register. The selected LUN will go busy ( $\text{RDY} = 0$ ,  $\text{ARDY} = 0$ ) for  $t_{\text{CBSY}}$  to allow the data register to become available from a previous program cache operation, to copy data from the cache register to the data register, and then to begin moving the data register contents to the specified page and block address.


To determine the progress of  $t_{\text{CBSY}}$ , the host can monitor the target's R/B# signal or, alternatively, the status operation (70h) can be used. When the LUN's status shows that it is busy with a PROGRAM CACHE operation ( $\text{RDY} = 1$ ,  $\text{ARDY} = 0$ ), the host should check the status of the FAILC bit to see if a previous cache operation was successful.

If, after  $t_{\text{CBSY}}$ , the host wants to wait for the program cache operation to complete, without issuing the PROGRAM PAGE (80h-10h) command, the host should monitor  $\text{ARDY}$  until it is 1. The host should then check the status of the FAIL and FAILC bits.




# 1Gb x8, x16: NAND Flash Memory Program Operations

**Figure 40: PROGRAM PAGE CACHE (80h-15h) Operation (Start)**



**Figure 41: PROGRAM PAGE CACHE (80h-15h) Operation (End)**





## Erase Operations

Erase operations are used to clear the contents of a block in the NAND Flash array to prepare its pages for program operations.

### Erase Operations

The ERASE BLOCK (60h-D0h) command erases one block in the NAND Flash array. When the die (LUN) is ready (RDY = 1, ARDY = 1), the host should check the FAIL bit to verify that this operation completed successfully.


### ERASE BLOCK (60h-D0h)

The ERASE BLOCK (60h-D0h) command erases the specified block in the NAND Flash array. This command is accepted by the die (LUN) when it is ready (RDY = 1, ARDY = 1).

To erase a block, write 60h to the command register. Then write two address cycles containing the row address; the page address is ignored. Conclude by writing D0h to the command register. The selected die (LUN) will go busy (RDY = 0, ARDY = 0) for  $t_{BERS}$  while the block is erased.

To determine the progress of an ERASE operation, the host can monitor the target's R/B# signal, or alternatively, the status operation (70h) can be used. When the die (LUN) is ready (RDY = 1, ARDY = 1) the host should check the status of the FAIL bit.

**Figure 42: ERASE BLOCK (60h-D0h) Operation**





## Internal Data Move Operations

Internal data move operations make it possible to transfer data within a device from one page to another using the cache register. This is particularly useful for block management and wear leveling.

The INTERNAL DATA MOVE operation is a two-step process consisting of a READ FOR INTERNAL DATA MOVE (00h-35h) and a PROGRAM FOR INTERNAL DATA MOVE (85h-10h) command. To move data from one page to another, first issue the READ FOR INTERNAL DATA MOVE (00h-35h) command. When the die (LUN) is ready (RDY = 1, ARDY = 1), the host can transfer the data to a new page by issuing the PROGRAM FOR INTERNAL DATA MOVE (85h-10h) command. When the die (LUN) is again ready (RDY = 1, ARDY = 1), the host should check the FAIL bit to verify that this operation completed successfully.

To prevent bit errors from accumulating over multiple INTERNAL DATA MOVE operations, it is recommended that the host read the data out of the cache register after the READ FOR INTERNAL DATA MOVE (00h-35h) completes and prior to issuing the PROGRAM FOR INTERNAL DATA MOVE (85h-10h) command. The RANDOM DATA READ (05h-E0h) command can be used to change the column address. The host should check the data for ECC errors and correct them. When the PROGRAM FOR INTERNAL DATA MOVE (85h-10h) command is issued, any corrected data can be input. The PROGRAM FOR INTERNAL DATA INPUT (85h) command can be used to change the column address.

Between the READ FOR INTERNAL DATA MOVE (00h-35h) and PROGRAM FOR INTERNAL DATA MOVE (85h-10h) commands, the following commands are supported: status operation (70h) and column address operations (05h-E0h, 85h). The RESET operation (FFh) can be issued after READ FOR INTERNAL DATA MOVE (00h-35h), but the contents of the cache registers on the target are not valid.

### READ FOR INTERNAL DATA MOVE (00h-35h)

The READ FOR INTERNAL DATA MOVE (00h-35h) command is functionally identical to the READ PAGE (00h-30h) command, except that 35h is written to the command register instead of 30h.


Though it is not required, it is recommended that the host read the data out of the device to verify the data prior to issuing the PROGRAM FOR INTERNAL DATA MOVE (85h-10h) command to prevent the propagation of data errors.

If internal ECC is enabled, the data does not need to be toggled out by the host to be corrected and moving data can then be written to a new page without data reloading, which improves system performance.




# 1Gb x8, x16: NAND Flash Memory Internal Data Move Operations

**Figure 43: READ FOR INTERNAL DATA MOVE (00h-35h) Operation**




**Figure 44: READ FOR INTERNAL DATA MOVE (00h-35h) with RANDOM DATA READ (05h-E0h)**






# 1Gb x8, x16: NAND Flash Memory Internal Data Move Operations

**Figure 45: INTERNAL DATA MOVE (85h-10h) with Internal ECC Enabled**



**Figure 46: INTERNAL DATA MOVE (85h-10h) with RANDOM DATA INPUT with Internal ECC Enabled**






# 1Gb x8, x16: NAND Flash Memory Internal Data Move Operations


## PROGRAM FOR INTERNAL DATA MOVE (85h–10h)

The PROGRAM FOR INTERNAL DATA MOVE (85h-10h) command is functionally identical to the PROGRAM PAGE (80h-10h) command, except that when 85h is written to the command register, cache register contents are not cleared.

**Figure 47: PROGRAM FOR INTERNAL DATA MOVE (85h–10h) Operation**



**Figure 48: PROGRAM FOR INTERNAL DATA MOVE (85h-10h) with RANDOM DATA INPUT (85h)**





## One-Time Programmable (OTP) Operations

This Micron NAND Flash device offers a protected, one-time programmable NAND Flash memory area. Thirty full pages (2112 bytes per page) of OTP data are available on the device, and the entire range is guaranteed to be good. The OTP area is accessible only through the OTP commands. Customers can use the OTP area any way they choose; typical uses include programming serial numbers or other data for permanent storage.

The OTP area leaves the factory in an unwritten state (all bits are 1s). Programming or partial-page programming enables the user to program only 0 bits in the OTP area. The OTP area cannot be erased, whether it is protected or not. Protecting the OTP area prevents further programming of that area.

Micron provides a unique way to program and verify data before permanently protecting it and preventing future changes. The OTP area is only accessible while in OTP operation mode. To set the device to OTP operation mode, issue the SET FEATURE (EFh) command to feature address 90h and write 01h to P1, followed by three cycles of 00h to P2-P4. For parameters to enter OTP mode, see Features Operations.

When the device is in OTP operation mode, all subsequent PAGE READ (00h-30h) and PROGRAM PAGE (80h-10h) commands are applied to the OTP area. The OTP area is assigned to page addresses 02h-1Fh. To program an OTP page, issue the PROGRAM PAGE (80h-10h) command. The pages must be programmed in the ascending order. Similarly, to read an OTP page, issue the PAGE READ (00h-30h) command.

Protecting the OTP is done by entering OTP protect mode. To set the device to OTP protect mode, issue the SET FEATURE (EFh) command to feature address 90h and write 03h to P1, followed by three cycles of 00h to P2-P4.

To determine whether the device is busy during an OTP operation, either monitor R/B# or use the READ STATUS (70h) command.

To exit OTP operation or protect mode, write 00h to P1 at feature address 90h.





## 1Gb x8, x16: NAND Flash Memory One-Time Programmable (OTP) Operations

### OTP DATA PROGRAM (80h-10h)

The OTP DATA PROGRAM (80h-10h) command is used to write data to the pages within the OTP area. An entire page can be programmed at one time, or a page can be partially programmed up to eight times. Only the OTP area allows up to eight partial-page programs. The rest of the blocks support only four partial-page programs. There is no ERASE operation for OTP pages.

PROGRAM PAGE enables programming into an offset of an OTP page using two bytes of the column address (CA[12:0]). The command is compatible with the RANDOM DATA INPUT (85h) command. The PROGRAM PAGE command will not execute if the OTP area has been protected.

To use the PROGRAM PAGE command, issue the 80h command. Issue  $n$  address cycles. The first two address cycles are the column address. For the remaining cycles, select a page in the range of 02h-00h through 1Fh-00h. Next, write from 1–2112 bytes of data. After data input is complete, issue the 10h command. The internal control logic automatically executes the proper programming algorithm and controls the necessary timing for programming and verification.

R/B# goes LOW for the duration of the array programming time ( $t_{\text{PROG}}$ ). The READ STATUS (70h) command is the only valid command for reading status in OTP operation mode. Bit 5 of the status register reflects the state of R/B#. When the device is ready, read bit 0 of the status register to determine whether the operation passed or failed (see Status Operations). Each OTP page can be programmed to 8 partial-page programming.




## 1Gb x8, x16: NAND Flash Memory One-Time Programmable (OTP) Operations

### RANDOM DATA INPUT (85h)

After the initial OTP data set is input, additional data can be written to a new column address with the RANDOM DATA INPUT (85h) command. The RANDOM DATA INPUT command can be used any number of times in the same page prior to the OTP PAGE WRITE (10h) command being issued.

**Figure 49: OTP DATA PROGRAM (After Entering OTP Operation Mode)**




Note: 1. The OTP page must be within the 02h–1Fh range.



## 1Gb x8, x16: NAND Flash Memory One-Time Programmable (OTP) Operations

**Figure 50: OTP DATA PROGRAM Operation with RANDOM DATA INPUT (After Entering OTP Operation Mode)**



Note: 1. The OTP page must be within the 02h–1Fh range.

### OTP DATA PROTECT (80h-10h)

The OTP DATA PROTECT (80h-10h) command is used to prevent further programming of the pages in the OTP area. To protect the OTP area, the target must be in OTP operation mode.

To protect all data in the OTP area, issue the 80h command. Issue  $n$  address cycles including the column address, OTP protect page address and block address; the column and block addresses are fixed to 0. Next, write 00h data for the first byte location and issue the 10h command. R/B# goes LOW for the duration of the array programming time,  $t_{\text{PROG}}$ .

After the data is protected, it cannot be programmed further. When the OTP area is protected, the pages within the area are no longer programmable and cannot be unprotected.

The READ STATUS (70h) command is the only valid command for reading status in OTP operation mode. The RDY bit of the status register will reflect the state of R/B#. Use of the READ STATUS ENHANCED (78h) command is prohibited.


When the target is ready, read the FAIL bit of the status register to determine if the operation passed or failed.

If the OTP DATA PROTECT (80h-10h) command is issued after the OTP area has already been protected, R/B# goes LOW for  $t_{\text{OBSY}}$ . After  $t_{\text{OBSY}}$ , the status register is set to 60h.



# 1Gb x8, x16: NAND Flash Memory One-Time Programmable (OTP) Operations

**Figure 51: OTP DATA PROTECT Operation (After Entering OTP Protect Mode)**



Note: 1. OTP data is protected following a good status confirmation.



## 1Gb x8, x16: NAND Flash Memory One-Time Programmable (OTP) Operations

### OTP DATA READ (00h-30h)

To read data from the OTP area, set the device to OTP operation mode, then issue the PAGE READ (00h-30h) command. Data can be read from OTP pages within the OTP area whether the area is protected or not.

To use the PAGE READ command for reading data from the OTP area, issue the 00h command, and then issue five address cycles: for the first two cycles, the column address; and for the remaining address cycles, select a page in the range of 02h-00h-00h through 1Fh-00h-00h. Lastly, issue the 30h command. The PAGE READ CACHE MODE command is not supported on OTP pages.


R/B# goes LOW ('R') while the data is moved from the OTP page to the data register. The READ STATUS (70h) command is the only valid command for reading status in OTP operation mode. Bit 5 of the status register reflects the state of R/B# (see Status Operations).

Normal READ operation timings apply to OTP read accesses. Additional pages within the OTP area can be selected by repeating the OTP DATA READ command.

The PAGE READ command is compatible with the RANDOM DATA OUTPUT (05h-E0h) command.

Only data on the current page can be read. Pulsing RE# outputs data sequentially.

**Figure 52: OTP DATA READ**




Note: 1. The OTP page must be within the 02h-1Fh range.



# 1Gb x8, x16: NAND Flash Memory One-Time Programmable (OTP) Operations

**Figure 53: OTP DATA READ with RANDOM DATA READ Operation**



Note: 1. The OTP page must be within the range 02h–1Fh.



## Error Management

Each NAND Flash die (LUN) is specified to have a minimum number of valid blocks (NVB) of the total available blocks. This means the die (LUNs) could have blocks that are invalid when shipped from the factory. An invalid block is one that contains at least one page that has more bad bits than can be corrected by the minimum required ECC. Additional blocks can develop with use. However, the total number of available blocks per die (LUN) will not fall below NVB during the endurance life of the product.

Although NAND Flash memory devices could contain bad blocks, they can be used quite reliably in systems that provide bad block management and error-correction algorithms. This type of software environment ensures data integrity.

Internal circuitry isolates each block from other blocks, so the presence of a bad block does not affect the operation of the rest of the NAND Flash array.

NAND Flash devices are shipped from the factory erased. The factory identifies invalid blocks before shipping by attempting to program the bad block mark into every location in the first page of each invalid block. It may not be possible to program every location with the bad block mark. However, the first spare area location in each bad block is guaranteed to contain the bad block mark. This method is compliant with ONFI Factory Defect Mapping requirements. See the following table for the first spare area location and the bad block mark.

System software should check the first spare area location on the first page of each block prior to performing any PROGRAM or ERASE operations on the NAND Flash device. A bad block table can then be created, enabling system software to map around these areas. Factory testing is performed under worst-case conditions. Because invalid blocks could be marginal, it may not be possible to recover this information if the block is erased.

Over time, some memory locations may fail to program or erase properly. In order to ensure that data is stored properly over the life of the NAND Flash device, the following precautions are required:

- Always check status after a PROGRAM or ERASE operation
- Under typical conditions, use the minimum required ECC (see table below)
- Use bad block management and wear-leveling algorithms

The first block (physical block address 00h) for each CE# is guaranteed to be valid with ECC when shipped from the factory.

**Table 15: Error Management Details**

Description	Requirement
Minimum number of valid blocks (NVB) per LUN	1004
Total available blocks per LUN	1024
First spare area location	x8: byte 2048 x16: word 1024
Bad-block mark	x8: 00h x16: 0000h
Minimum required ECC	4-bit ECC per 528 bytes of data
Minimum ECC with internal ECC enabled	4-bit ECC per 516 bytes (user data) + 8 bytes (parity data)

**1Gb x8, x16: NAND Flash Memory  
Error Management****Table 15: Error Management Details (Continued)**

Description	Requirement
Minimum required ECC for block 0 if PROGRAM/ ERASE cycles are less than 1000	1-bit ECC per 528 bytes





## 1Gb x8, x16: NAND Flash Memory Internal ECC and Spare Area Mapping for ECC

### Internal ECC and Spare Area Mapping for ECC

Internal ECC enables 5-bit detection and 4-bit error correction in 512 bytes (x8) or 256 words (x16) of the main area and 4 bytes (x8) or 2 words (x16) of metadata I in the spare area. The metadata II area, which consists of two bytes (x8) and one word (x16), is not ECC protected. During the busy time for PROGRAM operations, internal ECC generates parity bits when error detection is complete.

During READ operations the device executes the internal ECC engine (5-bit detection and 4-bit error correction). When the READ operation is complete, read status bit 0 must be checked to determine whether errors larger than four bits have occurred.

Following the READ STATUS command, the device must be returned to read mode by issuing the 00h command.

Limitations of internal ECC include the spare area, defined in the figures below, and ECC parity areas that cannot be written to. Each ECC user area (referred to as main and spare) must be written within one partial-page program so that the NAND device can calculate the proper ECC parity. The number of partial-page programs within a page cannot exceed four.

**Figure 54: Spare Area Mapping (x8)**

Max Byte Address	Min Byte Address	ECC Protected	Area	Description
1FFh	000h	Yes	Main 0	User data
3FFh	200h	Yes	Main 1	User data
5FFh	400h	Yes	Main 2	User data
7FFh	600h	Yes	Main 3	User data
801h	800h	No		Reserved
803h	802h	No		User metadata II
807h	804h	Yes	Spare 0	User metadata I
80Fh	808h	Yes	Spare 0	ECC for main/spare 0
811h	810h	No		Reserved
813h	812h	No		User metadata II
817h	814h	Yes	Spare 1	User metadata I
81Fh	818h	Yes	Spare 1	ECC for main/spare 1
821h	820h	No		Reserved
823h	822h	No		User metadata II
827h	824h	Yes	Spare 2	User metadata I
82Fh	828h	Yes	Spare 2	ECC for main/spare 2
831h	830h	No		User data
833h	832h	No		User metadata II
837h	834h	Yes	Spare 3	User metadata I
83Fh	838h	Yes	Spare 3	ECC for main/spare 3

Bad Block Information	ECC Parity	User Data (Metadata)
2 bytes	8 bytes	6 bytes



## 1Gb x8, x16: NAND Flash Memory Internal ECC and Spare Area Mapping for ECC

**Figure 55: Spare Area Mapping (x16)**

Max word Address	Min word Address	ECC Protected	Area	Description
0FFh	000h	Yes	Main 0	User data
1FFh	100h	Yes	Main 1	User data
2FFh	200h	Yes	Main 2	User data
3FFh	300h	Yes	Main 3	User data
400h	400h	No		Reserved
401h	401h	No		User metadata II
403h	402h	Yes	Spare 0	User metadata I
407h	404h	Yes	Spare 0	ECC for main/spare 0
408h	408h	No		Reserved
409h	409h	No		User metadata II
40Bh	40Ah	Yes	Spare 1	User metadata I
40Fh	40Ch	Yes	Spare 1	ECC for main/spare 1
410h	410h	No		Reserved
411h	411h	No		User metadata II
413h	412h	Yes	Spare 2	User metadata I
417h	414h	Yes	Spare 2	ECC for main/spare 2
418h	418h	No		User data
419h	419h	No		User metadata II
41Bh	41Ah	Yes	Spare 3	User metadata I
41Fh	41Ch	Yes	Spare 3	ECC for main/spare 3

Bad Block Information	ECC Parity	User Data (Metadata)
1 word	4 words	3 words



# 1Gb x8, x16: NAND Flash Memory Electrical Specifications

## Electrical Specifications

Stresses greater than those listed can cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not guaranteed. Exposure to absolute maximum rating conditions for extended periods can affect reliability.

**Table 16: Absolute Maximum Ratings**

Voltage on any pin relative to  $V_{SS}$

Parameter/Condition		Symbol	Min	Max	Unit
Voltage Input	3.3V	$V_{IN}$	-0.6	4.6	V
	1.8V		-0.6	2.4	V
$V_{CC}$ supply voltage	3.3V	$V_{CC}$	-0.6	4.6	V
	1.8V		-0.6	2.4	V
Storage temperature		$T_{STG}$	-65	150	°C
Short circuit output current, I/Os		—	—	5	mA

**Table 17: Recommended Operating Conditions**

Parameter/Condition		Symbol	Min	Typ	Max	Unit
Operating temperature	Commercial	$T_A$	0	—	70	°C
	Industrial		-40	—	85	°C
$V_{CC}$ supply voltage	3.3V	$V_{CC}$	2.7	3.3	3.6	V
	1.8V		1.7	1.8	1.95	V
Ground supply voltage		$V_{SS}$	0	0	0	V

**Table 18: Valid Blocks**

Parameter	Symbol	Device	Min	Max	Unit	Notes
Valid block number	NVB	3.3V/1.8V	1004	1024	blocks	1

Note: 1. Invalid blocks are blocks that contain one or more bad bits. The device may contain bad blocks upon shipment. Additional bad blocks may develop over time; however, the total number of available blocks will not drop below NVB during the endurance life of the device. Do not erase or program blocks marked invalid by the factory.



# 1Gb x8, x16: NAND Flash Memory Electrical Specifications

**Table 19: Capacitance**

Description	Symbol	Max	Unit	Notes
Input capacitance	$C_{IN}$	10	pF	1, 2
Input/output capacitance (I/O)	$C_{IO}$	10	pF	1, 2

Notes: 1. These parameters are verified in device characterization and are not 100% tested.  
 2. Test conditions:  $T_C = 25^\circ\text{C}$ ;  $f = 1\text{ MHz}$ ;  $V_{IN} = 0\text{V}$ .

**Table 20: Test Conditions**

Parameter		Value	Notes
Input pulse levels		0.0V to $V_{CC}$	
Input rise and fall times		5ns	
Input and output timing levels		$V_{CC}/2$	
Output load	3.3V	1 TTL GATE and $CL = 30\text{pF}$	1
	1.8V	1 TTL GATE and $CL = 30\text{pF}$	1

Note: 1. These parameters are verified in device characterization and are not 100% tested.



## Electrical Specifications – AC Characteristics and Operating Conditions

**Table 21: AC Characteristics: Command, Data, and Address Input (3.3V)**

Note 1 applies to all

Parameter	Symbol	Min	Max	Unit	Notes
ALE to data start	$t^{\text{ADL}}$	70	–	ns	2
ALE hold time	$t^{\text{ALH}}$	5	–	ns	
ALE setup time	$t^{\text{ALS}}$	10	–	ns	
CE# hold time	$t^{\text{CH}}$	5	–	ns	
CLE hold time	$t^{\text{CLH}}$	5	–	ns	
CLE setup time	$t^{\text{CLS}}$	10	–	ns	
CE# setup time	$t^{\text{CS}}$	15	–	ns	
Data hold time	$t^{\text{DH}}$	5	–	ns	
Data setup time	$t^{\text{DS}}$	7	–	ns	
WRITE cycle time	$t^{\text{WC}}$	20	–	ns	2
WE# pulse width HIGH	$t^{\text{WH}}$	7	–	ns	2
WE# pulse width	$t^{\text{WP}}$	10	–	ns	2
WP# transition to WE# LOW	$t^{\text{WW}}$	100	–	ns	

- Notes:
1. Operating mode timings meet ONFI timing mode 5 parameters.
  2. Timing for  $t^{\text{ADL}}$  begins in the address cycle, on the final rising edge of WE#, and ends with the first rising edge of WE# for data input.

**Table 22: AC Characteristics: Command, Data, and Address Input (1.8V)**

Note 1 applies to all

Parameter	Symbol	Min	Max	Unit	Notes
ALE to data start	$t^{\text{ADL}}$	70	–	ns	2
ALE hold time	$t^{\text{ALH}}$	5	–	ns	
ALE setup time	$t^{\text{ALS}}$	10	–	ns	
CE# hold time	$t^{\text{CH}}$	5	–	ns	
CLE hold time	$t^{\text{CLH}}$	5	–	ns	
CLE setup time	$t^{\text{CLS}}$	10	–	ns	
CE# setup time	$t^{\text{CS}}$	20	–	ns	
Data hold time	$t^{\text{DH}}$	5	–	ns	
Data setup time	$t^{\text{DS}}$	10	–	ns	
WRITE cycle time	$t^{\text{WC}}$	25	–	ns	2
WE# pulse width HIGH	$t^{\text{WH}}$	10	–	ns	2
WE# pulse width	$t^{\text{WP}}$	12	–	ns	2
WP# transition to WE# LOW	$t^{\text{WW}}$	100	–	ns	

- Notes:
1. Operating mode timings meet ONFI timing mode 4 parameters.
  2. Timing for  $t^{\text{ADL}}$  begins in the address cycle on the final rising edge of WE#, and ends with the first rising edge of WE# for data input.



# 1Gb x8, x16: NAND Flash Memory

## Electrical Specifications – AC Characteristics and Operating Conditions

**Table 23: AC Characteristics: Normal Operation (3.3V)**

Note 1 applies to all

Parameter	Symbol	Min	Max	Unit	Notes
ALE to RE# delay	$t_{AR}$	10	–	ns	
CE# access time	$t_{CEA}$	–	25	ns	
CE# HIGH to output High-Z	$t_{CHZ}$	–	50	ns	2
CLE to RE# delay	$t_{CLR}$	10	–	ns	
CE# HIGH to output hold	$t_{COH}$	15	–	ns	
Output High-Z to RE# LOW	$t_{IR}$	0	–	ns	
READ cycle time	$t_{RC}$	20	–	ns	
RE# access time	$t_{REA}$	–	16	ns	
RE# HIGH hold time	$t_{REH}$	7	–	ns	
RE# HIGH to output hold	$t_{RHOH}$	15	–	ns	
RE# HIGH to WE# LOW	$t_{RHW}$	100	–	ns	
RE# HIGH to output High-Z	$t_{RHZ}$	–	100	ns	2
RE# LOW to output hold	$t_{RLOH}$	5	–	ns	
RE# pulse width	$t_{RP}$	10	–	ns	
Ready to RE# LOW	$t_{RR}$	20	–	ns	
Reset time (READ/PROGRAM/ERASE)	$t_{RST}$	–	5/10/500	$\mu$ s	3
WE# HIGH to busy	$t_{WB}$	–	100	ns	
WE# HIGH to RE# LOW	$t_{WHR}$	60	–	ns	

- Notes:
1. AC characteristics may need to be relaxed if I/O drive strength is not set to full.
  2. Transition is measured  $\pm 200$ mV from steady-state voltage with load. This parameter is sampled and not 100% tested.
  3. The first time the RESET (FFh) command is issued while the device is idle, the device will go busy for a maximum of 1ms. Thereafter, the device goes busy for a maximum of 5 $\mu$ s.

**Table 24: AC Characteristics: Normal Operation (1.8V)**

Note 1 applies to all

Parameter	Symbol	Min	Max	Unit	Notes
ALE to RE# delay	$t_{AR}$	10	–	ns	
CE# access time	$t_{CEA}$	–	25	ns	
CE# HIGH to output High-Z	$t_{CHZ}$	–	50	ns	2
CLE to RE# delay	$t_{CLR}$	10	–	ns	
CE# HIGH to output hold	$t_{COH}$	15	–	ns	
Output High-Z to RE# LOW	$t_{IR}$	0	–	ns	
READ cycle time	$t_{RC}$	25	–	ns	
RE# access time	$t_{REA}$	–	22	ns	
RE# HIGH hold time	$t_{REH}$	10	–	ns	
RE# HIGH to output hold	$t_{RHOH}$	15	–	ns	
RE# HIGH to WE# LOW	$t_{RHW}$	100	–	ns	



# 1Gb x8, x16: NAND Flash Memory

## Electrical Specifications – AC Characteristics and Operating Conditions

**Table 24: AC Characteristics: Normal Operation (1.8V) (Continued)**

Note 1 applies to all

Parameter	Symbol	Min	Max	Unit	Notes
RE# HIGH to output High-Z	$t_{RHZ}$	–	65	ns	2
RE# LOW to output hold	$t_{RLOH}$	3	–	ns	
RE# pulse width	$t_{RP}$	12	–	ns	
Ready to RE# LOW	$t_{RR}$	20	–	ns	
Reset time (READ/PROGRAM/ERASE)	$t_{RST}$	–	5/10/500	$\mu$ s	3
WE# HIGH to busy	$t_{WB}$	–	100	ns	
WE# HIGH to RE# LOW	$t_{WHR}$	80	–	ns	

- Notes:
1. AC characteristics may need to be relaxed if I/O drive strength is not set to full.
  2. Transition is measured  $\pm 200$ mV from steady-state voltage with load. This parameter is sampled and not 100% tested.
  3. The first time the RESET (FFh) command is issued while the device is idle, the device will be busy for a maximum of 1ms. Thereafter, the device is busy for a maximum of 5 $\mu$ s.



## Electrical Specifications – DC Characteristics and Operating Conditions

**Table 25: DC Characteristics and Operating Conditions (3.3V)**

Parameter	Conditions	Symbol	Min	Typ	Max	Unit	Notes
Sequential READ current	$t_{RC} = t_{RC} \text{ (MIN)}; CE\# = V_{IL}; I_{OUT} = 0\text{mA}$	$I_{CC1}$	–	25	35	mA	
PROGRAM current	–	$I_{CC2}$	–	25	35	mA	
ERASE current	–	$I_{CC3}$	–	25	35	mA	
Standby current (TTL)	$CE\# = V_{IH}; WP\# = 0V/V_{CC}$	$I_{SB1}$	–	–	1	mA	
Standby current (CMOS)	$CE\# = V_{CC} - 0.2V; WP\# = 0V/V_{CC}$	$I_{SB2}$	–	20	100	$\mu\text{A}$	
Staggered power-up current	Rise time = 1ms Line capacitance = $0.1\mu\text{F}$	$I_{ST}$	–	–	10 per die	mA	1
Input leakage current	$V_{IN} = 0V \text{ to } V_{CC}$	$I_{LI}$	–	–	$\pm 10$	$\mu\text{A}$	
Output leakage current	$V_{OUT} = 0V \text{ to } V_{CC}$	$I_{LO}$	–	–	$\pm 10$	$\mu\text{A}$	
Input high voltage	I/O[7:0], I/O[15:0], CE#, CLE, ALE, WE#, RE#, WP#	$V_{IH}$	$0.8 \times V_{CC}$	–	$V_{CC} + 0.3$	V	
Input low voltage, all inputs	–	$V_{IL}$	$-0.3$	–	$0.2 \times V_{CC}$	V	
Output high voltage	$I_{OH} = -400\mu\text{A}$	$V_{OH}$	$0.67 \times V_{CC}$	–	–	V	3
Output low voltage	$I_{OL} = 2.1\text{mA}$	$V_{OL}$	–	–	0.4	V	3
Output low current	$V_{OL} = 0.4V$	$I_{OL} \text{ (R/B\#)}$	8	10	–	mA	2

- Notes:
1. Measurement is taken with 1ms averaging intervals and begins after  $V_{CC}$  reaches  $V_{CC}(\text{MIN})$ .
  2.  $I_{OL} \text{ (R/B\#)}$  may need to be relaxed if R/B pull-down strength is not set to full.
  3.  $V_{OH}$  and  $V_{OL}$  may need to be relaxed if I/O drive strength is not set to full.





# 1Gb x8, x16: NAND Flash Memory

## Electrical Specifications – DC Characteristics and Operating Conditions

**Table 26: DC Characteristics and Operating Conditions (1.8V)**

Parameter	Conditions	Symbol	Min	Typ	Max	Unit	Notes
Sequential READ current	$t_{RC} = t_{RC}(\text{MIN}); CE\# = V_{IL}; I_{OUT} = 0\text{mA}$	$I_{CC1}$	–	13	20	mA	1, 2
PROGRAM current	–	$I_{CC2}$	–	10	20	mA	1, 2
ERASE current	–	$I_{CC3}$	–	10	20	mA	1, 2
Standby current (TTL)	$CE\# = V_{IH}; WP\# = 0V/V_{CC}$	$I_{SB1}$	–	–	1	mA	
Standby current (CMOS)	$CE\# = V_{CC} - 0.2V; WP\# = 0V/V_{CC}$	$I_{SB2}$	–	10	50	$\mu\text{A}$	
Staggered power-up current	Rise time = 1ms Line capacitance = 0.1 $\mu\text{F}$	$I_{ST}$	–	–	10 per die	mA	3
Input leakage current	$V_{IN} = 0V \text{ to } V_{CC}$	$I_{LI}$	–	–	$\pm 10$	$\mu\text{A}$	
Output leakage current	$V_{OUT} = 0V \text{ to } V_{CC}$	$I_{LO}$	–	–	$\pm 10$	$\mu\text{A}$	
Input high voltage	I/O[7:0], I/O[15:0], CE#, CLE, ALE, WE#, RE#, WP#	$V_{IH}$	$0.8 \times V_{CC}$	–	$V_{CC} + 0.3$	V	
Input low voltage, all inputs	–	$V_{IL}$	–0.3	–	$0.2 \times V_{CC}$	V	
Output high voltage	$I_{OH} = -100\mu\text{A}$	$V_{OH}$	$V_{CC} - 0.1$	–	–	V	4
Output low voltage	$I_{OL} = +100\mu\text{A}$	$V_{OL}$	–	–	0.1	V	4
Output low current (R/B#)	$V_{OL} = 0.2V$	$I_{OL}(\text{R/B}\#)$	3	4	–	mA	5

- Notes:
1. Typical and maximum values are for single-plane operation only.
  2. Values are for single-die operations. Values could be higher for interleaved-die operations.
  3. Measurement is taken with 1ms averaging intervals and begins after  $V_{CC}$  reaches  $V_{CC}(\text{MIN})$ .
  4. Test conditions for  $V_{OH}$  and  $V_{OL}$ .
  5. DC characteristics may need to be relaxed if R/B# pull-down strength is not set to full.



## 1Gb x8, x16: NAND Flash Memory Electrical Specifications – Program/Erase Characteristics

### Electrical Specifications – Program/Erase Characteristics

**Table 27: Program/Erase Characteristics**

Parameter	Symbol	Typ	Max	Unit	Notes
Number of partial-page programs	NOP	–	4	cycles	1
BLOCK ERASE operation time	$t_{BERS}$	0.7	3	ms	
Busy time for PROGRAM CACHE operation	$t_{CBSY}$	3	600	$\mu s$	2
Cache read busy time	$t_{RCBSY}$	3	25	$\mu s$	
Busy time for SET FEATURES and GET FEATURES operations	$t_{FEAT}$	–	1	$\mu s$	
Busy time for OTP DATA PROGRAM operation if OTP is protected	$t_{OBSY}$	–	30	$\mu s$	
PROGRAM PAGE operation time, internal ECC disabled	$t_{PROG}$	200	600	$\mu s$	8
PROGRAM PAGE operation time, internal ECC enabled	$t_{PROG\_ECC}$	220	600	$\mu s$	3, 8
Data transfer from Flash array to data register, internal ECC disabled	$t_R$	–	25	$\mu s$	6, 7
Data transfer from Flash array to data register, internal ECC enabled	$t_{R\_ECC}$	45	70	$\mu s$	3, 5
Busy time for OTP DATA PROGRAM operation if OTP is protected, internal ECC enabled	$t_{OBSY\_ECC}$	–	50	$\mu s$	


- Notes:
1. Four total partial-page programs to the same page. If ECC is enabled, then the device is limited to one partial-page program per ECC user area, not exceeding four partial-page programs per page.
  2.  $t_{CBSY}$  MAX time depends on timing between internal program completion and data-in.
  3. Parameters are with internal ECC enabled.
  4. Typical is nominal voltage and room temperature.
  5. Typical  $t_{R\_ECC}$  is under typical process corner, nominal voltage, and at room temperature.
  6. Data transfer from Flash array to data register with internal ECC disabled.
  7. AC characteristics may need to be relaxed if I/O drive strength is not set to full.
  8. Typical program time is defined as the time within which more than 50% of the pages are programmed at nominal voltage and room temperature.




# 1Gb x8, x16: NAND Flash Memory Asynchronous Interface Timing Diagrams

## Asynchronous Interface Timing Diagrams

**Figure 56: RESET Operation**




**Figure 57: READ STATUS Cycle**






# 1Gb x8, x16: NAND Flash Memory Asynchronous Interface Timing Diagrams

**Figure 58: READ PARAMETER PAGE**




**Figure 59: READ PAGE**





# 1Gb x8, x16: NAND Flash Memory Asynchronous Interface Timing Diagrams


**Figure 60: READ PAGE Operation with CE# "Don't Care"**





# 1Gb x8, x16: NAND Flash Memory Asynchronous Interface Timing Diagrams


**Figure 61: RANDOM DATA READ**





# 1Gb x8, x16: NAND Flash Memory Asynchronous Interface Timing Diagrams


**Figure 62: READ PAGE CACHE SEQUENTIAL**





# 1Gb x8, x16: NAND Flash Memory Asynchronous Interface Timing Diagrams

**Figure 63: READ PAGE CACHE RANDOM**









# 1Gb x8, x16: NAND Flash Memory Asynchronous Interface Timing Diagrams

**Figure 64: READ ID Operation**




**Figure 65: PROGRAM PAGE Operation**






# 1Gb x8, x16: NAND Flash Memory Asynchronous Interface Timing Diagrams

**Figure 66: PROGRAM PAGE Operation with CE# "Don't Care"**




**Figure 67: PROGRAM PAGE Operation with RANDOM DATA INPUT**






# 1Gb x8, x16: NAND Flash Memory Asynchronous Interface Timing Diagrams

**Figure 68: PROGRAM PAGE CACHE**




**Figure 69: PROGRAM PAGE CACHE Ending on 15h**






# 1Gb x8, x16: NAND Flash Memory Asynchronous Interface Timing Diagrams

**Figure 70: INTERNAL DATA MOVE**



**Figure 71: ERASE BLOCK Operation**





## Revision History

### Rev. R – 10/14

- Updated the x8 and x16 Array Organization figures

### Rev. Q – 06/14

- Updated the NAND Flash Die (LUN) Functional Block Diagram

### Rev. P – 04/14

- Updated the ONFI statement in the READ PARAMETER PAGE (ECh) section

### Rev. O – 03/14

- In Feature Operations section, updated Table 11: Feature Addresses 01h: Timing Mode

### Rev. N – 01/14

- Updated Figure 1: Marketing Part Number Chart
- Updated Figure 35: READ PAGE (00h-30h) Operation with Internal ECC Enabled

### Rev. M – 07/13

- Updated Block Lock Feature and Lock Tight in Block Lock Feature

### Rev. L – 10/12

- Updated part number chart with option X for product longevity program (PLP) under Special Options

### Rev. K – 02/12

- Updated I<sub>SB2</sub> spec in 3.3V DC Characteristics and Operating Conditions table

### Rev. J – 12/11

- Updated 63-ball package dimension drawing

### Rev. I – 11/11

- Command Definitions topic, Command Set table: Changed OTP DATA LOCK BY BLOCK (ONFI) to OTP DATA LOCK BY PAGE (ONFI)
- One-Time Programmable (OTP) Operations topic, OTP DATA PROTECT (80h-10) section: Updated content

### Rev. H – 09/11

- Removed Note 2 from Valid Blocks table in Electrical Specifications

### Rev. G – 01/11

- Byte 58 of MT29F1G08ABADAWP updated from 33h to 57h in Parameter Page Data Structure Table

**Rev. F – 12/10**

- Updated status bit 1 under Program Page in Status Operations

**Rev. E – 11/10**

- Production status
- Added Endurance spec to Features
- Removed the words "or by factory (always enabled)" from the General Description

**Rev. D – 06/10**

- Added block endurance info back in to Parameter Page Data Structure Table

**Rev C – 04/10**

- Added part numbers to document
- Removed Endurance spec from Features and Parameter Page Data Structure Table
- Updated values in Parameter Page Data Structure Table
- Corrected commands in OTP operations

**Rev B – 03/10**

- Corrected typo in DC Electrical Tables
- Corrected Error Management

**Rev A – 02/10**

- Initial release; Preliminary status

8000 S. Federal Way, P.O. Box 6, Boise, ID 83707-0006, Tel: 208-368-4000  
[www.micron.com/products/support](http://www.micron.com/products/support) Sales inquiries: 800-932-4992  
Micron and the Micron logo are trademarks of Micron Technology, Inc.  
All other trademarks are the property of their respective owners.

This data sheet contains minimum and maximum limits specified over the power supply and temperature range set forth herein. Although considered final, these specifications are subject to change, as further product development and data characterization sometimes occur.

# Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

[Micron Technology:](#)

[MT29F1G08ABADAH4-IT:D](#) [MT29F1G16ABBDABC-IT:D](#) [MT29F1G08ABADAH4-IT:D TR](#)