



AC-DC/ HVDC Front-End Power Supply

PET2000-12-074xH is a 2000 Watt, power-factor corrected (PFC) power supply that converts standard AC or DC power into a main output of +12 VDC.

PET2000-12-074xH utilizes full digital control architecture for greater efficiency, control and functionality.

This power supply meets international safety standards and displays the CE-Mark for the European Low Voltage Directive (LVD).



Key Features & Benefits

- Best-in-class, 80 PLUS "Platinum" Efficiency
- Auto-Selected Input Voltage Ranges: 90...140 VAC, 180 ... 305 VAC, 192 VDC...400 VDC
- AC Input with Power Factor Correction
- 2000 W Continuous Output Power Capability
- Always-On 12 V Standby Output
- Hot-Plug Capable
- Parallel Operation with Active Current Sharing
- Full Digital Controls for Improved Performance
- High Density Design: 42.1 W/in³
- Small Form Factor: 73.5 x 40.0 x 265 mm (2.9 x 1.6 x 10.4 in)
- Power Management Bus Communication Protocol for Control, Programming and Monitoring
- Status LED with Fault Signaling
- Approved to latest edition of the following standards:
 UL/CSA 60950-1, IEC/EN 60950-1
 UL/CSA 62368-1, IEC/EN 62368-1



Applications

- Networking Switches
- Servers & Routers
- Telecommunications



1. ORDERING INFORMATION

PET	2000		12		074	х	Н	
Product Family	Power Level	Dash	V1 Output	Dash	Width	Airflow	Input	Inlet ¹
PET Front-Ends	2000 W		12 V		74 mm	N: Normal R: Reverse	H: AC or DC	Saf-D-Grid®

2. OVERVIEW

The PET2000-12-074xH AC/DC power supply is a fully DSP controlled, highly efficient front-end power supply. It incorporates resonance-soft-switching technology to reduce component stresses, providing increased system reliability and very high efficiency. With a wide input operational voltage range the PET2000-12-074xH maximizes power availability in demanding server, network, and other high availability applications. The supply is fan cooled and ideally suited for integration with a matching airflow path.

The PFC stage is digitally controlled using a state-of-the-art digital signal processing algorithm to guarantee best efficiency and unity power factor over a wide operating range.

The DC/DC stage uses soft switching resonant techniques in conjunction with synchronous rectification. An active OR-ing device on the output ensures no reverse load current and renders the supply ideally suited for operation in redundant power systems. The always-on standby output provides power to external power distribution and management controllers. It is protected with an active OR-ing device for maximum reliability.

Status information is provided with a front-panel LED. In addition, the power supply can be controlled and the fan speed set via the I2C bus. The I2C bus allows full monitoring of the supply, including input and output voltage, current, power, and inside temperatures. Cooling is managed by a fan controlled by the DSP controller. The fan speed is adjusted automatically depending on the actual power demand and supply temperature and can be overridden through the I2C bus.




Figure 1. PET2000-12-074xH Block Diagram

3. ABSOLUTE MAXIMUM RATINGS

Stresses in excess of the absolute maximum ratings may cause performance degradation, adversely affect long-term reliability and cause permanent damage to the supply.

PARAMETER	CONDITIONS / DESCRIPTION	MIN	MAX	UNITS
Vi maxc Maximum Input	Continuous		305 400	VAC VDC
			400	VDC

 $Saf\text{-}D\text{-}Grid @= Anderson \ Saf\text{-}D\text{-}Grid @$



4. INPUT

General Condition: $T_A = 0...55$ °C, unless otherwise noted.

PARAMET	TER	DESCRIPTION / CONDITION	MIN	NOM	MAX	UNIT
		Rated Voltage High Line (Vinom HL)	200	230	277	VAC
Vinom	Nominal Input Voltage	Rated Voltage Low Line (Vinom LL)	100	115	127	VAC
		Rated Voltage DC	192	240/380	400	VDC
17		Normal operating (Vi min HL to Vi max HL), High Line	180		305	VAC
Vi	Input Voltage Ranges	Normal operating (Vi min LL to Vi max LL), Low Line	90		140	VAC
		V_i =100 VAC, I_1 = 83 A, I_{SB} = 3 A			13	
,	/ Mariana land Or	V_i = 200 VAC, I_1 =167 A, I_{SB} = 3 A			12	
I _{i max}	Maximum Input Current	V_i = 230 VAC, I_1 =167 A, I_{SB} = 3 A			10	A _{RMS}
		V_i = 192 VDC, I_1 =167 A, I_{SB} = 3 A			12	
li inrush	Inrush Current Limitation	$V_{i min}$ to $V_{i max}$, T_{NTC} = 25°C, 5 ms			10	Ap
fi	Input Frequency		47	50/60	63	Hz
		V₁= 230 VAC, 10% load	0.8	0.880		W/VA
DE	Davis Factor	V₁= 230 VAC, 20% load	0.9	0.950		W/VA
PF	Power Factor	<i>V_i</i> = 230 VAC, 50% load	0.9	0.997		W/VA
		V₁= 230 VAC, 100% load	0.95	0.999		W/VA
THD	Total Harmonic Distortion	TBD			TBD	%
Vion	Turn-on Input Voltage ²	Ramping up	87		90	VAC
V _{i off}	Turn-off Input Voltage ²	Ramping down	82		87	VAC
		<i>V</i> _i = 230 VAC, 10% load	90	91.6		%
_	F#1-13	<i>V_i</i> = 230 VAC, 20% load	91	93.8		%
η	Efficiency ³	<i>V_i</i> = 230 VAC, 50% load	94	94.4		%
		<i>V</i> _i = 230 VAC, 100% load	91	92.8		%
<i>T</i>	Hold up Time I/	<i>V_i</i> = 230 VAC, 50% load, 0°	18			ms
Tv1 holdup	Hold-up Time V_1	<i>V</i> _i = 230 VAC, 100% load, 0°	9			ms
T _{VSB} holdup	Hold-up Time V _{SB}	V _i = 90 to 264 VAC, 0 to 100% load	70			ms

4.1 INPUT CONNECTOR

PET2000-12-074xH power supply uses the Anderson Saf-D-Grid® connector. The connector has no limitation with respect to both current and temperature.

Below table shows the maximum rated operating conditions for the different input connector options. The applied operating condition must remain within these conditions to allow safety compliant operation.

See also 10.3 MAXIMUM OUTPUT POWER VERSUS INLET TEMPERATURE FOR SAFETY COMPLIANCY for detailed derating curves.

³ Efficiency measured without fan power per EPA server guidelines



Asia-Pacific

Europe, Middle East

North America

+86 755 298 85888

+353 61 225 977

² The Front-End is provided with a minimum hysteresis of 3 V during turn-on and turn-off within the ranges

ТҮРЕ	INPUT CONNECTOR	REGION	APPLIED RATED MAINS AC VOLTAGE ⁴	MAX / ⁵	MAXIMUM DERATED I_7 AT MAXIMUM T_A
			100 to 127 VAC	83 A	50 A at $T_A = 55^{\circ}$ C
DET0000 40 074NII	A	All	200 to 277 VAC	167 A	100 A at $T_A = 55^{\circ}$ C
PET2000-12-074NH	Anderson Saf-D-Grid®	All	200 to 277 VAC	167 A	100 A at $T_A = 55^{\circ}$ C
			192 to 400 VDC	167 A	100 A at $T_A = 55^{\circ}$ C
			100 to 127 VAC	83 A	50 A at $T_A = 70^{\circ}$ C
DET0000 10 074DH	Andorson Cof D Crid®	ΔII	200 to 277 VAC	167 A	100 A at $T_A = 70^{\circ}$ C
PET2000-12-074RH	Anderson Saf-D-Grid®	All	200 to 277 VAC	167 A	100 A at $T_A = 70^{\circ}$ C
			192 to 400 VDC	167 A	100 A at $T_A = 70^{\circ}$ C

4.2 INPUT FUSE

Two Time-lag 16 A input fuses (5 x 20 mm) in series with the L-line and N-Line inside the power supply protects against severe defects. The fuse is not accessible from the outside and is therefore not a serviceable part.

4.3 INRUSH CURRENT

The AC-DC power supply exhibits an X-capacitance of only $5.7 \mu F$, resulting in a low and short peak current, when the supply is connected to the mains. The internal bulk capacitor will be charged through an NTC which will limit the inrush current.

NOTE:

Do not repeat plug-in / out operations within a short time, or else the internal in-rush current limiting device (NTC) may not sufficiently cool down and excessive inrush current or component failure(s) may result.

4.4 INPUT UNDER-VOLTAGE

If the sinusoidal input voltage stays below the input undervoltage lockout threshold Vi on, the supply will be inhibited. Once the input voltage returns within the normal operating range, the supply will return to normal operation again.

4.5 POWER FACTOR CORRECTION

Power factor correction (PFC) is achieved by controlling the input current waveform synchronously with the input voltage. A fully digital controller is implemented giving outstanding PFC results over a wide input voltage and load ranges. The input current will follow the shape of the input voltage. If for instance the input voltage has a trapezoidal waveform, then the current will also show a trapezoidal waveform.

4.6 EFFICIENCY

High efficiency (see *Figure 2*) is achieved by using state-of-the-art silicon power devices in conjunction with soft-transition topologies minimizing switching losses and a full digital control scheme. Synchronous rectifiers on the output reduce the losses in the high current output path. The speed of the fan is digitally controlled to keep all components at an optimal operating temperature regardless of the ambient temperature and load conditions.

 $^{^5}$ Maximum Input current for PET2000-12-074RH at $\textit{T}_{\textit{A}}$ = 40°C and for PET2000-12-074NH at $\textit{T}_{\textit{A}}$ = 55°C



⁴ Nominal grid voltage, does not include typical fluctuations of ±10%; e.g. listed range 230-277 VAC allows operation at 230 VAC -10% to 277 VAC +10%, so 305 VAC actual voltage to account for grid fluctuations




Figure 2. Efficiency vs. Load current (ratio metric loading)




Figure 3. Power factor vs. Load current




Figure 4. Inrush current, V_i = 230Vac, 90° CH2: V_i (200V/div), CH3: I_i (5A/div)



+86 755 298 85888

5. OUTPUT

5.1 MAIN OUTPUT V₁

General Condition: $T_A = 0...40$ °C (PET2000-12-074RH), $T_A = 0...55$ °C (PET2000-12-074NH), $V_i = 230$ VAC unless otherwise noted.

note						
PARAME [*]		DESCRIPTION / CONDITION	MIN	NOM	MAX	UNIT
V _{1 nom}	Nominal Output Voltage	$0.5 \cdot I_{1 \text{ nom}}, T_A = 25^{\circ}\text{C}$		12.0		VDC
V _{1 set}	Output Setpoint Accuracy	0.0	-0.5		+0.5	$%V_{1 nom}$
dV _{1 tot}	Static Regulation	$V_{i min LL}$ to $V_{i max HL}$, 0 to 100% $I_{1 nom}$	-1		+1	% V _{1 nom}
		V _{i min HL} to V _{i max HL}		2000		W
P _{1 nom}	Nominal Output Power ⁶	V _{i min LL} to V _{i max LL}		1000		W
		Vi min DC to Vi max DC		2000		W
		Vi min HL to Vi max HL		2100		W
P _{1 peak}	Peak Output Power ⁶	$V_{i min LL}$ to $V_{i max LL}$		1320		W
		Vi min DC to Vi max DC		2100		W
I _{1 nom}		Vi min HL to Vi max HL	0		167	ADC
,	Output Current	$V_{i min LL}$ to $V_{i max LL}$	0		83	ADC
In nom red		$V_{i min DC}$ to $V_{i max DC}$	0		167	ADC
I _{1 peak}	D 1 0 1 10 17	Vi min HL to Vi max HL	0		175	ADC
I _{1 peak red}	Peak Output Current ⁷	Vi min LL to Vi max LL	0		110	ADC
		$V_{i min LL}$ to $V_{i max HL}$, 0 to 75% $I_{1 nom}$, $C_{ext} = 0$ mF			120	mVpp
V_{1pp}	Output Ripple Voltage8	$V_{i min LL}$ to $V_{i max HL}$, 75 to 100% $I_{1 nom}$, $C_{ext} = 0$ mF			150	mVpp
		$V_{i min LL}$ to $V_{i max HL}$, 0 to 100% $I_{1 nom}$, $C_{ext} \ge 1 mF/Low ESR$			120	mVpp
dV _{1 load}	Load Regulation	0 to 100% I _{1 nom}	-83	-110	-138	mV
dV _{1 line}	Line Regulation	V_{iminHL} to $V_{imaxHL},0.5\cdot I_{1nom}$	-24	0	24	mV
dV₁ temp	Thermal Drift	$0.5 \cdot I_{1 \text{ nom}}, T_{A} = 0 \dots 55^{\circ}\text{C}$		-0.4		mV/°C
dI _{1 share}	Current Sharing	Difference between individual I _t , 1 8 power supplies in parallel	-6		+6	ADC
VISHARE	Current Share Bus Voltage	VISHARE at 167A		8.721		VDC
VISHARE	Current Share Bus Voltage	VISHARE at I _{1 peak (180A)}		9.4		VDC
$dV_{1 lt}$	Load Transient Response	$\Delta h = 50\% \ I_{1 \ nom}, \ I_{1} = 5 \ \ 100\% \ I_{1 \ nom}, \ C_{ext} = 0 \ mF$		0.35	0.6	VDC
dV _{1 lt}	Load Transion Tresponse	$\Delta h = 10\% I_{1 \text{ nom}}, I_{1} = 0 \dots 10\% I_{1 \text{ nom}},$ $C_{ext} = 0 \text{ mF}$		0.35	0.6	VDC
t _{rec}	Recovery Time	$dh/dt = 1A/\mu s$, recovery within 1% of $V_{1 nom}$		0.5	1	ms
V _{1 dyn}	Dynamic Load Regulation	$\Delta I_1 = 60\% I_{1 nom}, I_1 = 5 167 A,$ f = 50 5000 Hz, Duty cycle = 10 90%, $C_{ext} = 2 30 mF$	11.4		12.6	V
t _{V1 rise}	Output Voltage Rise Time	$V_1 = 1090\% V_{1 nom}, C_{ext} < 10 \text{ mF}$	1		30	ms
tv1 ovrsh	Output Turn-on Overshoot	0 to 100% / _{1 nom}			0.6	V
dV _{1 sense}	Remote Sense	Compensation for cable drop, 0 to 100% / _{1 nom}			0.25	V
C _{V1 load}	Capacitive Loading		0		30	mF

⁶ See also chapter <u>TEMPERATURE AND FAN CONTROL</u>

⁸ Measured with a 10 uF low ESR capacitor in parallel with a 0.1 uF ceramic capacitor at the point of measurement



⁷ Peak combined power for all outputs must not exceed 2100 W; maximum of peak power duration is 20 seconds without asserting the SMBAlert signal

5.2 STANBY OUTPUT VSB

General Condition: $T_A = 0...40$ °C (PET2000-12-074RH), $T_A = 0...55$ °C (PET2000-12-074NH), $V_A = 0...55$

PARAMET		DESCRIPTION / CONDITI	ON	MIN	NOM	MAX	UNIT
V _{SB nom}	Nominal Output Voltage	I _{SB} = 0 A. T _A = 25°C			12.1		VDC
V _{SB set}	Output Setpoint Accuracy	158 - 07, 14 - 20 0		-1		+1	$%V_{\it SBnom}$
dV _{SB tot}	Total Regulation	$V_{i min LL}$ to $V_{i max HL}$, 0 to 100%	I _{SB nom}	-5		+1	$%V_{\textit{SBnom}}$
P _{SB nom}	Nominal Output Power	V _{i min LL} to V _{i max HL}	PET2000-12-074RH PET2000-12-074NH		36 60		W W
P _{SB peak}	Peak Output Power ⁸	V _{i min LL} to V _{i max HL}	PET2000-12-074RH PET2000-12-074NH		36 60		W
I _{SB nom}	Output Current	Vi min LL to Vi max HL	PET2000-12-074RH PET2000-12-074NH	0		3	ADC
ISB peak	Peak Output Current ⁹	Vi min LL to Vi max HL	PET2000-12-074RH PET2000-12-074NH	0		3.3 3.3	ADC
V_{SBpp}	Output Ripple Voltage ⁷	$V_{i min LL}$ to $V_{i max HL}$, 0 to 100%	$I_{SB nom}, C_{ext} = 0 \text{ mF}$			120	mVpp
dV _{SB load}	Load Regulation	0 to 100% ISB nom	PET2000-12-074RH PET2000-12-074NH		-240		mV
dV _{SB line}	Line Regulation	$V_{i min HL}$ to $V_{i max HL}$, $I_{SB nom} = 0$	A	-24	0	24	mV
dV _{SB temp}	Thermal Drift	$I_{SB} = 0 A$			-0.5		mV/°C
dl _{SB share}	Current Sharing	Deviation from I _{SB tot} / N, I _{SB} =	= 0.5 · <i>I_{SB nom}</i>	-1		+1	ADC
V _{SB dyn}	Load Transient Response	$\Delta I_{SB} = 50\%$ $I_{SB nom}$, $I_{SB} = 5 \dots$	100% <i>IsB nom</i> ,		0.2	0.3	VDC
trec	Recovery Time	$dI_{SB}/dt = 1A/\mu s$, recovery with	hin 1% of V _{SB nom}		1	2	ms
V _{SB dyn}	Dynamic Load Regulation	$\Delta I_{SB} = 1A$, $I_{SB} = 0$ $I_{SB nom}$, f Duty cycle = 10 90%, C_{ext}	,	11.4		12.6	V
t _{VSB rise}	Output Voltage Rise Time	$V_{SB} = 1090\% \ V_{SB \ nom}, \ C_{ext}$	< 1 mF	1	2	5	ms
tvsB ovr sh	Output Turn-on Overshoot	0 to 100% IsB nom				0.6	V
C _{VSB load}	Capacitive Loading			0		3100	μF




Figure 5. Turn-On AC Line 230VAC, full load (200ms/div) CH1: Vin (400V/div) CH2: PWOK_H (5V/div) CH3: V_1 (2V/div) CH4: V_{SB} (2V/div)




Figure 6. Rise time V_1 at 230VAC, full load (2ms/div) CH3: V_1 (2V/div)

⁹ In single power supply configuration




Asia-Pacific

Europe, Middle East

North America

+86 755 298 85888

+353 61 225 977



5.3 OUTPUT GROUND / CHASSIS CONNECTION

The output return path serves as power and signal ground. All output voltages and signals are referenced to these pins. To prevent a shift in signal and voltage levels due to ground wiring voltage drop a low impedance ground plane should be used as shown in *Figure 13*. Alternatively, separated ground signals can be used as shown in

Figure 14. In this case the two ground planes should be connected together at the power supplies ground pins.



NOTE:

Within the power supply the output GND pins are connected to the Chassis, which in turn is connected to the Protective Earth terminal on the AC inlet. Therefore, it is not possible to set the potential of the output return (GND) to any other than Protective Earth potential.




Figure 13. Common low impedance ground plane




Figure 14. Separated power and signal ground

6. PROTECTION

PARAME [*]	TER	DESCRIPTION / CONDITION	MIN	NOM	MAX	UNIT
F	Input fuse (L)	Not use accessible, time-lag (T)		16		Α
V1 OV	OV Threshold V ₁	Over Veltage I/ Dustration Latebaff Time	13.3	13.9	14.5	VDC
tv1 ov	OV Trip Time V ₁	Over Voltage V ₁ Protection, Latch-off Type			1	ms
V _{SB OV}	OV Threshold VsB	Over Veltage I/ Distortion Automotic veta, each to	13.3	13.9	14.5	VDC
tvsB ov	OV Trip Time VsB	Over Voltage V ₁ Protection, Automatic retry each 1s			1	ms
,	0011 1111	Over Current Limitation, Latch-off, $V_{i min HL}$ to $V_{i max HL}$, $V_{i min DC to V_{i max DC}}$	169		175	ADC
1 OC Slow	OC Limit V_1	Over Current Limitation, Latch-off, $V_{i min LL}$ to $V_{i max LL}$	85		88	ADC
t _{V1 OC Slow}	OC Trip time V_1	Over Current Limitation, Latch-off time	20			s
I _{V1 OC Fast}	Fast OC Limit V ₁	Fast Over Current Limit., Latch-off, $V_{i \min HL}$ to $V_{i \max HL}$; $V_{i \min DC \text{ to } V_{i \max DC}}$	176		180	ADC
·VICCIUS	,	Fast Over Current Limit., Latch-off, $V_{i min LL}$ to $V_{i max LL}$	110		115	ADC
tv1 OC Fast	Fast OC Trip time V_1	Fast Over Current Limitation, Latch-off time	50	55	60	ms
I _{1 SC}	Max Short Circuit Current 1/4	$V_7 < 3 \text{ V}$			180	Α
t_{V1SC}	Short Circuit Regulation Time	$V_1 < 3$ V, time until I_1 is limited to $< I_{1 sc}$			2	ms
I _{SB} oc	OC Limit VSB	Over Current Limitation, Constant-Current Type	5.2		7.5	Α
t _{VSB OC}	OC Trip time V _{SB}	Over Current Limit., time until I_{SB} is limited to $I_{SB\ OC}$			1	ms
T _{SD}	Over Temperature	See chapter 10.2				°C



Asia-Pacific Europe, Middle East

+353 61 225 977

North America +1 408 785 5200

+86 755 298 85888

6.1 OVERVOLTAGE PROTECTION

PET2000-12-074xH front-end provides a fixed threshold overvoltage (OV) protection implemented with a HW comparator for both the main and the standby output. Once an OV condition has been triggered on the main output, the supply will shut down and latch the fault condition. The latch can be unlocked by disconnecting the supply from the AC mains or by toggling the PSON_L input. The standby output will continuously try to restart with a 1 s interval after OV condition has occurred.

6.2 UNDERVOLTAGE DETECTION

Both main and standby outputs are monitored. LED and PWOK_H pin signal if the output voltage exceeds $\pm 5\%$ of its nominal voltage.

The main output will latch off if the main output voltage V_7 falls below 10 V (typically in an overload condition) for more than 55 ms. The latch can be unlocked by disconnecting the supply from the AC mains or by toggling the PSON_L input. If the standby output leaves its regulation bandwidth for more than 2 ms then the main output is disabled to protect the system.

6.3 CURRENT LIMITATION

MAIN OUTPUT

The main output exhibits a substantially rectangular output characteristic controlled by a software feedback loop. If output current exceeds $I_{VI\ OC\ Fast}$ it will reduce output voltage in order to keep output current at $I_{VI\ OC\ Fast}$. If the output voltage drops below ~10.0 VDC for more than 55 ms, the output will latch off (standby remains on), see also *Undervoltage Detection*.




Figure 15. Current Limitation on V₁ at V_i = 90 ... 140 VAC




Figure 16 .Current Limitation on V₁ at V_i = 180 ... 305 VAC

A second SW controlled current limit will latch off the main output if the power supply is operated for long duration in its peak current capability region. This protection trips as soon as the output current exceeds $I_{1 OCSlow}$ for a duration of more than 20 s. The third current limitation implemented as a fast hardware circuit will immediately switch off the main output if the output current increases beyond the peak current trip point, occurring mainly if a short circuit is applied to the output voltage. The supply will re-start 4 ms later with a soft start, if the short circuit persists ($V_7 < 10.0 \text{ V}$ for >55 ms) the output will latch off; otherwise it continuous to operate.

The latch can be unlocked by disconnecting the supply from the AC mains or by toggling the PSON_L input.

The main output current limitation thresholds for $I_{1\ OC\ Slow}$ and $I_{1\ OC\ Flost}$ depend on the actual input voltage range applied to the power supply. In addition, the threshold for $I_{1\ OC\ Slow}$ is reduced when ambient temperature exceeds 55°C, see *Figure 32* for PET2000-12-074RH and *Figure 35* for PET2000-12-074NH.

STANDBY OUTPUT

The standby output exhibits a substantially rectangular output characteristic down to 0 V (no hiccup mode / latch off). The current limitation of the standby output is independent of the AC input voltage.

Running in current limitation causes the output voltage to fall, this will trigger under voltage protection and disables the main output, see also *Undervoltage Detection*.






Figure 17. Current Limitation on V_{SB}

7. MONITORING

The power supply operating parameters can be accessed through I²C interface. For more details refer to chapter I2C / POWER MANAGEMENT BUS COMMUNICATION and document URP.00234 (PET Front-End Power Management Bus Communication Manual).

PARAME	TER	DESCRIPTION / CONDITION	MIN NOM	MAX	UNIT
V _{i mon}	Input RMS Voltage	$V_{i \min LL} \leq V_i \leq V_{i \max HL}$	-3	+3	VAC
	I _{i mon} Input RMS Current	$I_i > 6.7 \text{ Arms}$	-3	+3	%
Ii mon	input nivio Current	<i>I_i</i> ≤ 6.7 Arms	-0.2	+0.2	Arms
Pimon	True Input Power	<i>P_i</i> > 500 W	-4	+4	%
F i mon	True iliput Fower	50 W < <i>P</i> _i ≤ 500 W	-20	+20	W
V _{1 mon}	V1 Voltage		-0.1	+0.1	VDC
l _{1 mon}	V1 Current	I ₁ > 50 A	-1	+1	%
11 mon	V i Guirent	5 A < I₁ ≤ 50 A	-0.5	+0.5	ADC
P _{1 nom}	V1 Output Power	<i>Pi</i> > 1000 W	-1	+1	%
F1 nom	v i Output Fower	$50 \text{ W} < P_i \le 1000 \text{ W}$	-10	+10	W
V _{SB mon}	VSB Voltage		-0.1	+0.1	VDC
I _{SB mon}	VSB Current		-0.1	+0.1	ADC
T _{A mon}	Inlet Temperature	$T_{A min} \leq T_{A} \leq T_{A max}$	-2	+2	°C



Asia-Pacific

+86 755 298 85888

Europe, Middle East +353 61 225 977

North America +1 408 785 5200

© 2019 Bel Power Solutions

8. SIGNALING AND CONTROL

8.1 ELECTRICAL CHARACTERISTICS

PARAME1	TER .	DESCRIPTION / CONDITION	MIN	NOM	MAX	UNIT
PSON_H						
V_{IL}	Input Low Level Voltage	PSON_L: Main output enabled	-0.2		8.0	V
V _{IH}	Input High Level Voltage	PSON_L: Main output disabled	2		3.5	V
I _{IL,H}	Maximum Input Sink or Source Current	$V_{\rm f}$ = -0.2 V to +3.5 V	-1		1	mA
Rpull up	Internal Pull up Resistor to internal 3.3 V			10		kΩ
RLOW	Maximum external Pull down Resistance to GND to obtain Low Level				1	kΩ
Rніgн	Minimum external Pull down Resistance to GND to obtain High Level		50			kΩ
PWOK_H						
Vol	Output Low Level Voltage	V_7 or V_{SB} out of regulation, $V_{Isink} < 4$ mA	0		0.4	V
Voн	Output High Level Voltage	V_{7} and V_{SB} in regulation, $I_{source} < 0.5$ mA	2.4		3.5	V
Rpull up	Internal Pull up Resistor to internal 3.3 V			1		kΩ
lol	Maximum Sink Current	<i>Vo</i> < 0.4 V			4	mA

8.2 SENSE INPUTS

The main output has sense lines implemented to compensate for voltage drop on load wires in both positive and negative path. The maximum allowed voltage drop is 200 mV on the positive rail and 50 mV on the GND rail.

With open sense inputs the main output voltage will rise by 270 mV. Therefore, if not used, these inputs should be connected to the power output and GND at the power supply connector. The sense inputs are protected against short circuit. In this case the power supply will shut down.

8.3 CURRENT SHARE

The PET front-ends have an active current share scheme implemented for V_I . All the ISHARE current share pins need to be interconnected in order to activate the sharing function. If a supply has an internal fault or is not turned on, it will disconnect its ISHARE pin from the share bus. This will prevent dragging the output down (or up) in such cases.

The current share function uses an analog bus to transmit and receive current share information. The controller implements a Master/Slave current share function. The power supply providing the largest current among the group is automatically the Master. The other supplies will operate as Slaves and increase their output current to a value close to the Master by slightly increasing their output voltage. The voltage increase is limited to +250 mV.

The standby output uses a passive current share method (droop output voltage characteristic).

8.4 PSON L INPUT

The PSON_L is an internally pulled-up (3.3 V) input signal to enable/disable the main output V_7 of the front-end. With low level input the main output is enabled. This active-low pin is also used to clear any latched fault condition. The PSON_L can be either controlled by an open collector device or by a voltage source.






Figure 18. PSON_L connection

8.5 PWOK HOUTPUT

The PWOK_H is an open drain output with an internal pull-up to 3.3 V indicating whether both V_{SB} and V_{7} outputs are within regulation. This pin is active-high.

An external pull down resistor ensures low level when there is no power supply seated. When combining PWOK_H outputs of several power supplies, circuits as shown in *Figure 19* should be used.




Figure 19. PWOK_H connection

8.6 PRESENT_L OUTPUT

The PRESENT_L pin is wired through a 100 Ohms resistor to internal GND within the power supply. This pin does indicate that there is a power supply present in this system slot. An external pull-up resistor has to be added within the application. Current into PRESENT_L should not exceed 5 mA to guarantee a low level voltage if power supply is seated.




Figure 20. PRESENT_L connection



Asia-Pacific

Europe, Middle East

North America

+86 755 298 85888

+353 61 225 977

8.7 SIGNAL TIMING




Figure 21. AC turn-on timing




Figure 23. AC long dips




Figure 22. AC short dips




Figure 24. PSON_L turn-on/off timing



PARAMETER		DESCRIPTION / CONDITION	MIN	NOM	MAX	UNIT
t _{AC VSB}	AC Line to 90% VsB				1.5	s
tac v1	AC Line to 90% V ₁	PSON_L = Low		1.5	4 10	s
tvsB v1 del	V_{SB} to V_1 delay	PSON_L = Low	50	150	1000	ms
t _{V1 rise}	V_{I} rise time	See chapter <i>OUTPUT</i>				
t _{VSB rise}	V _{SB} rise time	See chapter OUTPUT				
		0.5 · I _{1 nom} , I _{SB nom}			17	ms
t _{AC drop1}	AC drop without V_1 leaving regulation	0.7 · I _{1 nom} , I _{SB nom}			13	ms
		I _{1 nom} , I _{SB nom}			5	ms
t _{AC drop2}	AC drop without V_{SB} leaving regulation	I _{1 nom} , I _{SB nom}			70	ms
tv1 holdup	Loss of AC to V_1 leaving regulation	See chapter INPUT				
tvsB holdup	Loss of AC to V _{SB} leaving regulation	See chapter INPUT				
tpwok_H del	Outputs in regulation to PWOK_H asserted		100	150	200	ms
t₽WOK_H warn	Warning time from de-assertion of PWOK_H to V_7 leaving regulation		0.1			ms
tpwok_H holdup	Loss of AC to PWOK_H de-asserted	V _{i nom HL} , I _{1 nom} , I _{SB nom}	10			ms
tpwok_H low	Time PWOK_H is kept low after being de-asserted		100			ms
tPSON_L V1 on	Delay PSON_L active to V_1 in regulation	$C_{ext} = 0 \text{ mF}$	5	10	20	ms
tPSON_L V1 off	Delay PSON_L de-asserted to V_1 disabled		2	3	4	ms
tpson_l pwok_h	Delay PSON_L de-asserted to PWOK_H de-asserted			1	2	ms
t _{V1 off}	Time V_7 is kept off after leaving regulation			1		s
tvsB off	Time V_{SB} is kept off after leaving regulation			1		s

8.8 LED INDICATOR

The front-end has one front LED showing the status of the supply. The LED is bi-colored: green and amber and indicates AC and DC power presence and warning or fault conditions. *Table 1* lists the different LED status.

OPERATING CONDITION 11	LED SIGNALING
No AC or AC Line in UV condition, V_{SB} not present from paralleled power supplies	Off
PSON_L High	Blinking Green 1 Hz
No AC or AC Line in UV condition, V_{SB} present from paralleled power supplies	
V _i or V _{SB} out of regulation	
Over temperature shutdown	Solid Amber
Output over voltage shutdown (V_1 or V_{SB})	Solid Amber
Output over current shutdown (V_1 or V_{SB})	
Fan error (>15%)	
Over temperature warning	Blinking Amber 1 Hz
Minor fan regulation error (>5%, <15%)	Dilliking Amber 1112
Firmware boot loading in process	Blinking Green 2 Hz
Outputs V ₁ and V _{SB} in regulation	Solid Green

Table 1. LED Status

¹¹ The order of the criteria in the table corresponds to the testing precedence in the controller



Asia-Pacific

Europe, Middle East

North America

+86 755 298 85888

+353 61 225 977

¹⁰ At repeated ON-OFF cycles the start-up times may increase by 1s

9. I²C / POWER MANAGEMENT BUS COMMUNICATION

The PET front-end is a communication Slave device only; it never initiates messages on the I^2C / SMBus by itself. The communication bus voltage and timing is defined in *Table 2* and further characterized through:

- The SDA/SCL IOs use 3.3 V logic levels
- External pull-up resistors on SDA/SCL required for correct signal edges
- Full SMBus clock speed of 100 kbps
- Clock stretching limited to 1 ms
- SCL low time-out of >25 ms with recovery within 10 ms
- Recognizes any time Start/Stop bus conditions




Figure 25. Physical layer of communication interface

Communication to the DSP or the EEPROM will be possible as long as the input AC voltage is provided. If no AC is present, communication to the unit is possible as long as it is connected to a life V_{SB} output (provided e.g. by the redundant unit). If only V_7 is provided, communication is not possible.

PARAMETER	DESCRIPTION	CONDITION	MIN	MAX	UNIT
SCL / SDA					
V _i L I	Input low voltage		-0.5	1.0	V
V _{iH} I	Input high voltage		2.3	3.5	V
V _{hys} I	Input hysteresis		0.15		V
V _o L (Output low voltage	3 mA sink current	0	0.4	V
t _r F	Rise time for SDA and SCL		20+0.1C _b ¹	300	ns
$t_{\rm of}$	Output fall time ViHmin → ViLmax	$10 \text{ pF} < C_b^{-1} < 400 \text{ pF}$	20+0.1C _b ¹	250	ns
/ _i I	Input current SCL/SDA	0.1 VDD < Vi < 0.9 VDD	-10	10	μΑ
G I	Internal Capacitance for each SCL/SDA			50	pF
fscl 5	SCL clock frequency		0	100	kHz
R _{pull-up} [External pull-up resistor	f _{SCL} ≤ 100 kHz		1000 ns / C _b 1	Ω
thdsta I	Hold time (repeated) START	f _{SCL} ≤ 100 kHz	4.0		μs
t_ow L	Low period of the SCL clock	f _{SCL} ≤ 100 kHz	4.7		μs
<i>t</i> HIGH I	High period of the SCL clock	f _{SCL} ≤ 100 kHz	4.0		μs
t _{SUSTA}	Setup time for a repeated START	f _{SCL} ≤ 100 kHz	4.7		μs
thddat [Data hold time	f _{SCL} ≤ 100 kHz	0	3.45	μs
t _{SUDAT}	Data setup time	f _{SCL} ≤ 100 kHz	250		ns
tsusto S	Setup time for STOP condition	f _{SCL} ≤ 100 kHz	4.0		μs
<i>t</i> BUF E	Bus free time between STOP and START	f _{SCL} ≤ 100 kHz	5		ms

¹ Cb = Capacitance of bus line in pF, typically in the range of 10...400 pF

Table 2. FC / SMBus Specification






Figure 26. PC / SMBus Timing

ADDRESS SELECTION

The address for I²C communication can be configured by pulling address input pins A2, A1 and A0 either to GND (Logic Low) or leave them open (Logic High). An internal pull up resistor will cause the A2 / A1 / A0 pin to be in High Level if left open. A fixed addressing offset exists between the Controller and the EEPROM.

A2	A1	40	I2C Address ¹²		
AZ	AI	A0	Controller	EEPROM	
0	0	0	0xB0	0xA0	
0	0	1	0xB2	0xA2	
0	1	0	0xB4	0xA4	
0	1	1	0xB6	0xA6	
1	0	0	0xB8	8Ax0	
1	0	1	0xBA	0xAA	
1	1	0	0xBC	0xAC	
1	1	1	0xBE	0xAE	

Table 3. Address and protocol encoding

9.1 SMBALERT_L OUTPUT

The SMBALERT_L signal indicates that the power supply is experiencing a problem that the system agent should investigate. This is a logical OR of the Shutdown and Warning events. It is asserted (pulled Low) at Shutdown or Warning events such as reaching temperature warning/shutdown threshold of critical component, general failure, over-current, over-voltage, under-voltage or low-speed of a failed fan. This signal may also indicate the power supply is operating in an environment exceeding the specified limits.

The SMBAlert signal is asserted simultaneously with the LED turning to solid amber or blinking amber.

PARAMETER		DESCRIPTION / CONDITION	MIN	NOM	MAX	UNIT
SMB_AL	LERT_L					
V _{ext}	Maximum External Pull up Voltage				12	V
I _{OH}	Maximum High Level Leakage Current	No Failure or Warning condition, $V_{\mathcal{O}} = 12 \text{ V}$			10	μΑ
VOL	Output Low Level Voltage	Failure or Warning condition, $I_{sink} < 4 \text{ mA}$	0		0.4	V
Rpull up	Internal Pull up Resistor to internal 3.3 V			None		
lol	Maximum Sink Current	<i>V</i> ⊘ < 0.4 V			4	mA

¹² The LSB of the address byte is the R/W bit



Asia-Pacific

Europe, Middle East

North America

+86 755 298 85888

+353 61 225 977




Figure 27. SMBALERT_L connection

9.2 CONTROLLER AND EEPROM ACCESS

The controller and the EEPROM in the power supply share the same I²C bus physical layer (see *Figure 28*) and can be accessed under different addresses, see ADDRESS SELECTION.

The SDA/SCL lines are connected directly to the controller and EEPROM which are supplied by internal 3.3 V.

The EEPROM provides 256 bytes of user memory. None of the bytes are used for the operation of the power supply.





Figure 28. PC Bus to DSP and EEPROM

9.3 EEPROM PROTOCOL

The EEPROM follows the industry communication protocols used for this type of device. Even though page write / read commands are defined, it is recommended to use the single byte write / read commands.

WRITE

The write command follows the "SMBus 1.1 Write Byte Protocol". After the device address with the write bit cleared, the Two Byte Data Address is sent followed by the data byte and the STOP condition. A new START condition on the bus should only occur after 5ms of the last STOP condition to allow the EEPROM to write the data into its memory.





READ

The read command follows the "SMBus 1.1 Read Byte Protocol". After the device address with the write bit cleared the two byte data address is sent followed by a repeated start, the device address and the read bit set. The EEPROM will respond with the data byte at the specified location.



9.4 POWER MANAGEMENT BUS PROTOCOL


The Power Management Bus is an open standard protocol that defines means of communicating with power conversion and other devices. For more information, please see the System Management Interface Forum web site at: www.powerSIG.org.

Power Management Bus command codes are not register addresses. They describe a specific command to be executed. PET2000-12-074xH supply supports the following basic command structures:


- Clock stretching limited to 1 ms
- SCL low time-out of >25 ms with recovery within 10 ms
- Recognized any time Start/Stop bus conditions

WRITE

The write protocol is the SMBus 1.1 Write Byte/Word protocol. Note that the write protocol may end after the command byte or after the first data byte (Byte command) or then after sending 2 data bytes (Word command).




In addition, Block write commands are supported with a total maximum length of 255 bytes. See PET2000-12-074xH Power Management Bus Communication Manual URP.00234 for further information.




READ

The read protocol is the SMBus 1.1 Read Byte/Word protocol. Note that the read protocol may request a single byte or word.



In addition, Block read commands are supported with a total maximum length of 255 bytes. See PET2000-12-074xH Power Management Bus Communication Manual URP.00234 for further information.





Asia-Pacific

Europe, Middle East

North America

+86 755 298 85888

+353 61 225 977

9.5 GRAPHICAL USER INTERFACE

Bel Power Solutions provides with its "I²C Utility" a Windows® XP/Vista/Win7 compatible graphical user interface allowing the programming and monitoring of the PET2000-12-074xH Front-End.

The utility can be downloaded on: <u>belfuse.com/power-solutions</u> and supports both the PSMI and Power Management Bus protocols.

The GUI allows automatic discovery of the units connected to the communication bus and will show them in the navigation tree. In the monitoring view the power supply can be controlled and monitored.

If the GUI is used in conjunction with the YTM.00046 Evaluation Board it is also possible to control the PSON_L pin of the power supply. Refer to BCG.00809 for YTM.00046 connection and GUI configuration.




Figure 29. Monitoring dialog of the FC Utility

10. TEMPERATURE AND FAN CONTROL

10.1 FAN CONTROL

To achieve best cooling results sufficient airflow through the supply must be ensured. Do not block or obstruct the airflow at the rear of the supply by placing large objects directly at the output connector. The PET2000-12-074RH is provided with a front to rear airflow, which means the air enters on the AC-inlet side of the supply and leaves at the DC-output, while the PET2000-12-074NH is provided with a rear to front airflow, which means the air enters through the DC-output of the supply and leaves at the AC-inlet side, as shown in *Figure 30*.

The PET2000-12-074xH supply has been designed for horizontal operation.






Figure 30. Airflow direction

The fan inside the supply is controlled by a microprocessor. The rpm of the fan is adjusted to ensure optimal supply cooling and is a function of output power. Three different curves are selected based on input voltage and inlet temperature. With standby output loaded the fan speed minimum is limited to ensure enough cooling of circuits providing standby power. *Figure 31* illustrates the programmed fan curves.




Figure 31. Fan speed vs. main output load

10.2 TEMPERATURE MONITOR AND OVER TEMPERATURE PROTECTION

PET2000-12-074xH provides access via I²C to the measured temperatures of in total 6 sensors within the power supply, see *Table 4*. The microprocessor is monitoring these temperatures and if warning threshold of one of these sensors is reached it will set fan to maximum speed. If temperatures continue to rise above shut down threshold the main output V_{7} (or V_{SB} if auxiliary converter is affected) will be disabled. At the same time the warning or fault condition is signalized accordingly through LED, PWOK_H and SMBALERT_L.

TEMPERATURE SENSOR	DESCRIPTION / CONDITION	POWER MANAGEMENT BUS REGISTER	WARNING THRESHOLD	SHUTDOWN THRESHOLD
PET2000-12-074RH				
Inlet Air Temperature	Sensor located on control board close to DC end of PSU	8Dh	61°C	63°C
Synchronous Rectifier	Sensor located on secondary side of DC/DC stage	8Eh	105°C	110°C
Primary Heat Sink	Sensor located on primary heat sink	8Fh	96°C	101°C
Output ORing Element	Sensor located close to output	D2h	105°C	110°C
Auxiliary Converter	Sensor located on secondary side on auxiliary rectifier	D3h	95°C	100°C
Outlet Ambient	Sensor located near output connector	D4h	85°C	90°C



Asia-Pacific Eu

Europe, Middle East

North America

+86 755 298 85888 +353 61 225 977

PET2000-12-074NH				
Inlet Air Temperature	Sensor located on control board close to DC end of PSU	8Dh	75°C	78°C
Synchronous Rectifier	Sensor located on secondary side of DC/DC stage	8Eh	95°C	100°C
Primary Heat Sink	Sensor located on primary heat sink	8Fh	87°C	92°C
Output ORing Element	Sensor located close to output	D2h	100°C	105°C
Auxiliary Converter	Sensor located on secondary side on auxiliary rectifier	D3h	80°C	85°C
Bridge Rectifier	Sensor located on heat sink for AC rectifier	D4h	86°C	91°C

Table 4. Temperature sensor location and thresholds

10.3 MAXIMUM OUTPUT POWER VERSUS INLET TEMPERATURE FOR SAFETY COMPLIANCY

For safety compliant operation the power supply must not exceed specified operating conditions specified herein. These operating conditions ensure the input AC connector is operated within its ratings.

The different input AC connectors and regional usage is not considered in this implementation of current limitation. Therefore, it is under the responsibility of the user to ensure safety compliant operation.

10.3.1 PET2000-12-074RH

Between 0°C and 40°C power supply inlet temperature the maximum allowed output power is only depending on AC input connector type chosen, regional usage and the applied nominal input AC voltage. Above 40°C the maximum output power is further reduced with rising temperature. *Figure 32* to *Figure 34* illustrate these maximum current and power levels.

The mentioned power levels are related to main output power only, in addition the standby output can be operated up to 3 A as shown in *Figure 34*.

Above 55°C the power supply is adjusting the current limit level $I_{1\ OC\ Slow}$ depending on input voltage range (90...140 VAC, 180-305 VAC or 192...400 VDC) and inlet temperature, as shown in *Figure 32* to protect the power supply from excessive component temperatures.




Figure 32. Maximum I1 PET2000-12-074RH




Figure 33. Maximum P₁ PET2000-12-074RH




Figure 34. Maximum ISB



10.3.2 PET2000-12-074NH

Between 0°C and 55°C power supply inlet temperature the maximum allowed output power is only depending on AC input connector type chosen, regional usage and the applied nominal input AC voltage. Above 55°C the maximum output power is further reduced with rising temperature. *Figure 35* to *Figure 37* illustrate these maximum current and power levels.

The mentioned power levels are related to main output power only, in addition the standby output can be operated up to 3 A as shown in *Figure 37*.

Above 55°C the power supply is adjusting the current limit level It OC Slow depending on input voltage range (90...140 VAC,180-305 VAC or 192...400 VDC) and inlet temperature, as shown in Figure 35.




Figure 35. Maximum I1 PET2000-12-074NH




Figure 36. Maximum P1 PET2000-12-074NH




Figure 37. Maximum ISB



+86 755 298 85888

11. ELECTROMAGNETIC COMPATIBILITY

11.1 IMMUNITY

PARAMETER	DESCRIPTION / CONDITION	CRITERION
ESD Contact Discharge	IEC / EN 61000-4-2, ±8 kV, 25+25 discharges per test point (metallic case, LED, connector body)	А
ESD Air Discharge	IEC / EN 61000-4-2, ±15 kV, 25+25 discharges per test point (non-metallic user accessible surfaces)	Α
Radiated Electromagnetics Filed	IEC / EN 61000-4-3, 10 V/m, 1 kHz/80% Amplitude Modulation, 1µs Pulse Modulation, 10 kHz 2 GHz	А
Burst	IEC / EN 61000-4-4, Level 3 AC port ±2 kV, 1 minute	Α
Surge	IEC / EN 61000-4-5, Level 3 Line to Earth: ±2 kV Line to Line: ±1 kV	А
RF Conducted Immunity	IEC / EN 61000-4-6, Level 3, 10 Vrms, CW, 0.1 80 MHz	Α
Voltage Dips and Interruptions	IEC / EN 61000-4-11 Vi 230VAC / 50 Hz, 90% load, Phase 0°, Dip 100%, duration 10 ms Vi 200VAC / 50 Hz, 70% load, Phase 0°, Dip 30%, duration 500 ms Vi 200VAC / 50 Hz, 100% load, Phase 0°, Dip 20%, duration 10 s	<i>V1</i> : A, <i>Vse</i> : A <i>V1</i> : A, <i>V_{SE}</i> : A <i>V1</i> : A, <i>V_{SE}</i> : A

11.2 EMISSION

PARAMETER	DESCRIPTION / CONDITION	CRITERION
Conducted Emission	EN 55022 / CISPR 22: 0.15 30 MHz, QP and AVG, single power supply EN 55022 / CISPR 22: 0.15 30 MHz, QP and AVG, 2 power supplies in a system	Class A 6 dB margin Class A
Radiated Emission	EN 55022 / CISPR 22: 30 MHz 1 GHz, QP, single power supply EN 55022 / CISPR 22: 30 MHz 1 GHz, QP, 2 power supplies in a system	Class A 6 dB margin Class A
Harmonic Emissions	IEC 61000-3-2, Vi = 115 VAC / 60 Hz & 230 VAC / 50 Hz, 100% Load	Class A
AC Flicker	IEC 61000-3-3, Vi = 230 VAC / 50Hz, 100% Load	Pass
Acoustical Noise	Distance at bystander position, 25°C, 50% Load	65 dBA

12. SAFETY / APPROVALS

Maximum electric strength testing is performed in the factory according to IEC/EN 60950, and UL 60950. Input-to-output electric strength tests should not be repeated in the field. Bel Power Solutions will not honor any warranty claims resulting from electric strength field tests.

PARAMETER	DESCRIPTION / CONDITION	NOTES
Agency Approvals	Approved to latest edition of the following standards: UL 60950-1 2nd Edition CAN/CSA-C22.2 No. 60950-1-07 2nd Edition EN 60950-1: 2006 EN 62368-1: 2014 NEMKO, EAC, CQC, BSMI, GB4943.1-2011, TR TC 004/2011	Approved
Grade of Insulation	Input (L/N) to chassis (PE) Input (L/N) to output Output to chassis	Basic Reinforced None (Direct connection)
Creepage / Clearance	Primary (L/N) to chassis (PE) Primary to secondary	
Electrical Strength Test	Input to chassis Input to output (tested by manufacturer only)	Min. 2121 VDC 4242 VDC



13. ENVIRONMENTAL

PARAI	METER	DESCRIPTION / CONDITION	MIN	NOM	MAX	UNIT
т.	Ambient Temperature	Up to 1'000 m ASL	0		+40 +55*	°C
T_A		Linear derating from 1'000 to 3'048 m ASL			+35 +45*	°C
_		Reduced output power ¹³ , up to 1'000 m ASL			+55 +70*	°C
T _{A ext}	Extended Temp. Range	Linear derating from 1'000 to 3'048 m ASL			+50 +60*	-
T_S	Storage Temperature	Non-operational	-20		+70	°C
	A lakiba and a	Operational, above Sea Level	-		3'048	m
	Altitude	Non-operational, above Sea Level	-		10'600	m
	Shock, operational	Half sine, 11ms, 10 shocks per direction,			1	g peak
	Shock, non-operational	6 directions			30	g peak
	Vibration, sinusoidal, operational	IEC/EN 60068-2-6, sweep 5 to 500 to 5 Hz,			1	g peak
	Vibration, sinusoidal, non-operational	1 octave/min, 5 sweeps per axis			4	g peak
	Vibration, random, non-operational	IEC/EN 60068-2-64, 5 to 500 Hz, 1 hour per axis			0.025	g²/Hz

^{*} Max temperature values for PET2000-12-074NH model.

14. RELIABILITY

PARAMETER	DESCRIPTION / CONDITION	MIN	NOM	MAX	UNIT
MTBF Mean time to failure	$T_A = 25^{\circ}$ C, according Telcordia SR-332, issue 3, GB, confidence level = 90%	860			kh

15. MECHANICAL

PARA	AMETER	DESCRIPTION / CONDITION	MIN	NOM	MAX	UNIT
	Dimensions (W x H x D)			5 x 40.0 x 2 9 x 1.6 x 10		mm in
m	Weight			1.1		kg

15.1 OUTLINE PET2000-12-074RH, PET2000-12-074NH




Figure 38. Side view

¹³ See chapter 10.3



Asia-Pacific E

Europe, Middle East

North America

+86 755 298 85888

+353 61 225 977






Figure 39. Top view








Figure 41. Rear view



15.3 OPTION OF ADDING KEYING SCREW

A thread added to the side of the PET2000-12-074xH allows the user to add a screw to prevent the PET2000-12-074xH from being inserted into systems using other card edge connector types with the same power supply width and height. In such case, systems using PET2000-12-074xH must have a slot of ø6 mm x 14 mm implemented to allow PET2000-12-074xH to be inserted. The maximum size of the screw head is ø6 mm and height 2.12 mm.




Figure 42. Polarizing screw

15.4 OUTPUT CONNECTOR PIN LOCATIONS






Figure 44. Card edge PCB top view




Figure 45. Card edge PCB bottom view



Asia-Pacific

Europe, Middle East

+353 61 225 977

North America

+86 755 298 85888

16. CONNECTORS

PARAMETER	DESCRIPTION / CONDITION	MIN	NOM	MAX	UNIT
AC inlet	PET2000-12-074NH: Anderson Saf-D-Grid®, P/N 2006G1 PET2000-12-074NH Anderson Saf-D-Grid®, P/N 2006G1				
AC cord requirement	Wire size	16			AWG
Output connector	36 Power- + 24 Signal-Pins PCB card edge				
	Manufacturer: FCI Electronics				
Mating output connector	Manufacturer P/N: 10130248-005LF (see <i>Figure 48</i> for option x)				
	Bel Power Solutions P/N: ZES.00678				

16.1 MATING OUTPUT CONNECTOR SPECIFICATION




Figure 46. Mating connector drawing page 1






Figure 47. Mating connector drawing page 2



Asia-Pacific

Europe, Middle East

North America +1 408 785 5200

+86 755 298 85888 +353 61 225 977




Figure 48. Mating connector drawing page 3



16.2 MATING OUTPUT CONNECTOR SPECIFICATION

PIN	SIGNAL NAME	DESCRIPTION	Mating Sequence ¹⁴
P1 ~ P10	GND	Power and signal ground (return)	1
P29 ~ P36	GND	r ower and signal ground (return)	,
P11 ~ P18	V1	+12 VDC main output	2
P19 ~ P28	V1	+12 VDO mam output	۷
S1	A0	I ² C address selection input	2
S2	A1	To address selection input	2
S3, S4	VSB	+12 V Standby positive output (as pins S3, S4)	2
S 5	HOTSTANDBYEN_H	Not used	2
S6	ISHARE	Analog current share bus	2
S7	Reserved	For future use, do not connect	2
S8	PRESENT_L	Power supply seated, active-low	3
S9	A2	I ² C address selection input	2
S10 ~ S15	GND	Power and signal ground (return)	2
S16	PWOK_H	Power OK signal output, active-high	2
S17	V1_SENSE	Main output positive sense	2
S18	V1_SENSE_R	Main output negative sense	2
S19	SMB_ALERT_L	SMB Alert signal output, active-low	2
S20	PSON_L	Power supply on input, active-low	3
S21, S22	VSB	+12 V Standby positive output (as pins S3, S4)	2
S23	SCL	I ² C clock signal line	2
S24	SDA	I ² C data signal line	2

Table 5. Output connector pin assignment

¹⁴ 1 = First, 3 = Last, given by different card edge finger pin lengths and mating connector pin arrangement



Asia-Pacific


Europe, Middle East

North America

+86 755 298 85888

+353 61 225 977

17. ACCESSORIES



For more information on these products consult: tech.support@psbel.com

NUCLEAR AND MEDICAL APPLICATIONS - Products are not designed or intended for use as critical components in life support systems, equipment used in hazardous environments, or nuclear control systems.

TECHNICAL REVISIONS - The appearance of products, including safety agency certifications pictured on labels, may change depending on the date manufactured. Specifications are subject to change without notice.



Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Bel Power Solutions:

PET2000-12-074RH PET2000-12-074NH