

# PFE3000-12-069RA 3000 W AC-DC Front-End Power Supply

The **PFE3000-12-069RA** is a 3000 Watt AC/DC power-factor-corrected (PFC) and DC-DC power supply that converts standard AC mains power or high voltage DC bus voltages into a main output of 12 VDC for powering intermediate bus architectures (IBA) in high performance and reliability servers, routers, and network switches.

The PFE3000-12-069RA meets international safety standards and displays the CE-Mark for the European Low Voltage Directive (LVD).



## **Key Features & Benefits**

- Best-in-class, Platinum efficiency
- Wide input voltage range: 90-300 VAC
- AC input with power factor correction
- DC input voltage range: 192-400 VDC
- Hot-plug capable
- Parallel operation with active current sharing thru analog bus
- Full digital controls for improved performance
- High density design: 30.5 W/in<sup>3</sup>
- Small form factor: 69 x 42 x 555 mm
- I2C communication interface with PMBus™ protocol for monitoring, control, and firmware update via bootloader
- Overtemperature, output overvoltage and overcurrent protection
- RoHS Compliant
- 2 Status LEDs: AC OK and DC OK with fault signaling
- Safety-approved to IEC/EN 60950-1 and UL/CSA 60950-1 2nd ed.
- US Patent Pending

## **Applications**

- High Performance Servers
- Routers
- Switches



## 1. ORDERING INFORMATION

PFE	3000		12		069	R	Α	Option Code
Product Family	Power Level	Dash	V1 Output	Dash	Width	Airflow	Input	Blank: Standard model \$366: Screw for Kev-in
PFE Front-Ends	3000 W		12 V		69 mm	R: Reversed <sup>1</sup>	A: AC	feature is installed.

1 Front to Rear

## 2. OVERVIEW

The PFE3000-12-069RA is a fully DSP controlled, highly efficient front-end power supply. It incorporates resonant-soft-switching technology and interleaved power trains to reduce component stresses, providing increased system reliability and very high efficiency. With a wide input operating voltage range and minimal linear derating of output power with respect to ambient temperature, the PFE3000-12-069RA maximizes power availability in demanding server, switch, and router applications. The power supply is fan cooled and ideally suited for server integration with a matching airflow path.

The PFC stage is digitally controlled using a state-of-the-art digital signal processing algorithm to guarantee best efficiency and unity power factor over a wide operating range.

The DC-DC stage uses soft switching resonant techniques in conjunction with synchronous rectification. An active OR-ing device on the output ensures no reverse load current and renders the supply ideally suited for operation in redundant power systems. The always-on +12V standby output provides power to external power distribution and management controllers. Its protection with an active OR-ing device provides for maximum reliability.

Status information is provided with front-panel LEDs. In addition, the power supply can be monitored and controlled (i.e. fan speed setpoint) via I<sup>2</sup>C communication interface with PMBus protocol. It allows full monitoring of the supply, including input and output voltage, current, power, and inside temperatures. The same I<sup>2</sup>C bus supports the bootloader to allow field update of the firmware in the DSP controllers.

Cooling is managed by a fan, controlled by the DSP controller. The fan speed is adjusted automatically depending on the actual power demand and supply temperature and can be overridden through the I<sup>2</sup>C bus.




Figure 1 - PFE3000-12-0069RA Block Diagram



## 3. ABSOLUTE MAXIMUM RATINGS

Stresses in excess of the absolute maximum ratings may cause performance degradation, adversely affect long-term reliability, and cause permanent damage to the supply.

PARAME	TER	CONDITIONS / DESCRIPTION	MIN	MAX	UNITS
Vi maxc	Maximum Input	Continuous		300	VAC

## 4. INPUT

General Condition: T<sub>A</sub> = 0... 45 °C unless otherwise noted.

PARAME	TER	DESCRIPTION / CONDITION	MIN	NOM	MAX	UNIT	
V <sub>i nom</sub>	AC Nominal Input Voltage		100	230	277	VAC	
Vi	AC Input Voltage Ranges	Normal operating ( $V_{i min}$ to $V_{i max}$ )	90		300	VAC	
Vinom DC	DC Nominal input voltage		240		380	VDC	
V <sub>i DC</sub>	DC Input voltage ranges	Normal operating ( $V_{i min}$ to $V_{i max}$ )	192		400	VDC	
Vi red	Derated Input Voltage Range	See Figure 20 and Figure 33	90		180	VAC	
I <sub>i max</sub>	Max Input Current	V <sub>i</sub> > 200 VAC, >100 VAC			17	$A_{rms}$	
$I_{ip}$	Inrush Current Limitation	$V_{i  min}$ to $V_{i  max}$ , 0 ° $T_{NTC}$ = 25°C (Figure 5)			50	$A_p$	
<b>F</b> <sub>i</sub>	Input Frequency		47	50/60	63	Hz	
PF	Power Factor	V <sub>i nom</sub> , 50Hz, > 0.3 I <sub>1 nom</sub>	0.96			W/VA	
Vi on	Turn-on Input Voltage <sup>2</sup>	Ramping up	80		87	VAC	
V <sub>i off</sub>	Turn-off Input Voltage <sup>2</sup>	Ramping down	73		85	VAC	
		$V_{\text{i nom}}$ , $0.1 \cdot I_{\text{x nom}}$ , $V_{\text{x nom}}$ , $T_{\text{A}} = 25^{\circ}\text{C}$	90.0	91.85			
n	Efficiency without Fon	$V_{\text{i nom}}$ , $0.2 \cdot I_{\text{x nom}}$ , $V_{\text{x nom}}$ , $T_{\text{A}} = 25^{\circ}\text{C}$	93.0	94.40		%	
η	Efficiency without Fan	$V_{\text{i nom}}$ , $0.5 \cdot I_{\text{x nom}}$ , $V_{\text{x nom}}$ , $T_{\text{A}} = 25^{\circ}\text{C}$	94.5	94.95		%	
		$V_{\text{i nom}}$ , $I_{\text{x nom}}$ , $V_{\text{x nom}}$ , $T_{\text{A}} = 25^{\circ}\text{C}$	93.0	93.75			
T <sub>hold</sub>	Hold-up Time	After last AC zero point, $V_1 > 10.8 \text{ V}$ , $V_{SB}$ within regulation, $V_i = 230 \text{ VAC}$ , $P_{x \text{ nom}}$	12			ms	

The Front-End is provided with a minimum hysteresis of 3 V during turn-on and turn-off within the ranges

## **4.1 INPUT FUSE**

Quick-acting 25 A input fuses  $(6.3 \times 32 \text{ mm})$  in series with both the L- and N-line inside the power supply protect against severe defects. The fuses are not accessible from the outside and are therefore not serviceable parts.

## **4.2 INRUSH CURRENT**

The AC-DC power supply exhibits an X capacitance of only  $4.3\mu F$ , resulting in a low and short peak current, when the supply is connected to the mains. The internal bulk capacitor will be charged through an NTC which will limit the inrush current.

#### NOTE:

Do not repeat plug-in / out operations below 90sec interval time at maximum input, high temperature condition, or else the internal in-rush current limiting device (NTC) may not sufficiently cool down and excessive inrush current or component failure(s) may result.



Asia-Pacific

**Europe, Middle East** 

**North America** 

+86 755 298 85888

+353 61 225 977

#### **4.3 INPUT UNDER-VOLTAGE**

If the RMS value of input voltage (either AC or DC) stays below the input undervoltage lockout threshold Vi on, the supply will be inhibited. Once the input voltage returns within the normal operating range, the supply will return to normal operation again.

#### 4.4 POWER FACTOR CORRECTION

Power factor correction (PFC) (see *Figure 4*) is achieved by controlling the input current waveform synchronously with the input voltage. A fully digital controller is implemented giving outstanding PFC results over a wide input voltage and load ranges. The input current will follow the shape of the input voltage. If for instance the input voltage has a trapezoidal waveform, then the current will also show a trapezoidal waveform. At DC input voltage the PFC is still in operation, but the input current will be DC in this case.

## 4.5 EFFICIENCY

The high efficiency (see *Figure 2*) is achieved by using state-of-the-art silicon power devices in conjunction with soft-transition topologies minimizing switching losses and a full digital control scheme. Synchronous rectifiers on the output reduce the losses in the high current output path. The rpm of the fan is digitally controlled to keep all components at an optimal operating temperature regardless of the ambient temperature and load conditions.

Figure 3 shows efficiency when input voltage is supplied from a high voltage DC source.




Figure 2 – AC Input Efficiency vs. Load current (ratio metric loading)




Figure 4 - Power factor vs. Load current




Figure 3 - DC Input Efficiency vs. load current (ratio metric loading)




Figure 5 - Inrush current, Vin = 230Vac, 0°phase angle CH4: Vin (200V/div), CH3: Iin (10A/div)



#### **5**. **OUTPUT**

General Condition:  $T_A$  = 0...45 °C unless otherwise noted.

PARAME <sup>*</sup>	ΓER	DESCRIPTION / CONDITION	MIN	NOM	MAX	UNIT
Main Out	out V1					
V <sub>1 nom</sub> V <sub>1 set</sub>	Nominal Output Voltage Output Setpoint Accuracy	0.5 · I <sub>1 nom</sub> , T <sub>amb</sub> = 25 °C	-0.5	12.3	+0.5	VDC % V <sub>1 nom</sub>
dV <sub>1 tot</sub>	Total Regulation	$V_{i  min}$ to $V_{i  max}$ , 0 to 100% $I_{1  nom}$ , $T_{a  min}$ to $T_{a  max}$	-1		+1	% V <sub>1 nom</sub>
P <sub>1 nom</sub>	Nominal Output Power	V <sub>1</sub> = 12.3 VDC, Vin < 180 VAC		1400		W
I <sub>1 nom</sub>	Nominal Output Current	V <sub>1</sub> = 12.3 VDC, Vin < 180 VAC		114		ADC
P <sub>1 nom</sub>	Nominal Output Power	V <sub>1</sub> = 12.3 VDC, Vin > 180 VAC		3000		W
I <sub>1 nom</sub>	Nominal Output Current	$V_1 = 12.3 \text{ VDC}, \text{ Vin} > 180 \text{ VAC}$		244		ADC
I <sub>V1 ol</sub>	Short time over load current	$V_1$ = 12.3 VDC, Vin > 180 VAC $T_{\rm aminto}$ $T_{\rm amax}$ , maximum duration 20 ms (See Section 5.2)			292	А
V1 pp	Output Ripple Voltage	V <sub>1 nom</sub> , J <sub>1 nom</sub> , 20 MHz BW (See Section 5.1)			160	mVpp
dV <sub>1 Load</sub>	Load Regulation	$V_i = V_{i \text{ nom}}, 0 - 100 \% I_{1 \text{ nom}}$		170		mV
dV <sub>1 Line</sub>	Line Regulation	$V_i = V_i \min V_i \max$		0		mV
√1 ol lim	Current limitation	$V_i < 180 \text{ VAC}, \ T_a < 45^{\circ}\text{C}$ $V_i < 180 \text{ VAC}, \ T_a = 55^{\circ}\text{C}^{3}$ $V_i > 180 \text{ VAC}, \ T_a < 45^{\circ}\text{C}$ $V_i > 180 \text{ VAC}, \ T_a = 55^{\circ}\text{C}^{3}$	120 92 248 186		127 99 274 212	ADC
dI <sub>share</sub>	Current Sharing	Deviation from $I_{1 \text{ tot}} / N$ , $I_{1} > 25\% I_{1 \text{ nom}}$	-5%		+5%	Α
dV <sub>dyn</sub>	Dynamic Load Regulation	$\Delta h = 50\% \ h_{1 \text{ nom}}, \ h = 5 \dots 100\% \ h_{1 \text{ nom}}, \ dh/dt = 1A/\mu s, f_{\Delta h} = 0.0510 \ kHz, \ Duty_{\Delta h} = 1090\%, recovery within 1% of V_1 final steady state$	-0.6		+0.6	V
Trec	Recovery Time				0.5	ms
t <sub>AC V1</sub>	Start-up Time from AC	$V_1 = 10.8 \text{ VDC (see Figure 7)}$			3	sec
t <sub>V1 rise</sub>	Rise Time	$V_1 = 1090\% \ V_{1 \text{ nom}} \text{ (see Figure 8)}$		2.5		ms
C <sub>Load</sub>	Capacitive Loading	$T_a = 25$ °C			30000	μF

See Figure 20 for linear derating > 45°C

Stanby Oเ	ıtput V <sub>SB</sub>					
V <sub>SB nom</sub>	Nominal Output Voltage	/SB nom. Tamb = 25°C		12		VDC
V <sub>SB set</sub>	Output Setpoint Accuracy	ISB nom, Tamb = 25 C	-0.5		+0.5	% V <sub>SBnom</sub>
dV <sub>SB tot</sub>	Total Regulation	$V_{i  min}  to  V_{i  max}$ , $I_{SB  nom}$ , $T_{a  min}  to  T_{a  max}$	-1		+1	$%V_{SBnom}$
P <sub>SB nom</sub>	Nominal Output Power	V <sub>SB</sub> = 12 VDC		60		W
I <sub>SB nom</sub>	Nominal Output Current	V <sub>SB</sub> = 12 VDC		5		ADC
V <sub>SB pp</sub>	Output Ripple Voltage	V <sub>SB nom</sub> , I <sub>SB nom</sub> , 20 MHz BW (See Section 5.1)			300	mVpp
dV <sub>SB</sub>	Droop	0 - 100 % I <sub>SB nom</sub>		400		mV
NSB lim	Current Limitation		6		9	ADC
dV <sub>SBdyn</sub>	Dynamic Load Regulation	$\Delta I_{\rm SB}$ = 50% $I_{\rm SB\ nom}$ , $I_{\rm SB}$ = 5 100% $I_{\rm SB\ nom}$ , $I_{\rm SB\ nom}$ , $I_{\rm A}$ = 0.0510kHz, Duty $I_{\rm A}$ = 1090%, recovery within 1% of $I_{\rm SB}$ final steady state	-0.6		+0.6	V <sub>SBnom</sub>
Trec	Recovery Time				0.5	ms
t <sub>AC VSB</sub>	Start-up Time from AC	$V_{\rm SB} = 90\% \ V_{\rm SB \ nom} \ (\text{see } Figure \ 7)$			3	sec
t√SB rise	Rise Time	V <sub>SB</sub> = 1090% V <sub>SB nom</sub> (see <i>Figure 9</i> ))		10		ms
C <sub>Load</sub>	Capacitive Loading	$T_{\text{amb}} = 25^{\circ}\text{C}$			3000	μF



Asia-Pacific **Europe, Middle East** 

**North America** +1 408 785 5200

+86 755 298 85888

+353 61 225 977

BCD.00297\_AF

#### 5.1 OUTPUT VOLTAGE RIPPLE

The internal output capacitance at the power supply output (behind OR-ing element) is minimized to prevent disturbances during hot plug. In order to provide low output ripple voltage in the application, external capacitors should be added close to the power supply output.

The setup of Figure 6 has been used to evaluate suitable capacitor types. The capacitor combinations of Table 1 and Table 2 should be used to reduce the output ripple voltage.

The ripple voltage is measured with 20 MHz BWL, close to the external capacitors.




Figure 6 - Output Ripple Test Setup

**NOTE:** Care must be taken when using ceramic capacitors with a total capacitance of 1  $\mu$ F to 50  $\mu$ F on output V1, due to their high quality factor the output ripple voltage may be increased in certain frequency ranges due to resonance effects.

External Capacitor V1	dV1max	Unit
2Pcs 47μF/16V/X5R/1210	160	mVpp
1Pcs 1000µF/16V/Low ESR Aluminum/ø10x20	160	mVpp
1Pcs 270µF/16V/Conductive Polymer/ø8x12	160	mVpp
2Pcs 47μF/16V/X5R/1210 plus 1Pcs 270μF Conductive Polymer OR 1Pcs 1000μF Low ESR AlCap	90	mVpp

External capacitor VSB	dVSBmax	Unit
1Pcs 10µF/16 V/X7R/1206	300	mVpp

Table 1 - Suitable Capacitors for V1

Table 2 - Suitable Capacitors for VSB

The output ripple voltage on VSB is influenced by the main output V1. Evaluating VSB output ripple must be done when maximum load is applied to V1.

## **5.2 SHORT TIME OVERLOAD**

The main output has the capability to allow load current up to 20% above the nominal output current rating for a maximum duration of 20 ms. This allows the system to consume extended power for short time dynamic processes.

## **5.3 OUTPUT ISOLATION**

Main and standby output and all signals are isolated from the chassis and protective earth connection, although the applied voltage must not exceed 100 Vpeak to prevent any damage of the supply.

Internal to the supply the main output ground, standby output ground and signal ground are interconnected through  $10\Omega$  resistors to prevent any circulating current within the supply. In order to prevent any potential difference in outputs or signals within the application these 3 grounds must be directly interconnected at system level. See also section 14 for pins to be interconnected.






Figure 7 - Turn-On AC Line 230 VAC, full load (500 ms/div) CH1: V1 (2 V/div); CH2: VSB (2 V/div); CH3: Vin (200 V/div)



Figure 9 - Turn-On AC Line 230 VAC, full load (5 ms/div) CH2: VSB (2 V/div)



Figure 11 - Short circuit on V1 (50ms/div) CH1: V1 (2V/div) CH2: VSB (2V/div) CH4: I1 (200A/div)



Figure 8 - Turn-On AC Line 230 VAC, full load (1 ms/div) CH1: V1 (2 V/div)



Figure 10 - Turn-Off AC Line 230 VAC, full load (20 ms/div) CH1: V1 (2 V/div); CH2: VSB (2 V/div); CH3: Vin (200 V/div)




Figure 12 - AC drop out 12ms (10ms/div) CH1: V1 (2V/div) CH2: VSB (2V/div) CH3: Vin (200V/div)



Asia-Pacific

Europe, Middle East +353 61 225 977

**North America** +1 408 785 5200

+86 755 298 85888



Figure 13 - AC drop out 40 ms, full load (20 ms/div) CH1: V1 (2 V/div); CH2: VSB (2 V/div); CH3: Vin (200 V/div)



Figure 15 - Load transient V1, 3 to 125 A (500 μs/div) CH1: V1 (200 mV/div); CH4: I1 (100 A/div)



Figure 17 - Load transient V1, 122 to 244 A (500 μs/div) CH1: V1 (200 mV/div); CH4: I1 (100 A/div)




Figure 14 - AC drop out 40 ms, full load (200 ms/div),V1 restart after 1 sec CH1: V1 (5 V/div); CH2: VSB (2 V/div); CH3: I1 (200 V/div)



Figure 16 - Load transient V1, 125 to 3 A (500 μs/div) CH1: V1 (200 mV/div); CH4: I1 (100 A/div)

Agilent Technologies



Figure 18 - Load transient V1, 244 to 122 A (500 μs/div) CH1: V1 (200 mV/div); CH4: I1 (100 A/div)



## 6. PROTECTION

PARAME	ΓER	DESCRIPTION / CONDITION	MIN	NOM	MAX	UNIT
F	Input Fuses (L+N)	Not user accessible, quick-acting (F)		25		Α
V <sub>1 OV</sub>	OV Threshold V <sub>1</sub>		13.6	14.2	14.8	VDC
<i>t</i> ov v1	OV Latch Off Time V <sub>1</sub>				1	ms
V <sub>SB OV</sub>	OV Threshold $V_{\mathrm{SB}}$		13.3	13.9	14.5	VDC
tov vsb	OV Latch Off Time V <sub>SB</sub>				1	ms
l∕√1 lim	Current limitation	$V_i < 180 \text{ VAC}, \ T_a < 45^{\circ}\text{C}$ $V_i < 180 \text{ VAC}, \ T_a = 55^{\circ}\text{C}^4$ $V_i > 180 \text{ VAC}, \ T_a < 45^{\circ}\text{C}$ $V_i > 180 \text{ VAC}, \ T_a = 55^{\circ}\text{C}^4$	120 92 248 186		127 99 274 212	Α
t <sub>√1 lim</sub>	Current limit blanking time	Time to latch off when in over current	20	22	24	ms
I <sub>V1 ol lim</sub>	Current limit during short time overload V <sub>1</sub>	Maximum duration 20 ms	292	300	308	Α
l√1 sc	Max Short Circuit Current V <sub>1</sub>	<i>V</i> <sub>1</sub> < 3 V			350 <sup>5</sup>	Α
t√1 SC off	Short circuit latch off time	Time to latch off when in short circuit		10		ms
NSB lim	Current limitation V <sub>SB</sub>		6		9	Α
t√SB lim	Current limit blanking time	Time to hit hiccup when in over current			1	ms
T <sub>SD</sub>	Over temperature on critical points	Inlet Ambient Temperature PFC Primary Heatsink Temperature Secondary Sync Mosfet Temperature Secondary OR-ing Mosfet Temperature			60 80 115 125	°C

See Figure 20 for linear derating > 45°

## **6.1 AUTOMATIC RETRY**

For all fault conditions except current limitation on Standby output, the supply will shut down for 10sec and restart automatically. The supply will auto-restart from a fault up to 5 times, after that it will latch off. The latch and restart counter can be cleared by recycling the input voltage or the PSON\_L input. A failure on the Standby output will shut down both Main and Standby outputs. A failure on the Main output will shut down only the Main output, while Standby continues to operate.

## **6.2 OVERVOLTAGE PROTECTION**

The PFE front-ends provide a fixed threshold overvoltage (OV) protection implemented with a HW comparator. Once an OV condition has been triggered, the supply will shut down and latch the fault condition.

## **6.3 UNDERVOLTAGE DETECTION**

Both main and standby outputs are monitored. LED and PWOK\_L pin signal if the output voltage exceeds ±7% of its nominal voltage.

Output undervoltage protection is provided on both outputs. When either V1 or VSB falls below 93% of its nominal voltage, the output is inhibited.



Asia-Pacific

**Europe, Middle East** 

North America

+86 755 298 85888

+353 61 225 977

Limit set don't include effects of main output capacitive discharge.

#### **6.4 CURRENT LIMITATION**

#### **MAIN OUTPUT**

Two different over current protection features are implemented on the main output.

A static over current protection will shut down the output, if the output current does exceed I<sub>V1 lim</sub> for more than 20ms. If the output current is increased slowly this protection will shut down the supply.

The main output current limitation level I<sub>V1 lim</sub> will decrease if the ambient (inlet) temperature increases beyond 45 °C (see *Figure 20*). Note that the actual current limitation on V1 will kick in at a current level approximately 20 A higher than what is shown in *Figure 20* (see also section 9 for additional information).

The  $2^{nd}$  protection is a substantially rectangular output characteristic controlled by a software feedback loop. This protects the power supply and system during the 20ms blanking time of the static over current protection. If the output current is rising fast and reaches  $l_{v1 \text{ ol lim}}$ , the supply will immediately reduce its output voltage to prevent the output current from exceeding  $l_{v1 \text{ ol lim}}$ . When the output current is reduced below  $l_{v1 \text{ ol lim}}$ , the output voltage will return to its nominal value.




Figure 19 - Current Limitation on  $V_1$  ( $V_i = 230VAC$ )




Figure 20 - Derating on V1 vs. Ta

#### STANDBY OUTPUT

On the standby output a hiccup type over current protection is implemented. This protection will shut down the standby output immediately when standby current reaches or exceeds  $I_{VSB \, lim}$ . After an off-time of 1s the output automatically tries to restart. If the overload condition is removed the output voltage will reach again its nominal value. At continuous overload condition the output will repeatedly trying to restart with 1s intervals.




Figure 21 - Current Limitation on V<sub>SB</sub>



## 7. **MONITORING**

PARAME	TER	DESCRIPTION / CONDITION	MIN	NOM	MAX	UNIT
$V_{i  mon}$	Input RMS Voltage	$V_{i \min} \leq V_{i} \leq V_{i \max}$	-2.5		+2.5	%
<i>l</i> i mon	Input RMS Current	<i>l</i> <sub>i</sub> > 4 A <sub>rms</sub>	-5		+5	%
<i>I</i> i mon	Input Kivis Current	I₁ ≤ 4 A <sub>rms</sub>	-0.2		+0.2	Arms
P <sub>i mon</sub>	True Input Power	<i>P</i> <sub>i</sub> > 700 W	-5		+5	%
<b>r</b> i mon	True input Fower	<i>P</i> <sub>i</sub> ≤ 700 W	-35		+35	W
E <sub>i mon</sub>	Total Input Energy	<i>P</i> <sub>i</sub> > 700 W	-5		+5	%
⊏ı mon	Total Input Energy	<i>P</i> <sub>i</sub> ≤ 700 W	-35		+35	Wh
$V_{1 \text{ mon}}$	V <sub>1</sub> Voltage		-2		+2	%
I <sub>1 mon</sub>	V₁ Current	I1 > 30 A	-2		+2	%
/1 mon	v <sub>1</sub> Guitent	I1 ≤ 30 A	-0.6		+0.6	Α
P <sub>o nom</sub>	Total Output Power	Po > 200 W	-5		+5	%
r o nom	Total Output Fower	Po ≤ 200 W	-10		+10	W
E <sub>o mon</sub>	Total Output Energy	Po > 200 W	-5		+5	%
∟o mon	Total Odiput Energy	Po ≤ 200 W	-10		+10	Wh
$V_{\rm SB\ mon}$	Standby Voltage		-2		+2	%
I <sub>SB mon</sub>	Standby Current	I <sub>SB</sub> ≤ I <sub>SB nom</sub>	-0.3		+0.3	Α



## 8. SIGNALING AND CONTROL

## **8.1 ELECTRICAL CHARACTERISTICS**

PSKILL / PSON_L input low level voltage         -0.2         0.8         V           Vin         Input high level voltage         2.0         3.6         V           Vin         Input high level voltage         2.0         3.6         V           Int. H         Maximum input sink or source current         0         1         mA           RpuPSOILL         Internal pull up resistor on PSKILL         10         kn           RpuPSOIL         10         kn         kn           PWOK L output         10         kn         v           VpuPMOK_L         External pull up voltage         12         V           VpuPMOK_L         All outputs are turned on and within regulation         High level output         High level output         10         kn           VpuPMOK_L         External pull up voltage         lauk < 4 mA         -0.2         0.4         V           VpuPMOK_L         External pull up voltage         lauk < 4 mA         -0.2         0.4         V           VpuPMOK_L         External pull u	PARAMETER	DESCRIPTION / CONDITION		MIN	NOM	MAX	UNIT
VH       Input high level voltage       2.0       3.6       V         In_H       Maximum input sink or source current       0       1       mA         RpupSKILL       Internal pull up resistor on PSKILL       10       kΩ       kΩ         PWOK_L output         Vol.       Output low level voltage       Internal pull up resistor on PSON_L       10       kΩ       V         PWOK_L output       External pull up voltage       Internal pull up voltage       12       V         Recommended external pull up resistor on PWOK_L at VpupPWOK_L = 3.3 V       10       kΩ       kΩ         Low level output       All outputs are turned on and within regulation       In standby mode or V₁/Vsa have triggered a fault condition       In standby mode or V₁/Vsa have triggered a fault condition       In standby mode or V₁/Vsa have triggered a fault condition       In standby mode or V₁/Vsa have triggered a fault condition       In standby mode or V₁/Vsa have triggered a fault condition       In standby mode or V₁/Vsa have triggered a fault condition       In standby mode or V₁/Vsa have triggered a fault condition       In standby mode or V₁/Vsa have triggered a fault condition       In standby mode or V₁/Vsa have triggered a fault condition       In standby mode or V₁/Vsa have triggered a fault condition       In standby mode or V₁/Vsa have triggered a fault condition       In standby mode or V₁/Vsa have triggered a fault condition       In standby mode or V₁/Vsa have triggered a	PSKILL / PSON_L	inputs					
Ail., H       Maximum input sink or source current       0       1       mA         RpupSkilL       Internal pull up resistor on PSKILL       10       kΩ         RpupSkilL       Internal pull up resistor on PSKILL       10       kΩ         PWOK L output         Vol.       Output low level voltage       Is aims < 4 mA       -0.2       0.4       V         VpupWoK_L       External pull up voltage       Is aims < 4 mA       -0.2       0.4       V         Low level output       All outputs are turned on and within regulation       In standby mode or V₁/Vsa have triggered a fault condition       In standby mode or V₁/Vsa have triggered a fault condition       In standby mode or V₁/Vsa have triggered a fault condition       In standby mode or V₁/Vsa have triggered a fault condition       In standby mode or V₁/Vsa have triggered a fault condition       In standby mode or V₁/Vsa have triggered a fault condition       In standby mode or V₁/Vsa have triggered a fault condition       In standby mode or V₁/Vsa have triggered a fault condition       In standby mode or V₁/Vsa have triggered a fault condition       In standby mode or V₁/Vsa have triggered a fault condition       In standby mode or V₁/Vsa have triggered a fault condition       In standby mode or V₁/Vsa have triggered a fault condition       In standby mode or V₁/Vsa have triggered a fault condition       In standby mode or V₁/Vsa have triggered a fault condition       In standby mode or V₁/Vsa have t	V <sub>IL</sub>	Input low level voltage		-0.2		0.8	٧
R <sub>PuPSKILL</sub> Internal pull up resistor on PSKILL       10       kΩ         R <sub>PuPSKILL</sub> Internal pull up resistor on PSON_L       10       kΩ         PWOK L output         Vol.       Output low level voltage       Is nik < 4 mA       -0.2       0.4       V         V <sub>PuPMOK,L</sub> External pull up voltage       10       kΩ         R <sub>PuPMOK,L</sub> External pull up voltage       10       kΩ         Low level output       All outputs are turned on and within regulation         High level output       In standby mode or V·I/Vs <sub>B</sub> have triggered a fault condition         INOK, L output         Vol.       Output low level voltage       Is nik < 4 mA       -0.2       0.4       V         V <sub>PUINOK,L</sub> External pull up voltage       In 10       kΩ         R <sub>PUINOK,L</sub> Recommended external pull up resistor on INOK,L at V <sub>PUINOK,L=3.3</sub> V       10       kΩ         Low level output       Input voltage is not within range for PSU to operate         Input voltage is not within range for PSU to operate         SMB ALERT_L       External pull up voltage       Is nik < 4 mA       -0.2       0.4       V <th< td=""><td>V<sub>IH</sub></td><td>Input high level voltage</td><td></td><td>2.0</td><td></td><td>3.6</td><td>V</td></th<>	V <sub>IH</sub>	Input high level voltage		2.0		3.6	V
RoupSoN_L   Internal pull up resistor on PSON_L   10   KΩ	/ <sub>IL, H</sub>	Maximum input sink or source current		0		1	mA
PWOK_L output         Vol.       Output low level voltage       Isink < 4 mA	$R_{puPSKILL}$	Internal pull up resistor on PSKILL			10		kΩ
Vol.       Output low level voltage $I_{Sink} < 4 \text{ mA}$ -0.2       0.4       V $V_{PuPPWOK_L}$ External pull up voltage       12       V $R_{PuPWOK_L}$ Recommended external pull up resistor on PWOK_L at $V_{PuPWOK_L} = 3.3 \text{ V}$ 10       kΩ         Low level output       All outputs are turned on and within regulation       In standby mode or V <sub>1</sub> /Vs <sub>8</sub> have triggered a fault condition       V         INOK_L output         VOL       Output low level voltage $I_{Sink} < 4 \text{ mA}$ -0.2       0.4       V         V_pulNOK_L       External pull up voltage       12       V         Recommended external pull up resistor on INOK_L at $V_{PuINOK_L} = 3.3 \text{ V}$ 10       kΩ         Low level output       Input voltage is within range for PSU to operate       Input voltage is not within range for PSU to operate       Input voltage is not within range for PSU to operate       V         SMB_ALERT_L output       External pull up voltage $I_{Sink} < 4 \text{ mA}$ -0.2       0.4       V         VpuSMB_ALERT_L       External pull up voltage       12       V         Recommended external pull up resistor on SMB_ALERT_L at $V_{PuSMB_ALERT_L} = 3.3 \text{ V}$ 10       kΩ         Low level output       PSU in warning or failure condition	$R_{ m puPSON\_L}$	Internal pull up resistor on PSON_L			10		kΩ
V_PuPMOK_L       External pull up voltage       12       V $R_{\text{PuPMOK}}$ _L       Recommended external pull up resistor on PWOK_L at $V_{\text{PuPMOK}}$ _L = 3.3 V       10       kΩ         Low level output       All outputs are turned on and within regulation            High level output       In standby mode or V1/VsB have triggered a fault condition             INOK_L output         Vol.       Output low level voltage $I_{\text{sink}} < 4 \text{ mA}$ -0.2       0.4       V         V_PulNOK_L       External pull up voltage       10       kΩ         Recommended external pull up resistor on INOK_L at $V_{\text{pulNOK}}$ _L= 3.3 V       10       kΩ         Low level output       Input voltage is within range for PSU to operate	PWOK_L output						
Recommended external pull up resistor on PWOK_L at $V_{PuPWOK_L} = 3.3 \text{ V}$ Low level output All outputs are turned on and within regulation In standby mode or $V_1/V_{SB}$ have triggered a fault condition  NOK_L output  Vol. Output low level voltage $I_{Sink} < 4 \text{ mA}$ -0.2 0.4 V $V_{PuINOK_L}$ External pull up voltage 12 V $V_{PuINOK_L}$ Recommended external pull up resistor on INOK_L at $V_{PuINOK_L} = 3.3 \text{ V}$ 10 k $\Omega$ Low level output Input voltage is not within range for PSU to operate Input voltage is not within range for PSU to operate Use Input voltage is not within range for PSU to operate SMB_ALERT_L output  Vol. Output low level voltage $I_{Sink} < 4 \text{ mA}$ -0.2 0.4 V $V_{PuSMB_ALERT_L}$ External pull up voltage $I_{Sink} < 4 \text{ mA}$ -0.2 0.4 V $V_{PuSMB_ALERT_L}$ External pull up voltage 12 V $V_{PuSMB_ALERT_L}$ External pull up voltage 14 Sink < 4 mA 15 Sink < 4 mA 16 Sink < 4 mA 16 Sink < 6 mA 17 Sink < 6 mA 17 Sink < 7 MA 17 Sin	<b>V</b> OL	Output low level voltage	I <sub>sink</sub> < 4 mA	-0.2		0.4	V
Repurron CL       PWOK_L at V <sub>pulPWOK_L</sub> = 3.3 V       10       RΩ         Low level output       All outputs are turned on and within regulation         High level output       In standby mode or V₁/VsB have triggered a fault condition       Volumor Standby mode or V₁/VsB have triggered a fault condition         INOK_L output       Vol       Output low level voltage       Isink < 4 mA       -0.2       0.4       V         VpulNOK_L       External pull up voltage       12       V         Recommended external pull up resistor on INOK_L at VpulNoK_L = 3.3 V       10       kΩ         Low level output       Input voltage is within range for PSU to operate       Input voltage is not within range for PSU to operate         SMB_ALERT_L output         Vol       Output low level voltage       Isink < 4 mA       -0.2       0.4       V         VpuSMB_ALERT_L       External pull up voltage       12       V         RpuSMB_ALERT_L       External pull up resistor on SMB_ALERT_L at VpuSMB_ALERT_L = 3.3 V       10       kΩ         Low level output       PSU in warning or failure condition	$V_{puPWOK\_L}$	External pull up voltage				12	V
High level output       In standby mode or V <sub>1</sub> /V <sub>SB</sub> have triggered a fault condition         INOK_L output         VoL       Output low level voltage $I_{sink} < 4 \text{ mA}$ -0.2       0.4       V         VpulNoK_L       External pull up voltage       12       V         Recommended external pull up resistor on INOK_L at $V_{pulNoK_L} = 3.3 \text{ V}$ 10       kΩ         Low level output       Input voltage is within range for PSU to operate       Input voltage is not within range for PSU to operate       SMB_ALERT_L output         SMB_ALERT_L output         Vol       Output low level voltage $I_{sink} < 4 \text{ mA}$ -0.2       0.4       V         VpusMB_ALERT_L       External pull up voltage $I_{sink} < 4 \text{ mA}$ -0.2       0.4       V         RpusMB_ALERT_L       Recommended external pull up resistor on SMB_ALERT_L at $V_{pusMB_ALERT_L} = 3.3 \text{ V}$ 10       kΩ         Low level output       PSU in warning or failure condition	R <sub>puPWOK_L</sub>				10		kΩ
Filigh level output         INOK_L output         Vol       Output low level voltage $I_{sink} < 4 \text{ mA}$ -0.2       0.4       V $V_{pulNOK_L}$ External pull up voltage       12       V $R_{pulNOK_L}$ Recommended external pull up resistor on INOK_L at $V_{pulNOK_L} = 3.3 \text{ V}$ 10       k\O         Low level output       Input voltage is within range for PSU to operate       Input voltage is not within range for PSU to operate       SMB_ALERT_L output         Vol       Output low level voltage $I_{sink} < 4 \text{ mA}$ -0.2       0.4       V $V_{pusMB\_ALERT_L}$ External pull up voltage       12       V $R_{pusMB\_ALERT_L}$ Recommended external pull up resistor on SMB_ALERT_L at $V_{pusMB\_ALERT_L} = 3.3 \text{ V}$ 10       k\O $Low level output$ PSU in warning or failure condition $V_{pusMB\_ALERT_L} = 0.0000000000000000000000000000000000$	Low level output	All outputs are turned on and within regulation					
Vol       Output low level voltage $I_{sink} < 4 \text{ mA}$ -0.2       0.4       V $V_{pulNOK\_L}$ External pull up voltage       12       V $R_{pulNOK\_L}$ Recommended external pull up resistor on INOK_L at $V_{pulNOK\_L} = 3.3 \text{ V}$ 10       kΩ         Low level output       Input voltage is within range for PSU to operate       Input voltage is not within range for PSU to operate       Vol       Output low level voltage $I_{sink} < 4 \text{ mA}$ -0.2       0.4       V $V_{puSMB\_ALERT\_L}$ External pull up voltage       12       V $R_{puSMB\_ALERT\_L}$ External pull up resistor on SMB_ALERT_L at $V_{puSMB\_ALERT\_L} = 3.3 \text{ V}$ 10       kΩ $Low level output$ PSU in warning or failure condition $I_{sink} < 4 \text{ mA}$ -0.2       0.4       V	High level output						
VpulNok_L       External pull up voltage       12       V $R_{pulNok_L}$ Recommended external pull up resistor on INOK_L at $V_{pulNok_L} = 3.3 \text{ V}$ 10       kΩ         Low level output       Input voltage is within range for PSU to operate       Input voltage is not within range for PSU to operate       V       V         SMB_ALERT_L output         VoL       Output low level voltage $I_{sink} < 4 \text{ mA}$ -0.2       0.4       V $V_{puSMB\_ALERT\_L}$ External pull up voltage       12       V $R_{puSMB\_ALERT\_L}$ Recommended external pull up resistor on SMB_ALERT_L at $V_{puSMB\_ALERT\_L} = 3.3 \text{ V}$ 10       kΩ         Low level output       PSU in warning or failure condition	INOK_L output						
Recommended external pull up resistor on INOK_L at $V_{\text{pulNOK}\_L} = 3.3 \text{ V}$ Low level output Input voltage is within range for PSU to operate  High level output Input voltage is not within range for PSU to operate  SMB_ALERT_L output  Vol Output low level voltage $I_{\text{sink}} < 4 \text{ mA}$ -0.2 0.4 V $V_{\text{puSMB}\_ALERT\_L}$ External pull up voltage 12 V  Recommended external pull up resistor on SMB_ALERT_L at $V_{\text{puSMB}\_ALERT}\_L = 3.3 \text{ V}$ Low level output PSU in warning or failure condition	V <sub>OL</sub>	Output low level voltage	I <sub>sink</sub> < 4 mA	-0.2		0.4	V
RoulNOK_L       INOK_L at $V_{pulNoK_L} = 3.3 \text{ V}$ 10       KΩ         Low level output       Input voltage is within range for PSU to operate         SMB_ALERT_L output         Vol       Output low level voltage $I_{sink} < 4 \text{ mA}$ -0.2       0.4       V         V_{pusMB_ALERT_L}       External pull up voltage       12       V         Recommended external pull up resistor on SMB_ALERT_L at $V_{pusMB_ALERT_L} = 3.3 \text{ V}$ 10       kΩ         Low level output       PSU in warning or failure condition	$V_{ m pulNOK\_L}$	External pull up voltage				12	V
High level output       Input voltage is not within range for PSU to operate         SMB_ALERT_L output         Vol       Output low level voltage $I_{sink} < 4 \text{ mA}$ -0.2       0.4       V         V_{puSMB_ALERT_L}       External pull up voltage       12       V         Recommended external pull up resistor on SMB_ALERT_L at $V_{puSMB\_ALERT_L} = 3.3 \text{ V}$ 10       kΩ         Low level output       PSU in warning or failure condition	R <sub>pulNOK_L</sub>				10		kΩ
Friign level output         SMB_ALERT_L output         Vol.       Output low level voltage $I_{sink} < 4 \text{ mA}$ -0.2       0.4       V $V_{puSMB\_ALERT\_L}$ External pull up voltage       12       V $R_{puSMB\_ALERT\_L}$ Recommended external pull up resistor on SMB_ALERT_L at $V_{puSMB\_ALERT\_L} = 3.3 \text{ V}$ 10       k\O         Low level output       PSU in warning or failure condition	Low level output	1 0 1					
Vol.       Output low level voltage $I_{sink} < 4 \text{ mA}$ -0.2       0.4       V $V_{puSMB\_ALERT\_L}$ External pull up voltage       12       V $R_{puSMB\_ALERT\_L}$ Recommended external pull up resistor on SMB_ALERT_L at $V_{puSMB\_ALERT\_L} = 3.3 \text{ V}$ 10       kΩ         Low level output       PSU in warning or failure condition       V       V       V	High level output						
V <sub>puSMB_ALERT_L</sub> External pull up voltage       12       V         R <sub>puSMB_ALERT_L</sub> Recommended external pull up resistor on SMB_ALERT_L at V <sub>puSMB_ALERT_L</sub> = 3.3 V       10       kΩ         Low level output       PSU in warning or failure condition       In the condition       In the condition       In the condition	SMB_ALERT_L ou	tput					
$R_{\text{pusMB\_ALERT\_L}}$ Recommended external pull up resistor on SMB_ALERT_L at $V_{\text{pusMB\_ALERT\_L}} = 3.3 \text{ V}$ 10       kΩ         Low level output       PSU in warning or failure condition	<i>V</i> <sub>OL</sub>	Output low level voltage	I <sub>sink</sub> < 4 mA	-0.2		0.4	V
$R_{\text{puSMB\_ALERT\_L}}$ SMB_ALERT_L at $V_{\text{puSMB\_ALERT\_L}} = 3.3 \text{ V}$ Low level output PSU in warning or failure condition	$V_{\sf puSMB\_ALERT\_L}$	External pull up voltage				12	V
,	RpuSMB_ALERT_L				10		kΩ
High level output PSU is ok	Low level output	PSU in warning or failure condition					
	High level output	PSU is ok					

## **8.2 INTERFACING WITH SIGNALS**

A 15V zener diode is added on all signal pins versus signal ground SGND to protect internal circuits from negative and high positive voltage. Signal pins of several supplies running in parallel can be interconnected directly. A supply having no input power will not affect the signals of the paralleled supplies.

ISHARE pins must be interconnected without any additional components. This in-/output also has a 15 V zener diode as a protection device and is disconnected from internal circuits when the power supply is switched off.

## 8.3 FRONT LEDs

The front-end has 2 front LEDs showing the status of the supply. LED number one is green and indicates AC power is on or off, while LED number two is bi-colored: green and yellow, and indicates DC power presence or fault situations. For the position of the LEDs see *Table 3* listing the different LED status.



OPERATING CONDITION	LED SIGNALING
AC LED	
AC Line within range	Solid Green
AC Line UV condition	Off
DC LED*	
Normal Operation	Solid Green
PSON_L High	Blinking Yellow (1:1)
$V_1$ or $V_{SB}$ out of regulation	
Over temperature shutdown	
Output over voltage shutdown ( $V_1$ or $V_{SB}$ )	Solid Yellow
Output under voltage shutdown ( $V_1$ or $V_{SB}$ )	
Output over current shutdown ( $V_1$ or $V_{SB}$ )	
Over temperature warning	Blinking Yellow/Green (2:1)
Minor fan regulation error (>5%, <15%)	Blinking Yellow/Green (1:1)

<sup>\*</sup> The order of the criteria in the table corresponds to the testing precedence in the controller.

Table 3 - LED Status

## 8.4 PRESENT L

The PRESENT\_L is normally a trailing pin within the connector and will contact only once all other connector contacts are closed. This active-low pin is used to indicate to a power distribution unit controller that a supply is plugged in. The maximum sink current on PRESENT\_L pin should not exceed 10 mA.




Figure 22 - PRESENT\_L signal pin

## 8.5 PSKILL INPUT

The PSKILL input is an active-low and normally a trailing pin in the connector and is used to disconnect the main output as soon as the power supply is being plugged out. This pin should be connected to SGND in the power distribution unit. The standby output will remain on regardless of the PSKILL input state.

## 8.6 AC TURN-ON / DROP-OUTS / INOK\_L

The power supply will automatically turn-on when connected to the AC line under the condition that the PSON\_L signal is pulled low and the AC line is within range. The INOK\_L is an open collector output that requires an external pull-up to a maximum of 12V indicating whether the input is within the range the power supply can use and turn on. The INOK\_L signal is active-low. The timing diagram is shown in *Figure 23* and referenced in Table 4.



Asia-Pacific


Europe, Middle East

North America

+86 755 298 85888

+353 61 225 977

OPERATIN	IG CONDITION	MIN	MAX	UNIT
<i>t</i> AC VSB	AC Line to 90% V <sub>VSB</sub>		3	sec
t <sub>AC V1</sub>	AC Line to 90% V <sub>1</sub>		3	sec
tINOK_L on1	INOK_L signal on delay (start-up)		1800	ms
tINOK_L on2	INOK_L signal on delay (dips)	0	100	ms
<i>t</i> √1 holdup	Effective $V_1$ holdup time	12	300	ms
t√SB holdup	Effective $V_{\rm SB}$ holdup time	40	300	ms
t <sub>INOK_L V1</sub>	INOK_L to V₁ holdup	7		ms
tinok_L vsb	INOK_L to V <sub>SB</sub> holdup	27		ms
t <sub>V1 off</sub>	Minimum $V_1$ off time	1000	1200	ms
t√SB off	Minimum V <sub>SB</sub> off time	1000	1200	ms
t√1dropout	Minimum V <sub>1</sub> dropout time	12		ms
<i>t</i> √SBdropout	Minimum V <sub>SB</sub> dropout time	40		ms






Figure 24 - AC short dips




Figure 23 - AC turn-on timing




Figure 25 - AC long dips

## 8.7 PSON\_L INPUT

The PSON\_L is an internally pulled-up (3.3 V) input signal to enable / disable the main output V1 of the front-end. This active-low pin is also used to clear any latched fault condition. The timing diagram is given in *Figure 26* and the parameters in *Table 5*.

OPERATIN	IG CONDITION	MIN	MAX	UNIT
t <sub>PSON_L V1on</sub>	PSON_L to V <sub>1</sub> delay (on)	190	220	ms
tPSON_L V1off	PSON_L to V <sub>1</sub> delay (off)	0	100	ms


Table 5 - PSON\_L timing

## 8.8 PWOK L SIGNAL

The PWOK\_L is an open collector output that requires an external pull-up to a maximum of 12 V indicating whether both VSB and V1 outputs are within regulation. This pin is active-low.

The timing diagram is shown in Figure 26 and referenced in Table 6.





OPERATIN	G CONDITION	MIN	MAX	UNIT
t <sub>PWOK_L del</sub>	V <sub>1</sub> to PWOK_L delay (on)	250	350	ms
tPWOK_L warn	V <sub>1</sub> to PWOK_L delay (off)	0	5	ms

Figure 26 - PSON\_L turn-on/off timing

Table 6 - PWOK\_L timing

#### **8.9 CURRENT SHARE**

The PFE front-ends have an active current share scheme implemented for V1. All the ISHARE current share pins need to be interconnected in order to activate the sharing function. If a supply has an internal fault or is not turned on, it will disconnect its ISHARE pin from the share bus. This will prevent dragging the output down (or up) in such cases.

The current share function uses an analog bus. The controller implements a Master/Slave current share function. The power supply providing the largest current among the group is automatically the Master. The other supplies will operate as Slaves and increase their output current to a value close to the Master by slightly increasing their output voltage. The voltage increase is limited to +250 mV.

The standby output uses a passive current share method (droop output voltage characteristic).

No of paralleled PSUs	Maximum available power on main 12 V without redundancy	Maximum available power on main 12 V with n+1 redundancy	Maximum available power on standby output
1	3000 W	-	60 W
2	5850 W	3000 W	60 W
3	8700 W	5850 W	60 W
4	11550 W	8700 W	60 W
5	14400 W	11550 W	60 W
6	17250 W	14400 W	60 W

Table 7 - Power available when PSU in redundant operation

#### 8.10 SENSE INPUTS

Main output has sense lines implemented to compensate for voltage drop on load wires. The maximum allowed voltage drop is 200 mV on the positive rail and 100 mV on the PGND rail.

With open sense inputs the main output voltage will rise by 250 mV. Therefore if not used, these inputs should be connected to the power output and PGND close to the power supply connector. The sense inputs are protected against short circuit. In this case the power supply will shut down.

## 8.11 I2C / PMBus COMMUNICATION

The interface driver in the PFE supply is referenced to the SGND. The PFE supply is a communication slave device only; it never initiates messages on the I<sup>2</sup>C bus by itself. The communication bus voltage and timing is defined in Table 8 and further characterized through:



Asia-Pacific

Europe, Middle East

North America

+86 755 298 85888

+353 61 225 977

- There are 100 kΩ internal pull-up resistors
- The SDA/SCL IOs must be pull-up externally to 3.3  $\pm$  0.3 V
- Pull-up resistor should be 2 5 k $\Omega$  to ensure SMBUS compliant signal rise times
- I<sup>2</sup>C clock speed up to 100 kbps
- · Clock stretching limited to 1 ms
- SCL low time-out of >25 ms with recovery within 10 ms
- Recognizes any time Start/Stop bus conditions




Figure 27 - Physical layer of communication interface

The SMB\_ALERT\_L signal indicates that the power supply is experiencing a problem that the system agent should investigate. This is a logical OR of the Shutdown and Warning events.

Communication to the DSP or the EEPROM will be possible as long as the input AC (DC) voltage is provided. If no AC (DC) is present, communication to the unit is possible as long as it is connected to a live VSB output (provided e.g. by the redundant unit). If only V1 is provided, communication is not possible.

ViL       Input low voltage       -0.2       0.4       V         ViH       Input high voltage       2.1       3.6       V         V <sub>PyS</sub> Input hysteresis       0.15       V         Vol.       Output low voltage       4 mA sink current       0       0.4       V         ℓ <sub>t</sub> Rise time for SDA and SCL       20+0.1C <sub>b</sub> *       300       ns         ℓ <sub>t</sub> Output fall time ViHmin → ViLmax       10 pF < C <sub>b</sub> * < 400 pF       20+0.1C <sub>b</sub> *       250       ns         ℓ <sub>t</sub> Output fall time ViHmin → ViLmax       10 pF < C <sub>b</sub> * < 400 pF       20+0.1C <sub>b</sub> *       250       ns         ℓ <sub>t</sub> Input current SCL/SDA       0.1 VDD < Vi < 0.9 VDD       -10       10       μA         G       Capacitance for each SCL/SDA       10       pF       10       pF         f <sub>SCL</sub> SCL clock frequency       0       100       kHz       10       pF         f <sub>SCL</sub> SCL clock frequency       0       100 ns / C <sub>b</sub> *       Ω         h <sub>LDSTA</sub> Hold time (repeated) START       f <sub>SCL</sub> ≤ 100 kHz       4.0       μs         h <sub>HOSTA</sub> Betup time for a repeated START       f <sub>SCL</sub> ≤ 100 kHz       4.7       μs         h <sub>HDDAT</sub> Da	PARAMETER	DESCRIPTION	CONDITION	MIN	MAX	UNIT
V <sub>hys</sub> Input hysteresis       0.15       V         V <sub>oL</sub> Output low voltage       4 mA sink current       0       0.4       V         th       Rise time for SDA and SCL       20+0.1Cb*       300       ns         tot       Output fall time ViHmin → ViLmax       10 pF < Cb* < 400 pF       20+0.1Cb*       250       ns $t_{t}$ Input current SCL/SDA       0.1 VDD < Vi < 0.9 VDD       -10       10       μA $C_{t}$ Capacitance for each SCL/SDA       10       pF $t_{SCL}$ SCL clock frequency       0       100       kHz $R_{pu}$ External pull-up resistor $t_{SCL} \le 100  \text{kHz}$ 1000 ns / Cb*       Ω $t_{HDSTA}$ Hold time (repeated) START $t_{SCL} \le 100  \text{kHz}$ 4.0       μs $t_{LOW}$ Low period of the SCL clock $t_{SCL} \le 100  \text{kHz}$ 4.7       μs $t_{HGH}$ High period of the SCL clock $t_{SCL} \le 100  \text{kHz}$ 4.7       μs $t_{HIGH}$ High period of the SCL clock $t_{SCL} \le 100  \text{kHz}$ 4.7       μs $t_{SUSTA}$ Setup time for a repeated START $t_{SCL} \le 100  \text{kHz}$ 4.7       μs	V <sub>iL</sub>	Input low voltage		-0.2	0.4	V
Vol.       Output low voltage       4 mA sink current       0       0.4       V         th       Rise time for SDA and SCL       20+0.1Cb*       300       ns         tof       Output fall time ViHmin → ViLmax       10 pF < Cb* < 400 pF       20+0.1Cb*       250       ns         l       Input current SCL/SDA       0.1 VDD < Vi < 0.9 VDD       -10       10       μA         Ci       Capacitance for each SCL/SDA       0       100       pF         fscL       SCL clock frequency       0       100       kHz         Rpu       External pull-up resistor       fscL ≤ 100 kHz       1000 ns / Cb*       Ω         thostA       Hold time (repeated) START       fscL ≤ 100 kHz       4.0       μs         thow       Low period of the SCL clock       fscL ≤ 100 kHz       4.7       μs         theIGH       High period of the SCL clock       fscL ≤ 100 kHz       4.7       μs         tsustra       Setup time for a repeated START       fscL ≤ 100 kHz       4.7       μs         tsustra       Data hold time       fscL ≤ 100 kHz       4.7       μs         tsustra       Setup time for STOP condition       fscL ≤ 100 kHz       4.0       μs         tsustra       Setup time for STOP c	V <sub>iH</sub>	Input high voltage		2.1	3.6	V
the Rise time for SDA and SCL 20+0.1Cb* 300 ns to the Output fall time ViHmin → ViLmax 10 pF < Cb* < 400 pF 20+0.1Cb* 250 ns to the Input current SCL/SDA 0.1 VDD < Vi < 0.9 VDD -10 10 μA μA Ci Capacitance for each SCL/SDA 10 pF $f_{SCL}$ SCL clock frequency 0 100 kHz 1000 ns / Cb* Ω theorem 100	$V_{hys}$	Input hysteresis		0.15		V
$f_{ef}$ Output fall time ViHmin → ViLmax10 pF < C <sub>b</sub> * < 400 pF20+0.1C <sub>b</sub> *250ns $f_{ef}$ Input current SCL/SDA0.1 VDD < Vi < 0.9 VDD	$V_{ m oL}$	Output low voltage	4 mA sink current	0	0.4	V
$h$ Input current SCL/SDA0.1 VDD < Vi < 0.9 VDD-1010μA $G$ Capacitance for each SCL/SDA10pF $f_{SCL}$ SCL clock frequency0100kHz $R_{PU}$ External pull-up resistor $f_{SCL} \le 100 \text{ kHz}$ 1000 ns / $C_b^*$ $\Omega$ $t_{HDSTA}$ Hold time (repeated) START $f_{SCL} \le 100 \text{ kHz}$ 4.0 $\mu_S$ $t_{LOW}$ Low period of the SCL clock $f_{SCL} \le 100 \text{ kHz}$ 4.7 $\mu_S$ $t_{HIGH}$ High period of the SCL clock $f_{SCL} \le 100 \text{ kHz}$ 4.0 $\mu_S$ $t_{SUSTA}$ Setup time for a repeated START $f_{SCL} \le 100 \text{ kHz}$ 4.7 $\mu_S$ $t_{HDDAT}$ Data hold time $f_{SCL} \le 100 \text{ kHz}$ 03.45 $\mu_S$ $t_{SUDAT}$ Data setup time $f_{SCL} \le 100 \text{ kHz}$ 250ns $t_{SUSTO}$ Setup time for STOP condition $f_{SCL} \le 100 \text{ kHz}$ 4.0 $\mu_S$ $t_{BUF}$ Bus free time between STOP and START $f_{SCL} \le 100 \text{ kHz}$ 4.7 $\mu_S$ $t_{BUF}$ Bus free time between STOP and START $f_{SCL} \le 100 \text{ kHz}$ 4.7 $\mu_S$ $t_{LUF}$ Input low voltage-0.20.4V $V_{IL}$ Input high voltage-0.20.4V $I_{IL}$ Input sink or source current-11mA	t <sub>r</sub>	Rise time for SDA and SCL		20+0.1C <sub>b</sub> *	300	ns
G       Capacitance for each SCL/SDA       10       pF         fscL       SCL clock frequency       0       100       kHz $R_{pu}$ External pull-up resistor $f_{SCL} \le 100 \text{ kHz}$ 1000 ns / Cb*       Ω         thDSTA       Hold time (repeated) START $f_{SCL} \le 100 \text{ kHz}$ 4.0       μs         thUOW       Low period of the SCL clock $f_{SCL} \le 100 \text{ kHz}$ 4.7       μs         thIGH       High period of the SCL clock $f_{SCL} \le 100 \text{ kHz}$ 4.0       μs         tsusta       Setup time for a repeated START $f_{SCL} \le 100 \text{ kHz}$ 4.7       μs         tsubAt       Data hold time $f_{SCL} \le 100 \text{ kHz}$ 250       ns         tsubAt       Data setup time $f_{SCL} \le 100 \text{ kHz}$ 4.0       μs         tsusto       Setup time for STOP condition $f_{SCL} \le 100 \text{ kHz}$ 4.7       μs         tsusto       Setup time between STOP and START $f_{SCL} \le 100 \text{ kHz}$ 4.7       μs         tsusto       Input low voltage       -0.2       0.4       V         VI       Input high voltage       -0.2       0.4       V         Vi       Input sink or source current       -1	<i>t</i> of	Output fall time ViHmin → ViLmax	10 pF < $C_b^*$ < 400 pF	20+0.1C <sub>b</sub> *	250	ns
fscLSCL clock frequency0100kHz $R_{\text{pu}}$ External pull-up resistor $f_{\text{SCL}} \le 100 \text{ kHz}$ 1000 ns / $C_{\text{b}}^*$ Ω $t_{\text{HDSTA}}$ Hold time (repeated) START $f_{\text{SCL}} \le 100 \text{ kHz}$ 4.0µs $t_{\text{LOW}}$ Low period of the SCL clock $f_{\text{SCL}} \le 100 \text{ kHz}$ 4.7µs $t_{\text{HIGH}}$ High period of the SCL clock $f_{\text{SCL}} \le 100 \text{ kHz}$ 4.0µs $t_{\text{SUSTA}}$ Setup time for a repeated START $f_{\text{SCL}} \le 100 \text{ kHz}$ 4.7µs $t_{\text{SUDAT}}$ Data hold time $f_{\text{SCL}} \le 100 \text{ kHz}$ 03.45µs $t_{\text{SUDAT}}$ Data setup time $f_{\text{SCL}} \le 100 \text{ kHz}$ 250ns $t_{\text{SUSTO}}$ Setup time for STOP condition $f_{\text{SCL}} \le 100 \text{ kHz}$ 4.0µs $t_{\text{BUF}}$ Bus free time between STOP and START $f_{\text{SCL}} \le 100 \text{ kHz}$ 4.7µs $t_{\text{BUF}}$ Bus free time between STOP and START $f_{\text{SCL}} \le 100 \text{ kHz}$ 4.7µs $t_{\text{BUF}}$ Input low voltage-0.20.4V $V_{\text{L}}$ Input high voltage-0.20.4V $V_{\text{H}}$ Input sink or source current-11mA	<i>I</i> i	Input current SCL/SDA	0.1 VDD < Vi < 0.9 VDD	-10	10	μΑ
$R_{\text{pu}}$ External pull-up resistor $f_{\text{SCL}} \le 100 \text{ kHz}$ 1000 ns / $C_{\text{b}}^*$ Ω $t_{\text{HDSTA}}$ Hold time (repeated) START $f_{\text{SCL}} \le 100 \text{ kHz}$ 4.0µs $t_{\text{LOW}}$ Low period of the SCL clock $f_{\text{SCL}} \le 100 \text{ kHz}$ 4.7µs $t_{\text{HIGH}}$ High period of the SCL clock $f_{\text{SCL}} \le 100 \text{ kHz}$ 4.0µs $t_{\text{SUSTA}}$ Setup time for a repeated START $f_{\text{SCL}} \le 100 \text{ kHz}$ 4.7µs $t_{\text{HDDAT}}$ Data hold time $f_{\text{SCL}} \le 100 \text{ kHz}$ 03.45µs $t_{\text{SUDAT}}$ Data setup time $f_{\text{SCL}} \le 100 \text{ kHz}$ 250ns $t_{\text{SUSTO}}$ Setup time for STOP condition $f_{\text{SCL}} \le 100 \text{ kHz}$ 4.0µs $t_{\text{BUF}}$ Bus free time between STOP and START $f_{\text{SCL}} \le 100 \text{ kHz}$ 4.7µs $t_{\text{BUF}}$ Bus free time between STOP and START $f_{\text{SCL}} \le 100 \text{ kHz}$ 4.7µs $t_{\text{BUF}}$ Input low voltage-0.20.4V $V_{\text{H}}$ Input high voltage2.13.6V $t_{\text{H}}$ Input sink or source current-11mA	Ci	Capacitance for each SCL/SDA			10	pF
thosta Hold time (repeated) START $f_{SCL} \le 100 \text{ kHz}$ 4.0 $\mu_S$ tow period of the SCL clock $f_{SCL} \le 100 \text{ kHz}$ 4.7 $\mu_S$ thich High period of the SCL clock $f_{SCL} \le 100 \text{ kHz}$ 4.0 $\mu_S$ tsusta Setup time for a repeated START $f_{SCL} \le 100 \text{ kHz}$ 4.7 $\mu_S$ thota Data hold time $f_{SCL} \le 100 \text{ kHz}$ 0 3.45 $\mu_S$ tsubat Data setup time $f_{SCL} \le 100 \text{ kHz}$ 250 $f_{SCL} \le 100 \text{ kHz}$ 100 kHz 250 $f_{SCL} \le 100 \text{ kHz}$ 100 kHz 100	f <sub>SCL</sub>	SCL clock frequency		0	100	kHz
thow Low period of the SCL clock $f_{SCL} \le 100 \text{ kHz}$ 4.7 $\mu_S$ thigh High period of the SCL clock $f_{SCL} \le 100 \text{ kHz}$ 4.0 $\mu_S$ tsusta Setup time for a repeated START $f_{SCL} \le 100 \text{ kHz}$ 4.7 $\mu_S$ thiddat Data hold time $f_{SCL} \le 100 \text{ kHz}$ 0 3.45 $\mu_S$ tsudat Data setup time $f_{SCL} \le 100 \text{ kHz}$ 250 $n_S$ tsusto Setup time for STOP condition $f_{SCL} \le 100 \text{ kHz}$ 4.0 $\mu_S$ tsusto Setup time between STOP and $f_{SCL} \le 100 \text{ kHz}$ 4.7 $\mu_S$ tsusto New Portion of the SCL in the setup time between STOP and $f_{SCL} \le 100 \text{ kHz}$ 4.7 $\mu_S$ tsusto New Portion of the SCL in the setup time between STOP and $f_{SCL} \le 100 \text{ kHz}$ 4.7 $\mu_S$ tsusto New Portion of the SCL in the setup time between STOP and $f_{SCL} \le 100 \text{ kHz}$ 4.7 $\mu_S$ tsusto New Portion of the SCL in the setup time between STOP and $f_{SCL} \le 100 \text{ kHz}$ 4.7 $\mu_S$ tsusto New Portion of the SCL in the setup time between STOP and $f_{SCL} \le 100 \text{ kHz}$ 4.7 $\mu_S$ tsusto New Portion of the SCL in the setup time to the setup time for STOP in the setup time to the setup time time time time time time time time	R <sub>pu</sub>	External pull-up resistor	f <sub>SCL</sub> ≤ 100 kHz		1000 ns / C <sub>b</sub> *	Ω
thigh Period of the SCL clock $f_{SCL} \le 100 \text{ kHz}$ 4.0 $\mu_S$ tsusta Setup time for a repeated START $f_{SCL} \le 100 \text{ kHz}$ 4.7 $\mu_S$ thidden Data hold time $f_{SCL} \le 100 \text{ kHz}$ 0 3.45 $\mu_S$ tsudat Data setup time $f_{SCL} \le 100 \text{ kHz}$ 250 $f_{SUDAT}$ 0 setup time $f_{SCL} \le 100 \text{ kHz}$ 250 $f_{SUDAT}$ 10 $f_{SUSTO}$ 10 Setup time for STOP condition $f_{SCL} \le 100 \text{ kHz}$ 4.0 $f_{SUSTO}$ 10 Bus free time between STOP and $f_{SCL} \le 100 \text{ kHz}$ 4.7 $f_{SCL} \le 100 \text{ kHz}$ 10 $f_{SCL} \le 10$	<i>t</i> hdsta	Hold time (repeated) START	f <sub>SCL</sub> ≤ 100 kHz	4.0		μS
tsusta Setup time for a repeated START $f_{SCL} \le 100 \text{ kHz}$ 4.7 µs  thotal Data hold time $f_{SCL} \le 100 \text{ kHz}$ 0 3.45 µs  tsudat Data setup time $f_{SCL} \le 100 \text{ kHz}$ 250 ns  tsusto Setup time for STOP condition $f_{SCL} \le 100 \text{ kHz}$ 4.0 µs  tsusto Setup time between STOP and $f_{SCL} \le 100 \text{ kHz}$ 4.7 µs  tsusto Setup time for STOP condition $f_{SCL} \le 100 \text{ kHz}$ 4.7 µs  tsusto Setup time between STOP and $f_{SCL} \le 100 \text{ kHz}$ 4.7 µs  tsusto Setup time for STOP condition $f_{SCL} \le 100 \text{ kHz}$ 4.7 µs  tsusto Setup time for STOP condition $f_{SCL} \le 100 \text{ kHz}$ 4.7 µs  tsusto Setup time for STOP condition $f_{SCL} \le 100 \text{ kHz}$ 4.7 µs  tsusto Setup time for STOP condition $f_{SCL} \le 100 \text{ kHz}$ 4.7 µs  tsusto Setup time for STOP condition $f_{SCL} \le 100 \text{ kHz}$ 4.7 µs  tsusto Setup time for STOP condition $f_{SCL} \le 100 \text{ kHz}$ 4.7 µs  tsusto Setup time for STOP condition $f_{SCL} \le 100 \text{ kHz}$ 4.7 µs  tsusto Setup time for STOP condition $f_{SCL} \le 100 \text{ kHz}$ 4.7 µs  tsusto Setup time for STOP condition $f_{SCL} \le 100 \text{ kHz}$ 4.7 µs  tsusto Setup time for STOP condition $f_{SCL} \le 100 \text{ kHz}$ 4.7 µs  tsusto Setup time for STOP condition $f_{SCL} \le 100 \text{ kHz}$ 4.7 µs  tsusto Setup time for STOP condition $f_{SCL} \le 100 \text{ kHz}$ 4.7 µs  tsusto State Sta	<i>t</i> Low	Low period of the SCL clock	f <sub>SCL</sub> ≤ 100 kHz	4.7		μS
th DDAT Data hold time $f_{SCL} \le 100 \text{ kHz}$ 0 3.45 μs tsudat Data setup time $f_{SCL} \le 100 \text{ kHz}$ 250 ns tsusto Setup time for STOP condition $f_{SCL} \le 100 \text{ kHz}$ 4.0 μs tbuf Bus free time between STOP and START $f_{SCL} \le 100 \text{ kHz}$ 4.7 μs $V_{IL} \qquad \text{Input low voltage} \qquad -0.2 \qquad 0.4 \qquad V$ ViH Input high voltage 2.1 3.6 V th Input sink or source current -1 1 mA	<i>t</i> HIGH	High period of the SCL clock	f <sub>SCL</sub> ≤ 100 kHz	4.0		μS
tsudat Data setup time for STOP condition f <sub>SCL</sub> ≤ 100 kHz 250 ns tsusto Setup time for STOP condition f <sub>SCL</sub> ≤ 100 kHz 4.0 μs tsus free time between STOP and START f <sub>SCL</sub> ≤ 100 kHz 4.7 μs tsus free time between STOP and START condition f <sub>SCL</sub> ≤ 100 kHz 4.7 μs tsus free time between STOP and START condition f <sub>SCL</sub> ≤ 100 kHz 4.7 μs tsus free time between STOP and f <sub>SCL</sub> ≤ 100 kHz 4.7 μs tsus free time between STOP and f <sub>SCL</sub> ≤ 100 kHz 4.7 μs tsus free time between STOP and f <sub>SCL</sub> ≤ 100 kHz 4.7 μs tsus free time between STOP and f <sub>SCL</sub> ≤ 100 kHz 4.7 μs tsus free time between STOP and f <sub>SCL</sub> ≤ 100 kHz 4.7 μs tsus free time between STOP and f <sub>SCL</sub> ≤ 100 kHz 4.7 μs tsus free time between STOP and f <sub>SCL</sub> ≤ 100 kHz 4.7 μs tsus free time between STOP and f <sub>SCL</sub> ≤ 100 kHz 4.7 μs tsus free time between STOP and f <sub>SCL</sub> ≤ 100 kHz 4.7 μs tsus free time between STOP and f <sub>SCL</sub> ≤ 100 kHz 4.7 μs tsus free time between STOP and f <sub>SCL</sub> ≤ 100 kHz 4.7 μs tsus free time between STOP and f <sub>SCL</sub> ≤ 100 kHz 4.7 μs tsus free time between STOP and f <sub>SCL</sub> ≤ 100 kHz 4.7 μs tsus free time between STOP and f <sub>SCL</sub> ≤ 100 kHz 4.7 μs tsus free time between STOP and f <sub>SCL</sub> ≤ 100 kHz 4.7 μs tsus free time between STOP and f <sub>SCL</sub> ≤ 100 kHz 4.7 μs tsus free time between STOP and f <sub>SCL</sub> ≤ 100 kHz 4.7 μs tsus free time between STOP and f <sub>SCL</sub> ≤ 100 kHz 4.7 μs tsus free time between STOP and f <sub>SCL</sub> ≤ 100 kHz 4.7 μs tsus free time between STOP and f <sub>SCL</sub> ≤ 100 kHz 4.7 μs tsus free time between STOP and f <sub>SCL</sub> ≤ 100 kHz 4.7 μs tsus free time between STOP and f <sub>SCL</sub> ≤ 100 kHz 4.7 μs tsus free time between STOP and f <sub>SCL</sub> ≤ 100 kHz 4.7 μs tsus free time between STOP and f <sub>SCL</sub> ≤ 100 kHz 4.7 μs tsus free time between STOP and f <sub>SCL</sub> ≤ 100 kHz 4.7 μs tsus free time between STOP and f <sub>SCL</sub> ≤ 100 kHz 4.7 μs tsus free time between STOP and f <sub>SCL</sub> ≤ 100 kHz 4.7 μs tsus free time between STOP and f <sub>SCL</sub> ≤ 100 kHz 4.7 μs tsus free time between STOP and f <sub>SCL</sub> ≤ 100 kHz 4.7 μs tsus free time between STOP and f <sub>SCL</sub> ≤ 100 kHz 4.7 μs tsus free time between STOP an	<i>t</i> susta	Setup time for a repeated START	f <sub>SCL</sub> ≤ 100 kHz	4.7		μS
tsusTO Setup time for STOP condition $f_{SCL} \le 100 \text{ kHz}$ 4.0 μs  tsusTO Setup time for STOP condition $f_{SCL} \le 100 \text{ kHz}$ 4.7 μs  tsusTO Bus free time between STOP and START $f_{SCL} \le 100 \text{ kHz}$ 4.7 μs  tepPROM_WP  Vil Input low voltage -0.2 0.4 V  ViH Input high voltage 2.1 3.6 V  time Input sink or source current -1 1 mA	$t_{HDDAT}$	Data hold time	f <sub>SCL</sub> ≤ 100 kHz	0	3.45	μS
Bus free time between STOP and STARTf <sub>SCL</sub> ≤ 100 kHz4.7μsEEPROM_WPViLInput low voltage-0.20.4VViHInput high voltage2.13.6VInput sink or source current-11mA	<i>t</i> <sub>SUDAT</sub>	Data setup time	f <sub>SCL</sub> ≤ 100 kHz	250		ns
EEPROM_WPVILInput low voltage-0.20.4V $V_{\rm H}$ Input high voltage2.13.6V $I_{\rm h}$ Input sink or source current-11mA	<i>t</i> susto	Setup time for STOP condition	f <sub>SCL</sub> ≤ 100 kHz	4.0		μS
$V_{\rm iL}$ Input low voltage-0.20.4V $V_{\rm iH}$ Input high voltage2.13.6V $I_{\rm i}$ Input sink or source current-11mA	<i>t</i> BUF		f <sub>SCL</sub> ≤ 100 kHz	4.7		μs
ViH     Input high voltage     2.1     3.6     V       Input sink or source current     -1     1     mA	EEPROM_WP					
Input sink or source current -1 1 mA	V <sub>iL</sub>	Input low voltage		-0.2	0.4	V
·	<b>V</b> iH	Input high voltage		2.1	3.6	V
$R_{\text{pu}}$ Internal pull-up resistor to 3.3V 10k $\Omega$	<i>I</i> i	Input sink or source current		-1	1	mA
	R <sub>pu</sub>	Internal pull-up resistor to 3.3V		•	10k	Ω

<sup>\*</sup> Cb = Capacitance of bus line in pF, typically in the range of 10...400 pF

Table 8 - PC / SMBus Specification






Figure 28 - PC / SMBus Timing

#### 8.12 ADDRESS

The supply supports PMBus communication protocol, address for PMBus communication is at fixed to 0x20. The EEPROM is at fixed address = 0xA0.

## 8.13 CONTROLLER AND EEPROM ACCESS

The controller and the EEPROM in the power supply share the same I<sup>2</sup>C bus physical layer (see *Figure 29*). In order to write to the EEPROM, the write protection needs to be disabled by setting EEPROM\_WP input correctly. If EEPROM\_WP is High, write is not allowed to the EEPROM and if Low, write is allowed. The EEPROM provides 2k bytes of user memory. None of the bytes are used for the operation of the power supply.




Figure 29 - I<sup>2</sup>C Bus to DSP and EEPROM

## 8.14 EEPROM PROTOCOL

The EEPROM follows the industry communication protocols used for this type of device. Even though page write / read commands are defined, it is recommended to use the single byte write / read commands.

#### WRITE

The write command follows the SMBus 1.1 Write Byte protocol. After the device address with the write bit cleared a first byte with the data address to write to is sent followed by the data byte and the STOP condition. A new START condition on the bus should only occur after 5ms of the last STOP condition to allow the EEPROM to write the data into its memory.



## **READ**

The read command follows the SMBus 1.1 Read Byte protocol. After the device address with the write bit cleared the data address byte is sent followed by a repeated start, the device address and the read bit set. The EEPROM will respond with the data byte at the specified location.



Asia-Pacific

Europe, Middle East

North America +1 408 785 5200

+86 755 298 85888

+353 61 225 977



## 8.15 PMBus™ PROTOCOL


The Power Management Bus (PMBus™) is an open standard protocol that defines means of communicating with power conversion and other devices. For more information, please see the System Management Interface Forum web site at: <a href="https://www.powerSIG.org">www.powerSIG.org</a>.

PMBus™ command codes are not register addresses. They describe a specific command to be executed. PFE3000-12-069RA supply supports the following basic command structures:


- Clock stretching limited to 1 ms
- SCL low time-out of >25 ms with recovery within 10 ms
- Recognized any time Start/Stop bus conditions

#### **WRITE**

The write protocol is the SMBus 1.1 Write Byte/Word protocol. Note that the write protocol may end after the command byte or after the first data byte (Byte command) or then after sending 2 data bytes (Word command).




In addition, Block write commands are supported with a total maximum length of 255 bytes. See PFE3000-12-069RA PMBus Communication Manual BCA.00070 for further information.




## READ

The read protocol is the SMBus 1.1 Read Byte/Word protocol. Note that the read protocol may request a single byte or word.



In addition, Block read commands are supported with a total maximum length of 255 bytes. See PFE3000-12-069RA PMBus Communication Manual BCA.00070 for further information.





#### 8.16 GRAPHICAL USER INTERFACE

Bel Power Solutions I<sup>2</sup>C Utility provides a Windows® Vista/Win7/8 compatible graphical user interface allowing the programming and monitoring of the PFE3000-12-069RA Front-End. The utility can be downloaded on <a href="https://www.belpowersolutions.com">www.belpowersolutions.com</a> and supports the PMBus™ protocol.

The GUI allows automatic discovery of the units connected to the communication bus and will show them in the navigation tree. In the monitoring view the power supply can be controlled and monitored.

If the GUI is used in conjunction with the PFE3000-12-069RA Evaluation Kit it is also possible to control the PSON\_L pin(s) of the power supply.




Figure 30 - Monitoring dialog of the I2C Utility

## 9. TEMPERATURE AND FAN CONTROL

To achieve best cooling results sufficient airflow through the supply must be ensured. Do not block or obstruct the airflow at the rear of the supply by placing large objects directly at the output connector. The PFE3000-12-069RA is provided with a reverse airflow, which means the air enters through the front of the supply and leaves at the rear. PFE supplies have been designed for horizontal operation.

The fan inside of the supply is controlled by a microprocessor. The rpm of the fan is adjusted to ensure optimal supply cooling and is a function of output power and the inlet temperature.



Figure 31 - Airflow Direction



Asia-Pacific Europ

Europe, Middle East

North America

+86 755 298 85888

+353 61 225 977




Figure 32 - Fan speed vs. main output load for PFE3000-12-069RA




Figure 33 - Thermal derating for PFE3000-12-069RA

## 10. ELECTROMAGNETIC COMPATIBILITY

## 10.1 IMMUNITY

NOTE: Most of the immunity requirements are derived from EN 55024:1998/A2:2003.

PARAMETER	DESCRIPTION / CONDITION	CRITERION
ESD Contact Discharge	IEC / EN 61000-4-2, ±8 kV, 25+25 discharges per test point (metallic case, LEDs, connector body)	А
ESD Air Discharge	IEC / EN 61000-4-2, ±15 kV, 25+25 discharges per test point (non-metallic user accessible surfaces)	Α
Radiated Electromagnetic Field	IEC / EN 61000-4-3, 10 V/m, 1 kHz/80% Amplitude Modulation, 1 μs Pulse Modulation, 10 kHz2 GHz	Α
Burst	IEC / EN 61000-4-4, level 3 AC port ±2 kV, 1 minute DC port ±1 kV, 1 minute	Α
Surge	IEC / EN 61000-4-5 Line to earth: level 3, ±2 kV Line to line: level 2, ±1 kV	А
RF Conducted Immunity	IEC/EN 61000-4-6, Level 3, 10 Vrms, CW, 0.1 80 MHz	Α
Voltage Dips and Interruptions	IEC/EN 61000-4-11 1: Vi 230Volts, 100% Load, Dip 100%, Duration 12ms 2: Vi 230Volts, 100% Load, Dip 100%, Duration < 150 ms 3. Vi 230Volts, 100% Load, Dip 100%, Duration > 150 ms	A V1: B, VSB: A B

## 10.2 EMISSION

PARAMETER	DESCRIPTION / CONDITION	CRITERION
Conducted Emission	EN55022 / CISPR 22: 0.15 30 MHz, QP and AVG	Class A
Radiated Emission	EN55022 / CISPR 22: 30 MHz 1 GHz, QP	Class A
Harmonic Emissions	IEC61000-3-2, Vin = 115/230 VAC, 50 Hz, 100% Load	Class A
Acoustical Noise	Sound power statistical declaration (ISO 9296, ISO 7779, IS9295) @ 50% load	60 dBA
AC Flicker	IEC / EN 61000-3-3, $d_{max} < 3.3\%$	PASS



## 11. SAFETY / APPROVALS

Maximum electric strength testing is performed in the factory according to IEC/EN 60950, and UL 60950. Input-to-output electric strength tests should not be repeated in the field. Bel Power Solutions will not honor any warranty claims resulting from electric strength field tests.

PAR	AMETER	DESCRIPTION / CONDITION	MIN	NOM	MAX	UNIT
	Agency Approvals	Approved to the latest edition of the following standards: • IEC60950-1 2nd edition (CB) • EN60950-1 2nd Edition (Nemko) • UL/CSA0950-1 2nd Edition (cCSAus) • CNS14336-1, CNS13438 (BSMI) • EAC, TR-CU (Russia) • BIS, (India)				
	Isolation Strength	Input (L/N) to case (PE) Input (L/N) to output Output to case (PE)		Basic Reinforced Functional		
<b>d</b> c	Creepage / Clearance	Primary (L/N) to protective earth (PE) Primary to secondary				
	Electrical Strength Test	Input to case Input to output (tested by manufacturer only)	2121 4242			VDC

## 12. ENVIRONMENTAL

PARA	METER	DESCRIPTION / CONDITION	MIN	NOM	MAX	UNIT
$T_{A}$	Ambient Temperature	$V_{\text{i min}}$ to $V_{\text{i max}}$ , $I_{\text{1 nom}}$ , $I_{\text{SB nom}}$ at 4000m	0		+35	°C
1 A	Ambient Temperature	$V_{i  \text{min}}$ to $V_{i  \text{max}}, \; I_{1  \text{nom}}, \; I_{\text{SB nom}}$ at $1800 \text{m}$	0		+45	°C
$T_{Aext}$	Extended Temp. Range	Derated output (see Figure 20 and Figure 33) at 1800m	+45		+55	°C
Ts	Storage Temperature	Non-operational	-40		+70	°C
	Altitude	Operational, above Sea Level (see derating)	-		4000	m
Na	Audible Noise	$V_{i \text{ nom}}$ , 50% $I_{o \text{ nom}}$ , $T_{A} = 25^{\circ}\text{C}$		60		dBA
	Cooling	System Back Pressure			0.5	in-H <sub>2</sub> 0

## 13. MECHANICAL

PARA	AMETER	DESCRIPTION / CONDITION	MIN	NOM	MAX	UNIT
		Width		69		mm
	Dimensions	Heigth		42		mm
		Depth		555		mm
m	Weight			2.60		kg

NOTE: A 3D step file of the power supply casing is available on request.



Asia-Pacific

**Europe, Middle East** 

North America

+86 755 298 85888

+353 61 225 977




Figure 34 - Bottom view




Figure 35 - Side view




Figure 36 - Top view





Figure 37 - Front and Rear view










Figure 38 - PFE3000-12-069RA with Key-in screw dimension (Option code S366)



Item Number	Document Number
1	XFM.00479
2	PFE3000-12-069RA

Figure 39 - PFE3000-12-069RA with Key-in screw (Option code S366)

## 14. CONNECTORS



Unit: FCI Connectors P/N 51939-768LF Counterpart: FCI Connectors P/N 51915-401LF For Main Output Pins, see section 15 Note: A1 and A2 are Trailing Pin (short pins)



Asia-Pacific **Europe, Middle East** 

+86 755 298 85888

**North America** +353 61 225 977

Output  3,4 V1 +12 VDC main output  1,2 PGND +12 VDC main output ground  Input Pins  P1 LIVE AC Live Pin  P2 N.C No metal pin connection  P3 NEUTRAL AC Neutral Pin  P4 N.C. No metal pin connection  P5 P.E. Protective Earth Pin  Control Pins  A1 PSKILL Power supply kill (trailing pin): active-high  B1 PWOK_L Power OK signal output: active-low  C1 INOK_L Input OK signal: active-low  D1 PSON_L Power supply on input: active-low  A2 PRESENT_L Power supply present (trailing pin): active-low  B2 SGND Signal ground* (return)  C2 SGND Signal ground* (return)  Signal ground* (return)	PIN	NAME	DESCRIPTION
1,2 PGND +12 VDC main output ground  Input Pins  P1 LIVE AC Live Pin  P2 N.C No metal pin connection  P3 NEUTRAL AC Neutral Pin  P4 N.C. No metal pin connection  P5 P.E. Protective Earth Pin  Control Pins  A1 PSKILL Power supply kill (trailing pin): active-high  B1 PWOK_L Power OK signal output: active-low  C1 INOK_L Input OK signal: active-low  D1 PSON_L Power supply on input: active-low  A2 PRESENT_L Power supply present (trailing pin): active-low  B2 SGND Signal ground* (return)  C2 SGND Signal ground* (return)	Output		
P1 LIVE AC Live Pin P2 N.C No metal pin connection P3 NEUTRAL AC Neutral Pin P4 N.C. No metal pin connection P5 P.E. Protective Earth Pin  Control Pins A1 PSKILL Power supply kill (trailing pin): active-high B1 PWOK_L Power OK signal output: active-low C1 INOK_L Input OK signal: active-low D1 PSON_L Power supply on input: active-low A2 PRESENT_L Power supply present (trailing pin): active-low B2 SGND Signal ground* (return) C2 SGND Signal ground* (return)	3,4	V1	+12 VDC main output
P1 LIVE AC Live Pin P2 N.C No metal pin connection P3 NEUTRAL AC Neutral Pin P4 N.C. No metal pin connection P5 P.E. Protective Earth Pin  Control Pins A1 PSKILL Power supply kill (trailing pin): active-high B1 PWOK_L Power OK signal output: active-low C1 INOK_L Input OK signal: active-low D1 PSON_L Power supply on input: active-low A2 PRESENT_L Power supply present (trailing pin): active-low B2 SGND Signal ground* (return) C2 SGND Signal ground* (return)	1,2	PGND	+12 VDC main output ground
P2 N.C No metal pin connection P3 NEUTRAL AC Neutral Pin P4 N.C. No metal pin connection P5 P.E. Protective Earth Pin  Control Pins  A1 PSKILL Power supply kill (trailing pin): active-high B1 PWOK_L Power OK signal output: active-low C1 INOK_L Input OK signal: active-low D1 PSON_L Power supply on input: active-low A2 PRESENT_L Power supply present (trailing pin): active-low B2 SGND Signal ground* (return) C2 SGND Signal ground* (return)	Input Pins		
P3 NEUTRAL AC Neutral Pin P4 N.C. No metal pin connection P5 P.E. Protective Earth Pin  Control Pins  A1 PSKILL Power supply kill (trailing pin): active-high B1 PWOK_L Power OK signal output: active-low C1 INOK_L Input OK signal: active-low D1 PSON_L Power supply on input: active-low A2 PRESENT_L Power supply present (trailing pin): active-low B2 SGND Signal ground* (return) C2 SGND Signal ground* (return)	P1	LIVE	AC Live Pin
P4 N.C. No metal pin connection P5 P.E. Protective Earth Pin  Control Pins  A1 PSKILL Power supply kill (trailing pin): active-high B1 PWOK_L Power OK signal output: active-low  C1 INOK_L Input OK signal: active-low  D1 PSON_L Power supply on input: active-low  A2 PRESENT_L Power supply present (trailing pin): active-low  B2 SGND Signal ground* (return)  C2 SGND Signal ground* (return)	P2	N.C	No metal pin connection
P5 P.E. Protective Earth Pin  Control Pins  A1 PSKILL Power supply kill (trailing pin): active-high  B1 PWOK_L Power OK signal output: active-low  C1 INOK_L Input OK signal: active-low  D1 PSON_L Power supply on input: active-low  A2 PRESENT_L Power supply present (trailing pin): active-low  B2 SGND Signal ground* (return)  C2 SGND Signal ground* (return)	P3	NEUTRAL	AC Neutral Pin
A1 PSKILL Power supply kill (trailing pin): active-high B1 PWOK_L Power OK signal output: active-low C1 INOK_L Input OK signal: active-low D1 PSON_L Power supply on input: active-low A2 PRESENT_L Power supply present (trailing pin): active-low B2 SGND Signal ground* (return) C2 SGND Signal ground* (return)	P4	N.C.	No metal pin connection
A1 PSKILL Power supply kill (trailing pin): active-high B1 PWOK_L Power OK signal output: active-low C1 INOK_L Input OK signal: active-low D1 PSON_L Power supply on input: active-low A2 PRESENT_L Power supply present (trailing pin): active-low B2 SGND Signal ground* (return) C2 SGND Signal ground* (return)	P5	P.E.	Protective Earth Pin
B1 PWOK_L Power OK signal output: active-low C1 INOK_L Input OK signal: active-low D1 PSON_L Power supply on input: active-low A2 PRESENT_L Power supply present (trailing pin): active-low B2 SGND Signal ground* (return) C2 SGND Signal ground* (return)	Control Pins		
C1 INOK_L Input OK signal: active-low  D1 PSON_L Power supply on input: active-low  A2 PRESENT_L Power supply present (trailing pin): active-low  B2 SGND Signal ground* (return)  C2 SGND Signal ground* (return)	A1	PSKILL	Power supply kill (trailing pin): active-high
D1 PSON_L Power supply on input: active-low  A2 PRESENT_L Power supply present (trailing pin): active-low  B2 SGND Signal ground* (return)  C2 SGND Signal ground* (return)	B1	PWOK_L	Power OK signal output: active-low
A2 PRESENT_L Power supply present (trailing pin): active-low B2 SGND Signal ground* (return) C2 SGND Signal ground* (return)	C1	INOK_L	Input OK signal: active-low
B2 SGND Signal ground* (return) C2 SGND Signal ground* (return)	D1	PSON_L	Power supply on input: active-low
C2 SGND Signal ground* (return)	A2	PRESENT_L	Power supply present (trailing pin): active-low
	B2	SGND	Signal ground* (return)
D2 SGND Signal ground* (return)	C2	SGND	Signal ground* (return)
olghar ground (retain)	D2	SGND	Signal ground* (return)
A3 SCL I <sup>2</sup> C clock signal line	A3	SCL	I <sup>2</sup> C clock signal line
B3 SDA I <sup>2</sup> C data signal line	B3	SDA	I <sup>2</sup> C data signal line
C3 SMB_ALERT_L SMB Alert signal output: active-low	C3	SMB_ALERT_L	SMB Alert signal output: active-low
D3 ISHARE V <sub>1</sub> Current share bus	D3	ISHARE	V <sub>1</sub> Current share bus
A4 EEPROM_WP EEPROM write protect	A4	EEPROM_WP	EEPROM write protect
B4 RESERVED Reserved	B4	RESERVED	Reserved
C4 V1_SENSE_R Main output negative sense	C4	V1_SENSE_R	Main output negative sense
D4 V1_SENSE Main output positive sense	D4	V1_SENSE	Main output positive sense
A5 VSB Standby positive output	A5	VSB	Standby positive output
B5 VSB Standby positive output	B5	VSB	Standby positive output
C5 VSB_GND Standby Ground*	C5	VSB_GND	Standby Ground*
D5 VSB_GND Standby Ground*	D5	VSB_GND	Standby Ground*

<sup>\*</sup> These pins should be connected to PGND on the system. See Section 8 for pull up resistor settings of signal pins. All signal pins are referred to SGND

Figure 40 – Pin assignment



## 15. SHELF LEVEL CONFIGURATION (PROVISIONAL)

The recommended pin configuration below is based on company's own Shelf design and provided here as reference. Customer pin lengths within the range indicated is acceptable.

## Shelf level recommendations Max 31.3 ENTRY (GND) Pin GND info optional: Ø5.71 ±0.025mm Material: C14500 or eq. Plating: 4-8 micro Ag over 2-4 micro Ni Finish: min 0.8 micro Min 21.3 ENTRY (GND) Α GND 0.5 RADIUS TANGENT TO THE Ø5.71 DIA WITHIN 3 DEGREES. NO SHARP EDGE AT TRANSITION PERMISSIBLE $15 \pm 0.125$ Pin 12∨ info optional: Ø5.71 ±0.025mm В $18 \pm 0.25$ 12V Material: C14500 or eq. В 1 Plating: 4-8 micro Ag over 2-4 micro Ni Finish: min 0.8 micro 15 ±0.125 \*\* 2.5 x30° \* 1 x30° \*Min\_12.8 ENTRY (12V) -0.5 RADIUS TANGENT TO THE Ø5.71 DIA WITHIN 3 DEGREES. NO SHARP EDGE AT TRANSITION PERMISSIBLE \* recommended \* option \*\* 10.5 or \*8.5 req. OFFSET FCI female shelf level connector Shelf level PCB 0.5 (0) 0 evel (0) 0765#FE **569.8** +0.5 -0.25 Latch slot (□9mm)



Asia-Pacific

Europe, Middle East

North America +1 408 785 5200

## **16. ACCESSORIES**

ITEM	DESCRIPTION	ORDERING PN	SOURCE
	I <sup>2</sup> C Utility Windows Vista/7/8 compatible GUI to program, control and monitor PFE Front-Ends (and other I <sup>2</sup> C units)	N/A	www.belpowersolutions.com
	Single Connector Board Connector board to operate PFE3000-12-069RA unit. Includes an on-board USB to I <sup>2</sup> C converter (use I <sup>2</sup> C Utility as desktop software).	YTM.U0M00.0	Bel Power Solutions
	AC Can Filter Recommended AC can filter	C20F.0011	Schurter Inc.
	used on system side.	20GENG3E-R	Delta Electronics
	<b>Key-in Screw</b> Screw for PSU Orientation.	XFM.00479	Focus Metal



## 17. REVISION HISTORY

REV	DESCRIPTION	PSU PRODUCT VERSION	DATE	AUTHOR
AA	Initial Release of Datasheet.	V001 V004 V007	11-27-2013	GS
АВ	<ul> <li>Handle position and size has changed to a diagonal format to allow better handling/grip.</li> <li>+12VSB turn-on delay is changed from 2 seconds to 3 seconds. Main output will only turn on (if enabled by PSKILL and PSON) once +12VSB is in regulation.</li> <li>Datasheet format was changed to Bel Power Solution.</li> </ul>	V008	10-22-2014	GS
AC	<ul> <li>Added option code model in ordering information.</li> <li>\$101 denotes Screw for Key-in feature is added.</li> </ul>	V009	12-22-2014	GS
AD	<ul> <li>+12VSB parameter change in output ripple voltage, droop, and current read back accuracy.</li> <li>PSU Fans is supplied only from Internal Auxiliary.</li> <li>Option code is changed from S101 to S366.</li> <li>Added Revision History.</li> </ul>	V010	09-09-2015	GS
AE	<ul> <li>PSU Revision on product label was incremented due to internal documentation.</li> <li>Clarification on Dynamic Load Regulation, Mechanical Drawing and Key-in Screw accessory for option code S366.</li> </ul>	V011	10-28-2016	GS
AE	<ul> <li>Passed EAC certification and added EAC logo on product label.</li> </ul>	V204	04-06-2017	GS
AF	<ul> <li>PSKILL and SMB_ALERT_L pin active state description on section 14 was corrected but no functional change.</li> <li>PSU firmware was updated to support calibration of MFR Model suffix.</li> <li>Passed BIS certification and added BIS logo on product label.</li> <li>Transfer 80plus platinum logo on product label.</li> <li>Mechanical update on section 13 for PSU height tolerance.</li> </ul>	V205	05-09-2017	GS

## For more information on these products consult: tech.support@psbel.com

NUCLEAR AND MEDICAL APPLICATIONS - Products are not designed or intended for use as critical components in life support systems, equipment used in hazardous environments, or nuclear control systems. **TECHNICAL REVISIONS** - The appearance of products, including safety agency certifications pictured on labels, may change depending on the

date manufactured. Specifications are subject to change without notice.



Asia-Pacific

**Europe, Middle East** 

**North America** 

+86 755 298 85888

+353 61 225 977

# **Mouser Electronics**

**Authorized Distributor** 

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

# **Bel Power Solutions:**

PFE3000-12-069NA PFE3000-12-069RA YTM.U0M00.0