General Description

The MAX2839 direct conversion, zero-IF, RF transceiver is designed specifically for 2GHz 802.16e MIMO mobile WiMAX systems. The device incorporates one transmitter and two receivers, with >40dB isolation between each receiver. The MAX2839 completely integrates all circuitry required to implement the RF transceiver function, providing RF to baseband receive path, and baseband to RF transmit path, VCO, frequency synthesizer, crystal oscillator, and baseband/control interface. The device includes a fast-settling sigma-delta RF synthesizer with smaller than 40Hz frequency steps and a crystal oscillator that allows the use of a low-cost crystal in place of a TCXO. The transceiver IC also integrates circuits for on-chip DC-offset cancellation, I/Q error, and carrier leakage detection circuits. An internal transmit to receive loopback mode allows for receiver I/Q imbalance calibration. The local oscillator I/Q guadrature phase error can be digitally corrected in approximately 0.125° steps. Only an RF bandpass filter (BPF), crystal, RF switch, PA, and a small number of passive components are needed to form a complete wireless broadband RF radio solution.

The MAX2839 completely eliminates the need for an external SAW filter by implementing on-chip programmable monolithic filters for both the receiver and transmitter, for all 2GHz and 802.16e profiles and WIBRO. The baseband filters along with the Rx and Tx signal paths are optimized to meet the stringent noise figure and linearity specifications. The device supports up to 2048 FFT OFDM and implements programmable channel filters for 3.5MHz to 20MHz RF channel bandwidths. The transceiver requires only 2µs Tx-Rx switching time. The IC is available in a small 56-pin TQFN package measuring 8mm x 8mm x 0.8mm.

Applications

802.16e Mobile WiMAX[™] Systems
Korean WIBRO Systems
Proprietary Wireless Broadband Systems
802.11g or n WLAN with MRC or MIMO Down Link

WiMAX is a trademark of the WiMAX Forum. SPI is a trademark of Motorola, Inc.

Features

- ♦ 2.3GHz to 2.7GHz Wideband Operation
- Dual Receivers for MIMO, Single Transmitter
- Complete RF Transceiver, PA Driver, and Crystal Oscillator

2.3dB Rx Noise Figure on Each Receiver -35dB Rx EVM for 64QAM Signal 0dBm Linear OFDM Transmit Power (64QAM) -70dBr Tx Spectral Emission Mask -35dBc LO Leakage Automatic Rx DC Offset Correction Monolithic Low-Noise VCO with -39dBc **Integrated Phase Noise** Programmable Rx I/Q Lowpass Channel Filters Programmable Tx I/Q Lowpass Anti-Aliasing Filters Sigma-Delta Fractional-N PLL with < 40Hz Step 62dB Tx Gain Control Range with 1dB Step Size, Digitally Controlled 95dB Rx Gain Control Range with 1dB Step Size, Digitally Controlled 60dB Analog RSSI Instantaneous Dynamic Range 4-Wire SPI[™] Digital Interface I/Q Analog Baseband Interface **Digital Tx/Rx Mode Control**

Digitally Tuned Crystal Oscillator On-Chip Digital Temperature Sensor Readout

- ♦ +2.7V to +3.6V Transceiver Supply
- Low-Power Shutdown Current
- Small, 56-Pin TQFN Package (8mm x 8mm x 0.8mm)

Ordering Information

PART TEMP RANGE PACKAG	GE CODE
MAX2839ETN+TD -40°C to +85°C 56 TQFN	N-EP* T5688+2

+Denotes a lead-free package. T = Tape and reel. *EP = Exposed paddle. D = Dry pack.

Pin Configuration and Block Diagram/Typical Operating Circuit appear at end of data sheet.

Maxim Integrated Products 1

For pricing, delivery, and ordering information, please contact Maxim Direct at 1-888-629-4642, or visit Maxim's website at www.maxim-ic.com.

ABSOLUTE MAXIMUM RATINGS

V _{CC} _ Pins to GND0.3V to +3.6V RF Inputs: RXINA+, RXINA-, RXINB+,	Digital Outputs: DOUT, CLKOUT0.3V to +3.6V Bias Voltages: VCOBYP0.3V to +3.6V
RXINB- to GNDAC-Coupled Only	Short-Circuit Duration on All Output Pins
RF Outputs: TXOUT+, TXOUT- to GND0.3V to +3.6V	RF Input Power: All RXIN+15dBm
Analog Inputs: TXBBI+, TXBBI-, TXBBQ+,	RF Output Differential Load VSWR: All TXOUT6:1
TXBBQ- to GND0.3V to +3.6V	Continuous Power Dissipation ($T_A = +70^{\circ}C$)
Analog Input: REFCLK, XTAL10.3V to +3.6V _{P-P}	56-Pin TQFN (derate 31.3mW/°C above +70°C)2500mW
Analog Outputs: RXBBIA+, RXBBIA-, RXBBQA+, RXBBQA-,	Operating Temperature Range40°C to +85°C
RXBBIB+, RXBBIB-, RXBBQB+, RXBBQB-, CPOUT+,	Junction Temperature+150°C
CPOUT-, PABIAS, RSSI to GND0.3V to +3.6V	Storage Temperature Range65°C to +160°C
Digital Inputs: RXTX, CS, SCLK, DIN,	Lead Temperature (soldering, 10s)+300°C
B0–B7, LOAD, RXHP, ENABLE to GND0.3V to +3.6V	

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

CAUTION! ESD SENSITIVE DEVICE

DC ELECTRICAL CHARACTERISTICS TABLE

(MAX2839 Evaluation Kit, V_{CC} = 2.7V to 3.6V, T_A = -40°C to +85°C, Rx set to the maximum gain. RXTX set according to operating mode, ENABLE = \overline{CS} = high, SCLK = DIN = low, no input signal at RF inputs, all RF inputs and outputs terminated into 50 Ω . 90mV_{RMS} differential I and Q signals (1MHz) applied to I, Q baseband inputs of transmitter in transmit mode, all registers set to recommended settings and corresponding test mode, unless otherwise noted. Typical values are at V_{CC} = 2.8V, f_{LO} = 2.5GHz and T_A = +25°C, unless otherwise noted.) (Note 1)

PARAMETER	CONDITIONS		MIN	ТҮР	MAX	UNITS
Supply Voltage	V _{CC} _	V _{CC} _			3.6	V
	Shutdown mode, T,	A = +25°C		2		μΑ
	Clock-out only mod	le		1.4	3.5	
	Standby mode			32	45	
	Rx mode	One receiver ON		76	95	
Supply Current	Rx mode	Both receivers ON		117	145	
	Tx mode	16 QAM		116		mA
	1x mode	64 QAM (Note 4)		140	170	
	Rx calibration mode	Rx calibration mode, both receivers ON		153	195	
	Tx calibration mode			102	135	
	D9:D8 = 00 in A4:A0 = 00100		0.85	1.0	1.2	
Rx I/Q Output Common-Mode	D9:D8 = 01 in A4:A0 = 00100			1.1		V
Voltage	D9:D8 = 10 in A4:A0 = 00100			1.2		V
	D9:D8 = 11 in A4:A	0 = 00100		1.35		
Tx Baseband Input Common- Mode Voltage Operating Range	DC-coupled		0.5		1.2	V
Tx Baseband Input Bias Current	Source current			10	20	μA
LOGIC INPUTS: RXTX, ENABLE	, SCLK, DIN, CS , B7:	:B0, LOAD, RXHP				
Digital Input Voltage High, V _{IH}			V _{CC} - 0.4			V
Digital Input Voltage Low, V _{IL}					0.4	V
Digital Input Current High, IIH			-1		+1	μA

DC ELECTRICAL CHARACTERISTICS TABLE (continued)

(MAX2839 Evaluation Kit, V_{CC} = 2.7V to 3.6V, T_A = -40°C to +85°C, Rx set to the maximum gain. RXTX set according to operating mode, ENABLE = \overline{CS} = high, SCLK = DIN = low, no input signal at RF inputs, all RF inputs and outputs terminated into 50 Ω . 90mV_{RMS} differential I and Q signals (1MHz) applied to I, Q baseband inputs of transmitter in transmit mode, all registers set to recommended settings and corresponding test mode, unless otherwise noted. Typical values are at V_{CC} = 2.8V, f_{LO} = 2.5GHz and T_A = +25°C, unless otherwise noted.) (Note 1)

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS				
Digital Input Current Low, IIL		-1		+1	μΑ				
LOGIC OUTPUTS: DOUT, CLKOUT									
Digital Output Voltage High, V _{OH}	Sourcing 100µA	V _{CC} - 0.4			V				
Digital Output Voltage Low, V _{OL}	Sinking 100µA			0.4	V				

AC ELECTRICAL CHARACTERISTICS TABLE—Rx MODE

(MAX2839 Evaluation Kit, $V_{CC} = 2.8V$, $T_A = +25^{\circ}C$, $f_{RF} = 2.4999GHz$, $f_{LO} = 2.5GHz$; baseband output signal frequency = 100kHz, $f_{REF} = 40MHz$, ENABLE = RXTX = \overline{CS} = high, SCLK = DIN = low, with power matching for the differential RF pins using the typical applications circuit and registers set to default settings and corresponding test mode, unless otherwise noted. Lowpass filter is set to 10MHz RF channel BW. Unmodulated single tone RF input signal is used with specifications which normally apply over the entire operating conditions, unless otherwise indicated.) (Note 1)

PARAMETER	CONDITIONS			ТҮР	МАХ	UNITS
RF INPUT TO I, Q BASEBAND-L	OADED OUTPUT					
RF Input Frequency Range			2.3		2.7	GHz
Peak-to-Peak Gain Variation over RF Input Frequency Range	Tested at band ed	Tested at band edges and band center				dB
RF Input Return Loss	All LNA settings			12		dB
Total Voltage Gain	$T_A = -40^{\circ}C$ to	Maximum gain, B7:B0 = 0000000	90	99		dB
Total Voltage Gain	+85°C	Minimum gain, B7:B0 = 1111111		5	13	uв
	From max RF gair	n to max RF gain - 8dB		8		
RF Gain Steps	From max RF gain to max RF gain - 16dB			16		dB
	From max RF gair	From max RF gain to max RF gain - 32dB		32		
	Any RF or baseband gain change; gain settling to within ± 1 dB of steady state; RXHP = 1			200		
Gain Change Settling Time	Any RF or baseband gain change; gain settling to within ± 0.1 dB of steady state; RXHP = 1			2000		ns
Baseband Gain Range		From maximum baseband gain (B5:B0 = 000000) to minimum gain (B5:B0 = 111111), T _A = -40°C to +85°C			66	dB
Baseband Gain Minimum Step Size				1		dB
	Voltage gain = 65	6dB with max RF gain (B7:B6 = 00)		2.3		
	Voltage gain = 50	dB with max RF gain - 8dB (B7:B6 = 01)		5.5]
DSB Noise Figure	Voltage gain = 45dB with max RF gain - 16dB (B7:B6 = 10)			13		dB
	Voltage gain = 15 (B7:B6 = 11)	idB with max RF gain - 32dB		27		

AC ELECTRICAL CHARACTERISTICS TABLE—Rx MODE (continued)

(MAX2839 Evaluation Kit, V_{CC} = 2.8V, T_A = +25°C, f_{RF} = 2.4999GHz, f_{LO} = 2.5GHz; baseband output signal frequency = 100kHz, f_{REF} = 40MHz, ENABLE = RXTX = \overline{CS} = high, SCLK = DIN = low, with power matching for the differential RF pins using the typical applications circuit and registers set to default settings and corresponding test mode, unless otherwise noted. Lowpass filter is set to 10MHz RF channel BW. Unmodulated single tone RF input signal is used with specifications which normally apply over the entire operating conditions, unless otherwise indicated.) (Note 1)

PARAMETER	CONDITIONS			ТҮР	MAX	UNITS
	AGC set for -65dBm wanted signal, m (B7:B6 = 00)	ax RF gain		-13		
Out of Bond Input IP2 (Note 2)	AGC set for -55dBm wanted signal, m (B7:B6 = 01)	ax RF gain - 8dB		-9		dDm
Out-of-Band Input IP3 (Note 2)	AGC set for -40dBm wanted signal, m (B7:B6 = 10)	ax RF gain - 16dB		-7		dBm
	AGC set for -30dBm wanted signal, m (B7:B6 = 11)	ax RF gain - 32dB		+16		
	Max RF gain (B7:B6 = 00)			-37		
	Max RF gain - 8dB (B7:B6 = 01)			-29		
Inband Input P-1dB	Max RF gain - 16dB (B7:B6 = 01)			-21		dBm
	Max RF gain - 32dB (B7:B6 = 11)			-4		
Maximum Output Signal Level	Over passband frequency range; at an 1dB compression point	Over passband frequency range; at any gain setting;				V _{P-P}
I/Q Gain Imbalance	100kHz IQ baseband output; 1 σ varia	tion		0.1		dB
I/Q Phase Error	100kHz IQ baseband output; 1 σ varia			0.125		Degrees
Rx I/Q Output Load Impedance	Minimum differential resistance		10			kΩ
(R C)	Maximum differential capacitance				5	pF
Loopback Gain (for Receiver I/Q Calibration)	Transmitter I/Q input to receiver I/Q output; transmitter B6:B1 = 000011, receiver B5:B0 = 101000 programmed through SPI			0	+5	dB
I/Q Output DC Droop	After switching RXHP to 0; average over 1µs after any gain change, or 2µs after receive enabled with 100Hz AC-coupling			1		V/s
I/Q Static DC Offset	No RF input signal; measure at 3µs aft RXHP = 1 for 0 to 2µs and set to 0 afte			2		mV
Isolation Between Rx Channels A and B	Any RF gain settings			40		dB
RECEIVER BASEBAND FILTERS						
	At 15MHz			57		
Baseband Filter Rejection	At 20MHz			75		dB
	At > 40MHz			90		
	RXHP = 1 (used before AGC completion	on)		650		
	= 1 $RXHP = 0$ (used after A(-C))			0.1		1
Baseband Highpass Filter Corner				1		kHz
Frequency	completion) address A4:A0 = 01110	D5:D4 = 10		30		1
	D5:D4 =			100		1

AC ELECTRICAL CHARACTERISTICS TABLE—Rx MODE (continued)

(MAX2839 Evaluation Kit, V_{CC} = 2.8V, T_A = +25°C, f_{RF} = 2.4999GHz, f_{LO} = 2.5GHz; baseband output signal frequency = 100kHz, f_{REF} = 40MHz, ENABLE = RXTX = \overline{CS} = high, SCLK = DIN = low, with power matching for the differential RF pins using the typical applications circuit and registers set to default settings and corresponding test mode, unless otherwise noted. Lowpass filter is set to 10MHz RF channel BW. Unmodulated single tone RF input signal is used with specifications which normally apply over the entire operating conditions, unless otherwise indicated.) (Note 1)

PARAMETER	CONDITIONS	S	MIN TYP	MAX	UNITS	
	A4:A0 = 00100 serial bits D9:D6 =	0000	1.75			
	A4:A0 = 00100 serial bits D9:D6 =	0001	2.25			
	A4:A0 = 00100 serial bits D9:D6 =	A4:A0 = 00100 serial bits D9:D6 = 0010				
	A4:A0 = 00100 serial bits D9:D6 =	0011	5.0			
	A4:A0 = 00100 serial bits D9:D6 =	0100	5.5			
	A4:A0 = 00100 serial bits D9:D6 =	0101	6.0			
	A4:A0 = 00100 serial bits D9:D6 =	0110	7.0			
RF Channel BW Supported by	A4:A0 = 00100 serial bits D9:D6 =	0111	8.0			
Baseband Filter	A4:A0 = 00100 serial bits D9:D6 =	1000	9.0		MHz	
	A4:A0 = 00100 serial bits D9:D6 =	1001	10.0			
	A4:A0 = 00100 serial bits D9:D6 =	1010	12.0			
	A4:A0 = 00100 serial bits D9:D6 =	0 = 00100 serial bits D9:D6 = 1011 14.0				
	A4:A0 = 00100 serial bits D9:D6 =	15.0	15.0			
	A4:A0 = 00100 serial bits D9:D6 =	20.0				
	A4:A0 = 00100 serial bits D9:D6 =	24.0				
	A4:A0 = 00100 serial bits D9:D6 =	28.0				
Reschand Cain Dinnla	0 to 2.3MHz for $BW = 5MHz$	1.3	dD			
Baseband Gain Ripple	0 to 4.6 MHz for BW = 10 MHz	1.3	dB _{P-P}			
Reachand Crown Dolay Diapla	0 to 2.3MHz for $BW = 5MHz$		90	nsp-p		
Baseband Group Delay Ripple	0 to 4.6 MHz for BW = 10 MHz		50			
Baseband Filter Rejection for	At 3.3MHz		6		dD	
5MHz RF Channel BW	At > 21MHz		85		dB	
Baseband Filter Rejection for	At 6.7MHz		6		dB	
10MHz RF Channel BW	At > 41.6MHz		85		aв	
RSSI						
RSSI Minimum Output Voltage	$R_{LOAD} \ge 10 k\Omega$	0.4		V		
RSSI Maximum Output Voltage	$R_{LOAD} \ge 10k\Omega$	2.2		V		
RSSI Slope						
DCCL Output Sottling Time	To within 2dD of stoody state	+32dB signal step	200			
RSSI Output Settling Time	To within 3dB of steady state	-32dB signal step	800		ns	

AC ELECTRICAL CHARACTERISTICS TABLE—Tx MODE

(MAX2839 Evaluation Kit, $V_{CC_{-}}$ = 2.8V, T_A = +25°C, f_{RF} = 2.501GHz, f_{LO} = 2.5GHz, f_{REF} = 40MHz, ENABLE = \overline{CS} = high, RXTX = SCLK = DIN = low, with power matching for the differential RF pins using the typical applications and registers set to default settings and corresponding test mode, unless otherwise noted. Lowpass filter is set to 10MHz RF channel BW. 1MHz 90mV_{RMS} cosine and sine signals applied to I/Q baseband inputs of transmitter (differential DC coupled)). (Note 1)

PARAMETER	CONDITIONS	MIN	ТҮР	MAX	UNITS
Tx BASEBAND I/Q INPUTS TO R	FOUTPUTS				
RF Output Frequency Range		2.3		2.7	GHz
Peak-to-Peak Peak Gain Variation over RF Band	Output optimally matched over 200MHz RF BW		2.5		dB
Total Voltage Gain	Max gain -3dB; at unbalanced 50 Ω matched output		12		dB
Max Output Power over Frequency for Any Given 200MHz Band	64 QAM OFDM signal conforming to spectral emission mask and -36dB EVM after I/Q imbalance calibration by modem (Note 3)		0		dBm
RF Output Return Loss	Given 200MHz band in the 2.3GHz to 2.7GHz range, for which the matching has been optimized		8		dB
RF Gain Control Range	B6:B1 = 000000 to 111111		62		dB
Unwanted Sideband Suppression	Without calibration by modem, and excludes modem I/Q imbalance; $P_{OUT} = 0dBm$		45		dBc
	B1		1		
	B2		2		
RF Gain Control Binary Weights	В3		4		
The Gain Control Binary Weights	B4		8		
	B5	16			
	B6		32		
Carrier Leakage	Relative to 0dBm output power; without calibration by modern		-35		dBc
Ty I/O Input Impedance (DIIC)	Differential resistance		100		kΩ
Tx I/Q Input Impedance (RIIC)	Differential capacitance		0.5		pF
Baseband Frequency Response	0 to 2.3MHz		0.2		dB
for 5MHz RF Channel BW	At > 25MHz	80			uБ
Baseband Frequency Response	0 to 4.6MHz	0.			dB
for 10MHz RF Channel BW	At > 41.6MHz		80		ub
Baseband Group Delay Ripple	0 to 2.3MHz (BW = 5MHz)		20		00
Daseband Group Delay hipple	0 to 4.6MHz (BW = 10MHz)		12		ns

AC ELECTRICAL CHARACTERISTICS TABLE—FREQUENCY SYNTHESIS

(MAX2839 Evaluation Kit, $V_{CC_}$ = 2.8V, T_A = +25°C, f_{LO} = 2.5GHz, f_{REF} = 40MHz, \overline{CS} = high, SCLK = DIN = low, PLL 3dB loop noise bandwidth = 120kHz. VCO and RF synthesis enabled, unless otherwise noted.) (Note 1)

PARAMETER	CONDITIONS	MIN	ТҮР	MAX	UNITS
RF Channel Center Frequency Range		2.3		2.7	GHz
Channel Center Frequency Programming Minimum Step Size			39		Hz
Charge-Pump Comparison Frequency		11	40		MHz
Reference Frequency Range		11	40	80	MHz
Reference Frequency Input Levels	AC-coupled to REFCLK pin	0.8			V _{P-P}
Reference Frequency Input	Resistance (REFCLK pin)		10		kΩ
Impedance (RIIC)	Capacitance (REFCLK pin)		1		pF
Programmable Reference Divider Values		1	2	4	
Closed-Loop Integrated Phase Noise	Integrate phase noise from 200Hz to 5MHz; charge- pump comparison frequency = 40MHz		-39		dBc
Charge-Pump Output Current	On each differential side		0.8		mA
	fOFFSET = 0 to 1.8MHz		-40		
Close-In Spur Level	fOFFSET = 1.8MHz to 7MHz		-70		dBc
	f _{OFFSET} > 7MHz		-80		
Reference Spur Level			-85		dBc
Turnaround LO Frequency Error	Relative to steady state; measured 35 μ s after Tx-Rx or Rx-Tx switching instant, and 4 μ s after any receiver gain changes		±50		Hz
Temperature Range Over Which VCO Maintains Lock	Relative to the ambient temperature T _A , as long as the VCO lock temperature range is within operating temperature range		T _A ±40		°C
Reference Output Clock Divider Values			2		
Output Clock Drive Level	20MHz output, 1x drive setting		1.5		VP-P
Output Clock Load Impedance	Resistance		10		kΩ
(RIIC)	Capacitance		2		pF

AC ELECTRICAL CHARACTERISTICS TABLE—MISCELLANEOUS BLOCKS

(MAX2839 Evaluation Kit, $V_{CC} = 2.8V$, $f_{REF} = 40MHz$, $\overline{CS} = high$, SCLK = DIN = low, and $T_A = +25^{\circ}C$, unless otherwise noted.) (Note 1)

PARAMETER	CONDITIONS	MIN	ТҮР	МАХ	UNITS	
PA BIAS DAC: VOLTAGE MOD	E		1			I
Output High level	10mA source current			V _{CC} - 0	.1	V
Output Low level	100µA sink current			0.1		V
Turn-On Time	Excludes programmable delay of 0 to 0.5µs	200			ns	
CRYSTAL OSCILLATOR	- -					•
On-Chip Tuning Capacitance Range	Maximum capacitance, A4:A0 = 110 1111111	15.5				
	Minimum capacitance, A4:A0 = 11000, D6:D0 = 0000000		0.5			– pF
On-Chip Tuning Capacitance Step Size			0.12			pF
ON-CHIP TEMPERATURE SEN	SOR		•			•
		$T_A = +25^{\circ}C$		01111		
Digital Output Code	Readout at DOUT pin through SPI A4:A0 = 01011, D4:D0	$T_A = +85^{\circ}C$		11101]
		$T_A = -40^{\circ}C$		00001		

AC ELECTRICAL CHARACTERISTICS TABLE—TIMING

(MAX2839 Evaluation Kit, $V_{CC_}$ = 2.8V, f_{LO} = 2.5GHz, f_{REF} = 40MHz, \overline{CS} = high, SCLK = DIN = low, 3dB PLL noise bandwidth = 120kHz, and T_A = +25°C, unless otherwise noted.) (Note 1)

PARAMETER	SYMBOL	COND	MIN	ТҮР	MAX	UNITS	
SYSTEM TIMING		·					•
Turnaround Time		Measured from Tx or Rx enable edge; Rx to Tx		2			
		signal settling to within 2dB of steady state	Tx to Rx, RXHP = 1		2		μs
Tx Turn-On Time (from Standby Mode)		Measured from Tx-enable edge; signal settling to within 2dB of steady state		2			μs
Tx Turn-Off Time (to Standby Mode)		From Tx-disable edge			0.1		μs
Rx Turn-On Time (from Standby Mode)		Measured from Rx-enable edge; signal settling to within 2dB of steady state			2		μs
Rx Turn-Off Time (to Standby Mode)		From Rx-disable edge			0.1		μs
TRANSMITTER AND RECEIVER	PARALLEL O	AIN CONTROL					
LOAD Rising Edge Setup Time		B7:B0 stable to LOAD		10		ns	
LOAD Rising Edge Hold Time		LOAD rising edge to	B7:B0 stable		10		ns

AC ELECTRICAL CHARACTERISTICS TABLE—TIMING (continued)

(MAX2839 Evaluation Kit, $V_{CC_{-}}$ = 2.8V, f_{LO} = 2.5GHz, f_{REF} = 40MHz, \overline{CS} = high, SCLK = DIN = low, 3dB PLL noise bandwidth = 120kHz, and T_A = +25°C, unless otherwise noted.) (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN TYP MAX	UNITS
LOAD Falling Edge Setup Time		B7:B0 stable to LOAD falling edge	10	ns
LOAD Falling Edge Hold Time		LOAD falling edge to B7:B0 stable	10	ns
LOAD Rise and Fall Time		Between 10% and 90% of static levels	100	ns
4-WIRE SERIAL PARALLEL INTE	RFACE TIMI	NG (see Figure 1)		
SCLK Rising Edge to $\overline{\text{CS}}$ Falling Edge Wait Time	tcso		6	ns
Falling Edge of CS to Rising Edge of First SCLK Time	tcss		6	ns
DIN to SCLK Setup Time	tDS		6	ns
DIN to SCLK Hold Time	tDН		6	ns
SCLK Pulse-Width High	tсн		6	ns
SCLK Pulse-Width Low	tCL		6	ns
Last Rising Edge of SCLK to Rising Edge of CS or Clock to Load Enable Setup Time	tсsн		6	ns
CS High Pulse Width	tcsw		20	ns
Time Between Rising Edge of $\overline{\text{CS}}$ and the Next Rising Edge of SCLK	tCS1		6	ns
Clock Frequency	fclk		45	MHz
Rise Time	t _R		0.1/f _{CLK}	ns
Fall Time	t _F		0.1/f _{CLK}	ns
SCLK Falling Edge to Valid DOUT	tD		12.5	ns


Note 1: Min/max limits are production tested at $T_A = +85^{\circ}$ C. Min/max limits at $T_A = -40^{\circ}$ C and $T_A = +25^{\circ}$ C are guaranteed by design and characterization. The power-on register settings are not production tested. Load register setting 500ns after V_{CC} is applied.

Note 2: Two tones at +20MHz and +39MHz offset with -35dBm/tone. Measure IM3 at 1MHz.

Note 3: Gain adjusted over max gain and max gain -3dB. Optimally matched over given 200MHz band.

Note 4: Tx mode supply current is specified for 64 QAM while achieving the Tx output spectrum mask shown in the *Typical Operating Characteristics*. The supply current can be reduced for 16 QAM signal by adjusting the Tx bias settings through the SPI.

 $(V_{CC} = 2.8V, T_A = +25^{\circ}C, f_{LO} = 2.5GHz, f_{REF} = 40MHz, \overline{CS} = high, RXHP = SCLK = DIN = low, RF BW = 10MHz, Tx output at 50\Omega unbalanced output of balun, using the MAX2839 Evalutation Kit.)$



-35

-25

-15

LNA GAIN SETTING (dB)

-5

Typical Operating Characteristics

5

0 9

18 27 36

BASEBAND VGA CODE


45 54

63


MAX2839


Typical Operating Characteristics (continued)

 $(V_{CC} = 2.8V, T_A = +25^{\circ}C, f_{LO} = 2.5GHz, f_{REF} = 40MHz, \overline{CS} = high, RXHP = SCLK = DIN = low, RF BW = 10MHz, Tx output at 50\Omega unbalanced output of balun, using the MAX2839 Evalutation Kit.)$




RX EVM vs. Vout (CHANNEL BANDWIDTH = 10MHz, 64 QAM FUSC) 12 LNA = MAX $P_{IN} = -50 dBm$ 8 EVM (%) 4 0 -30 -26 -22 -14 -10 -6 -18 V_{OUT} (dBV_{RMS})







Typical Operating Characteristics (continued)

 $(V_{CC} = 2.8V, T_A = +25^{\circ}C, f_{LO} = 2.5GHz, f_{REF} = 40MHz, \overline{CS} = high, RXHP = SCLK = DIN = low, RF BW = 10MHz, Tx output at 50\Omega unbalanced output of balun, using the MAX2839 Evalutation Kit.)$







RX INPUT RETURN LOSS vs. FREQUENCY








RSSI VOLTAGE vs. INPUT POWER





Typical Operating Characteristics (continued) $(V_{CC} = 2.8V, T_A = +25^{\circ}C, f_{I,O} = 2.5GHz, f_{REF} = 40MHz, \overline{CS} = high, RXHP = SCLK = DIN = low, RF BW = 10MHz, Tx output at 50\Omega$ unbalanced output of balun, using the MAX2839 Evalutation Kit.) **RX LPF GROUP DELAY RX DC OFFSET SETTLING RESPONSE RX DC OFFSET SETTLING RESPONSE** vs. FREOUENCY (+8dB BB VGA GAIN STEP) (-8dB BB VGA GAIN STEP) 350 CHANNEL BW = 5MHz 2V/div 2V/div 300 CHANNEL BW = 8MHz VGA GAIN VGA GAIN CHANNEL BW = 9MHz 0V CONTROL 0V CONTROL 250 LPF GROUP DELAY (ns) 0V 0V 200 CHANNEL BW = 10MHz 150 100 5mV/div 5mV/div 50 0 2 0 4 6 8 10 12 14 16 10µs/div 10µs/div FREQUENCY (MHz) **RX DC OFFSET SETTLING RESPONSE RX DC OFFSET SETTLING RESPONSE RX BB VGA SETTLING RESPONSE** (-16dB BB VGA GAIN STEP) (-32dB BB VGA GAIN STEP) (+8dB BB VGA GAIN STEP) 2V/div 2V/div 2V/div VGA GAIN VGA GAIN VGA GAIN CONTROL ٥V 0V CONTROL CONTROL 0V 0V 0V 5mV/div 1V/div the state of the s 5mV/div 200ns/div 10µs/div 10µs/div **RX BB VGA SETTLING RESPONSE RX BB VGA SETTLING RESPONSE RX BB VGA SETTLING RESPONSE** (-8dB BB VGA GAIN STEP) (-16dB BB VGA GAIN STEP) (-32dB BB VGA GAIN STEP) 2V/div 2V/div 2V/div VGA GAIN CONTROL VGA GAIN CONTROL VGA GAIN CONTROL 0V 0V 0V 1V/div 1V/div 1V/div 200ns/div 200ns/div 200ns/div

MAX2839

Typical Operating Characteristics (continued)

MAX2839

$(V_{CC} = 2.8V, T_A = +25^{\circ}C, f_{LO} = 2.5GHz, f_{REF} = 40MHz, \overline{CS} = high, RXHP = SCLK = DIN = low, RF BW = 10MHz, Tx output at 50\Omega$ unbalanced output of balun, using the MAX2839 Evalutation Kit.) RX LNA SETTLING RESPONSE **RX LNA SETTLING RESPONSE** (MAX TO MAX - 8dB) (MAX TO MAX - 32dB) **RX BB FREQUENCY RESPONSE** 10 CHANNEL BW = 28MHz 2V/div 2V/div 0 LNA GAIN CONTROL LNA GAIN CONTROL -10 -20 RESPONSE (dB) CHANNEL BW = 1.5MHz | | | -30 0V CHANNEL BW 0V -40 = 5MHz 1V/div 1V/div CHANNEL BW -50 = 10MHz ||| -60 -70 200ns/div 200ns/div 0.1 10 1 FREQUENCY (MHz) HISTOGRAM: IQ GAIN IMBALANCE HISTOGRAM: RX PHASE IMBALANCE **RX BB FREQUENCY RESPONSE** 774 474 2 MEAN = 0MEAN = 0 $\mathsf{DEV} = 51.8\mathsf{mV}$ DEV = 0.11878° 1 395 645 SAMPLE SIZE = 7841 SAMPLE SIZE = 7839 0 CHANNEL BW 316 516 28MH7 🔟 -1 RESPONSE (dB) CHANNEL BW 1 5MHz ++++ -2 237 387 | | | |||1 -3 CHANNEL BW 258 158 5MHz -4 129 79 CHANNEL BW -5 = 10MHz -6 $1\sigma/div$ 0.1 100 1σ/div 10 1 FREQUENCY (MHz) **POWER-ON DC OFFSET CANCELLATION POWER-ON DC OFFSET CANCELLATION HISTOGRAM: RX STATIC DC OFFSET** WITH INPUT SIGNAL WITHOUT INPUT SIGNAL 996 MEAN = 0DEV = 0.23981mV 5V/div 5V/div ENABLE ENABLE 830 SAMPLE SIZE = 7841 664 0V 0V 498 200mV/div I/Q OUTPUT 332 10mV/div VGA CODE = -36 166 VGA CODF = -36LNA GAIN = MAX I/Q OUTPUT I NA GAIN = MAX 1µs/div $1\sigma/div$ 1µs/div





Typical Operating Characteristics (continued)

28MHz

100

 $(V_{CC} = 2.8V, T_A = +25^{\circ}C, f_{LO} = 2.5GHz, f_{REF} = 40MHz, \overline{CS} = high, RXHP = SCLK = DIN = low, RF BW = 10MHz, Tx output at 50\Omega$ unbalanced output of balun, using the MAX2839 Evalutation Kit.)





TX OUTPUT POWER vs. FREQUENCY 4 TX GAIN SET TO MAX - 3dB 3 2 1000 1 Pout (dBm) +25 0 -1 -2 -3 = +85°C Δ _/ 2300 2350 2400 2450 2500 2550 2600 2650 2700

FREQUENCY (MHz)

150

146

142

138


134

130


2.7


SUPPLY CURRENT (mA)

TX OUTPUT POWER vs. GAIN SETTING




TX OUTPUT SPECTRUM (10MHz CHANNEL BANDWIDTH, 16 QAM FUSC)






TX CARRIER LEAKAGE vs. FREQUENCY








M/X/M


Typical Operating Characteristics (continued)

/N/IXI/N



16

MAX2839



__Pin Description

PIN	NAME	FUNCTION
1	GNDRXLNA_A	Receiver A LNA Ground
2	VCCRXLNA_A	Receiver A LNA Supply Voltage. Bypass with a 22pF capacitor as close as possible to the pin.
3	B0	Receiver Gain-Control Logic Input Bit 0
4	LOAD	Receiver Gain Select. Positive edge trigger latches digital gain inputs B0–B7 to receive A. Negative edge trigger latches digital gain inputs B0–B7 to receive B.
5	VCCRXLNA_B	Receiver B LNA Supply Voltage. Bypass with a 22pF capacitor as close as possible to the pin.
6	GNDRXLNA_B	Receiver B LNA Ground
7	RXINB+	Receiver B LNA Differential Input. Input is internally DC-coupled.
8	RXINB-	Receiver B LINA Differential input. Input is internally DC-coupled.
9	B4	Receiver and Transmitter Gain-Control Logic Input Bit 4
10	B3	Receiver and Transmitter Gain-Control Logic Input Bit 3
11	VCCTXPAD	Supply Voltage for Transmitter PA Driver. Bypass with a 22pF capacitor as close as possible to the pin.
12	B2	Receiver and Transmitter Gain-Control Logic Input Bit 2
13	TXOUT+	Dever Amplifier Driver Differential Output The give have internal AC blacking conseitors
14	TXOUT-	Power Amplifier Driver Differential Output. The pins have internal AC blocking capacitors.
15	B1	Receiver and Transmitter Gain-Control Logic Input Bit 1
16	B5	Receiver and Transmitter Gain-Control Logic Input Bit 5
17	PABIAS	Transmit External PA Bias DAC Output
18	VCCTXMX	Transmitter Upconverter Supply Voltage. Bypass with a 22pF capacitor as close as possible to the pin.
19	SCLK	Serial-Clock Logic Input of 4-Wire Serial Interface
20	ENABLE	Transceiver Enable
21	CLKOUT	Reference Clock Buffer Output
22	REFCLK	Crystal or Reference Clock Input. AC-couple a crystal or a reference clock to this analog input.
23	XTAL1	XTAL Input. Connect the other terminal of the XTAL to this pin.
24	VCCXTAL	Crystal Oscillator Supply Voltage. Bypass with a 100nF capacitor as close as possible to the pin.
25	VCCCP	PLL Charge-Pump Supply Voltage. Bypass with a 100nF capacitor as close as possible to the pin.
26	GNDCP	Charge-Pump Circuit Ground
27	CPOUT+	Differential Charge-Pump Output. Connect the frequency synthesizer's loop filter between these pins
28	CPOUT-	(see the Typical Operating Circuit).
29	GNDVCO	VCO Ground
30	VCOBYP	On-Chip VCO Regulator Output Bypass. Bypass with a 1µF capacitor to GND. Do not connect other circuitry to this pin.
31	VCCVCO	VCO Supply Voltage. Bypass with a 22nF capacitor as close as possible to the pin.
32	CS	Chip-Select Logic Input of 4-Wire Serial Interface
33	DOUT	Data Logic Output of 4-Wire Serial Interface
34	DIN	Data Logic Input of 4-Wire Serial Interface
35	RXBBIB-	Receiver P. Received J. Channel Differential Outputs
36	RXBBIB+	Receiver B Baseband I-Channel Differential Outputs
37	RXBBQB-	Pagaiver P. Pagahand O. Channel Differential Autouta
38	RXBBQB+	Receiver B Baseband Q-Channel Differential Outputs

Pin Description (continued)

PIN	NAME	FUNCTION		
39	RSSI	Receiver Signal Strength Output		
40	B7	Receiver Gain-Control Logic Input Bit 7		
41	B6	Receiver and Transmitter Gain-Control Logic Input Bit 6		
42	RXHP	Receiver Baseband AC-Coupling Highpass Corner Frequency Control Logic Input. For typical WiMAX application, connect pin to ground.		
43	RXBBQA-	Receiver Baseband Q-Channel Differential Outputs		
44	RXBBQA+			
45	RXBBIA-	Dessiver A Desshand I Channel Differential Outputs		
46	RXBBIA+	Receiver A Baseband I-Channel Differential Outputs		
47	VCCRXVGA	Receiver VGA Supply Voltage. Bypass with a 100nF capacitor as close as possible to the pin.		
48	VCCRXFL	Receiver Baseband Filter Supply Voltage. Bypass with a 100nF capacitor as close as possible to the pin.		
49	TXBBI-	Transmitter Baseband I-Channel Differential Inputs		
50	TXBBI+			
51	TXBBQ+			
52	TXBBQ-	Transmitter Baseband Q-Channel Differential Inputs		
53	VCCRXMX	Receiver Downconverters Supply Voltage. Bypass with a 22pF capacitor as close as possible to the pin.		
54	RXTX	Receive/Transmit Mode Enable		
55	RXINA-	Receiver A LNA Differential Input Input is internally DC sounled		
56	RXINA+	Receiver A LNA Differential Input. Input is internally DC-coupled.		
	EP	Exposed Paddle. Internally connected to GND. Connect to a large ground plane for optimum RF performance and enhanced thermal dissipation. Not intended as an electrical connection point.		

Table 1. Operating Mode

MAX2839

MODE CONTRO			L LOGIC	L LOGIC INPUTS		CIRCUIT BLOCK STATES					
MODE	ENABLE PIN	RXTX PIN	SPI REG1 D<3>	SPI REG16 D<1:0>	Rx PATH	Tx PATH	PLL, VCO, LO GEN	CALIBRATION SECTIONS ON	CLOCK OUTPUT		
Shutdown	0	0	Х	XX	Off	Off	Off	None	Off		
Clock-Out Only	1	Х	Х	XO	Off	Off	Off	None	On		
Clock-Out Only	Х	1	Х	X0	Off	Off	Off	None	On		
Standby	0	1	Х	01	Off	Off	On or Off	None	On		
Rx (1x2 MIMO)	1	1	1	01	On	Off	On	None	On		
Rx (1x1 SISO)	1	1	0	01	On (RxA)	Off	On	None	On		
Tx	1	0	Х	01	Off	On	On	None	On		
Tx Calibration	1	0	Х	11	Off	On (except PA driver)	On	AM detector + Rx I, Q buffers	On		
RxA Calibration (Loopback)	1	1	0	11	On (except LNA)	On (except PA driver)	On	Loopback	On		
RxB Calibration (Loopback)	1	1	1	11	On (except LNA)	On (except PA driver)	On	Loopback	On		

Detailed Description

Modes of Operation

The modes of operation for the MAX2839 are shutdown, clock-out only, standby, receive, transmit, transmitter calibration and receiver calibration. See Table 1 for a summary of the modes of operation. When the parts are active, various blocks can be shutdown individually by programming different SPI registers.

Shutdown Mode

The MAX2839 features a low-power shutdown mode. In shutdown mode, all circuit blocks are powered down, except the 4-wire serial bus and its internal programmable registers.

Clock-Out Only In clock-out mode, the entire transceiver is off except the divided reference clock output on the CLKOUT pin and the clock divider, which remains on.

Standby Mode

The standby mode is used to enable the frequency synthesizer block while the rest of the device is powered down. In this mode, PLL, VCO, and LO generator

are on so that Tx or Rx modes can be quickly enabled from this mode. These and other blocks can be selectively enabled in this mode by programming different SPI registers.

Receive (Rx) Mode

In receive mode, all Rx circuit blocks are powered on and active. Antenna signal is applied; RF is downconverted, filtered, and buffered at Rx BB I and Q outputs. Either receiver A or both receivers can be enabled. Receiver B cannot be enabled by itself.

Transmit (Tx) Mode

In transmit mode, all Tx circuit blocks are powered on. The external PA is powered on after a programmable delay using the on-chip PA bias DAC.

Transmitter (Tx) Calibration Mode

All Tx circuit blocks except PA driver and external PA are powered on and active. The AM detector and receiver I/Q channel buffers are also ON, along with multiplexers in receiver side to route this AM detector's signal to each I and Q differential outputs.



Receiver (Rx) Calibration or Loopback

Part of Rx and Tx circuit blocks except LNA and PA driver are powered on and active. The transmitter I/Q input signals are upconverted to RF, and the output of the Tx gain control block (VGA) is fed to the receiver at the input of the downconverter. Either receiver A or both receivers can be connected to the transmitter and powered on. The I/Q lowpass filters are not present in the transmitter signal path (they are bypassed).

Programmable Registers and 4-Wire SPI Interface

The MAX2839 includes 32 programmable 16-bit registers. The most significant bit (MSB) is the read/write selection bit. The next 5 bits are register address. The

10 least significant bits (LSBs) are register data. Register data is loaded through the 4-wire SPI/MICROWIRE[™]-compatible serial interface. Data at DIN is shifted in MSB first and is framed by \overline{CS} . When \overline{CS} is low, the clock is active, and input data is shifted at the rising edge of the clock. During the read mode, register data selected by address bits is shifted out to DOUT at the falling edges of the clock. At the \overline{CS} rising edge, the 10-bit data bits are latched into the register selected by address bits. See Figure 1. The register values are preserved in shutdown mode as long as the power-supply voltage is maintained. However, every time the power-supply voltage is turned on, the registers are reset to the default values.





Figure 1. 4-Wire SPI Serial-Interface Timing Diagram

MICROWIRE is a trademark of National Semiconductor Corp.

MAX2839




Block Diagram/Typical Operating Circuit

MAX2839

_Pin Configuration

MAX2839




Chip Information

PROCESS: BICMOS

Package Information

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to <u>www.maxim-ic.com/packages</u>.)



Package Information (continued)

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to <u>www.maxim-ic.com/packages</u>.)

NUTESI					
1. DIE THICKN	ESS ALLOWABLE	IS 0.225mm	MAXIMUM (0.00	FINCHES MAXIMUM	

- 2. DIMENSIONING & TOLERANCES CONFORM TO ASME Y14.5M. 1994.
- N IS THE NUMBER OF TERMINALS. No IS THE NUMBER OF TERMINALS IN X-DIRECTION & Ne IS THE NUMBER OF TERMINALS IN Y-DIRECTION.
- A DIMENSION & APPLIES TO PLATED TERMINAL AND IS MEASURED BETVEEN 0.20 AND 0.25mm FROM TERMINAL TIP.
- THE PIN #1 IDENTIFIER NUST BE LOCATED ON THE TOP SURFACE OF THE PACKAGE VITHIN HATCHED AREA AS SHOWN. EITHER AN INDENTATION MARK OR INK/LASER MARK IS ACCEPTABLE.
- 6. ALL DIMENSIONS ARE IN MILLIMETERS.
- 7. PACKAGE WARPAGE MAX 0.01mm.
- APPLIES TO EXPOSED PAD AND TERMINALS, EXCLUDES INTERNAL DIMENSION OF EXPOSED PAD.
- 9. MEETS JEDEC MO220.
- MARKING IS FOR PACKAGE ORIENTATION REFERENCE ONLY.
- 11. NUMBER OF LEADS ARE FOR REFERENCE ONLY.
- 12. ALL DIMENSIONS APPLY TO BOTH LEADED AND POFREE PARTS.

	EXPOSED PAD VARIATION							
PKG.		D2	-		E2	_	JEDEC	
CODE	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.	JUEDEC	
T5688-2	6.50	6.65	6.70	6.50	6.65	6.70	WLLD-5	
T5688-3	6.50	6.65	6.70	6.50	6.65	6.70	WLLD-5	
T5688MN-3	6.50	6.65	6.70	6.50	6.65	6.70	WLLD-5	

S Y N N O L	5	6L 8x	в	_		
•	MIN.	NOM.	MAX.	^{No} 7 _E		
A	0.70	0.75	0.80			
b	0.20	0.25	0.30	4		
D	7.90	8.00	8.10			
E	7.90	8.00	8.10			
e	0.50 BSC					
N	56					
Nd	14					
Ne		14	_	3		
L	0.30	0.40	0.50			
A1	0.00	0.02	0.05			
A2	0.20 REF					
ĸ	0.25					

	<u>\$ /VI /J</u> >	<1//
	DUTLINE	
FACKAGE	FN, 8x8x0.8mm	

-DRAWING NOT TO SCALE-

MAX2839

_Revision History

REVISION NUMBER	REVISION DATE	DESCRIPTION	PAGES CHANGED
0	2/08	Initial release	_
1	3/08	Corrected Ordering Information and pin 42 in Pin Description	1, 19

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

_Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600

26 _

© 2007 Maxim Integrated Products

is a registered trademark of Maxim Integrated Products, Inc.

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Analog Devices Inc.: MAX2839ETN+ MAX2839ETN+T