

# AccuCharge + ModelGauge 1-Cell Fuel Gauge and 3A Charger with Integrated USB Type-C Detection

MAX77972

## General Description

The MAX77972 is an autonomous integrated FET charger with integrated fuel gauge, Universal Serial Bus (USB) Type-C and BC1.2 detection. The MAX77972 supports 4.5V to 13.7V inputs and up to 3.15A of charging current. Charge current and voltage are I<sup>2</sup>C and pin-configurable using resistors. The IC supports USB On-The-Go (OTG) reverse boost and includes a Smart Power Selector™ (SPS), which is best for using limited adapter and battery power.

The fuel gauge uses the ModelGauge™ m5 algorithm, which provides industry-leading accuracy by combining the short-term accuracy and linearity of a coulomb counter with the long-term stability of a voltage-based fuel gauge. ModelGauge m5 automatically compensates for cell aging, temperature, and discharge rate and provides accurate state-of-charge (SOC) over a wide range of operating conditions.

Charging is coordinated with the fuel gauge to provide 9-temperature-region JEITA charge control as well as step-charging. Other protection features include junction thermal regulation, over/under voltage protection, and short circuit protection.

The USB Type-C Configuration Channel (CC) detection pins on the MAX77972 enable automatic USB Type-C power source detection and input current limit configuration. To support a variety of legacy USB types as well as proprietary adapters, the IC also integrates BC1.2 detection using the D+ and D- pins. The IC runs the CC pin and BC1.2 detection automatically as soon as a USB plug is inserted without any software control.

The IC is available in a lead-free 3.208mm x 3.258mm 36-bump 0.5mm pitch Wafer-level packaging (WLP) package.

## Applications


- Mobile Point-of-Sale Devices
- Portable speakers
- Wireless Headset Charging Cases
- Power Banks
- Mobile Hotspots
- AR/VR Devices
- E-Readers and Tablets

## Benefits and Features

- Stand-Alone AccuCharge™ Buck Charger
  - 13.7V Input Operating Voltage, up to 16V protection
  - I<sup>2</sup>C or Resistor Configured Fast Charge Current 100mA to 3150mA
  - I<sup>2</sup>C or Resistor Configured Charge Termination Voltage 3.4V to 4.66V
  - I<sup>2</sup>C Programmable JEITA zones – 9 Automatic Temperature Charge Control Region
  - Prequal and Step-Charging Options
  - Fuel Gauge-Assisted Charge Termination
  - 6A Peak Discharge Current
  - OTG/Reverse Boost up to 5.1V, 1.5A
  - Adaptive Input Current Limit (AICL)
- ModelGauge m5 EZ Algorithm
  - Percent, Capacity, Age
  - Cycle+™ Age Forecast
- Precision Measurement Without Calibration
  - Current, Voltage, Time, Cycles
  - Die Temperature and Thermistors
- Integrated USB Detection
  - CC Detection for USB Type-C
  - BC1.2 Detection for Legacy SDP, DCP, and CDP
  - Automatic Input Current Limit Configuration
- OCV Keep-Out Region for Special Chemistry Cell

[Ordering Information](#) appears at end of data sheet.

## Simplified Block Diagram



Analog Devices is in the process of updating documentation to provide culturally appropriate terminology and language. This is a process with a wide scope and will be phased in as quickly as possible. Thank you for your patience.

**TABLE OF CONTENTS**

|                                                  |    |
|--------------------------------------------------|----|
| General Description .....                        | 1  |
| Applications.....                                | 1  |
| Benefits and Features .....                      | 1  |
| Simplified Block Diagram .....                   | 1  |
| Absolute Maximum Ratings .....                   | 5  |
| Package Information .....                        | 6  |
| Electrical Characteristics.....                  | 7  |
| Typical Operating Characteristics .....          | 15 |
| Pin Configurations.....                          | 18 |
| Pin Descriptions .....                           | 18 |
| Functional Diagram.....                          | 20 |
| Detailed Description .....                       | 21 |
| Buck Charger .....                               | 21 |
| Charging Control.....                            | 21 |
| INIT State .....                                 | 22 |
| BUCK State.....                                  | 24 |
| PRECHARGE State.....                             | 24 |
| TRICKLE CHARGE State .....                       | 24 |
| FAST CHARGE - STEP CHARGING .....                | 25 |
| FAST CHARGE - JEITA .....                        | 27 |
| TOP-OFF State.....                               | 29 |
| CHARGE DONE/FULL State.....                      | 30 |
| Charging Indicators Input Status (INOKB).....    | 30 |
| Charge Status Output (STAT).....                 | 30 |
| Charger Interrupt (ALRT).....                    | 30 |
| ICHG/VCHG Resistor Configured Charging .....     | 30 |
| Charger Operation Modes.....                     | 33 |
| Smart Power Selector .....                       | 34 |
| Input Current Limit.....                         | 34 |
| Adaptive Input Current Limiting Loop (AICL)..... | 34 |
| Thermal Foldback.....                            | 35 |
| Reduced Charge Current .....                     | 35 |
| OTG and Reverse Boost Mode .....                 | 36 |
| Input Self Discharge .....                       | 36 |
| Charger Protections .....                        | 36 |
| Charge Timer Fault.....                          | 36 |
| Watchdog Timer.....                              | 37 |

|                                                     |    |
|-----------------------------------------------------|----|
| Battery Discharge Overcurrent Protection .....      | 37 |
| Inrush Current Control during System Power-Up ..... | 37 |
| USB Detection .....                                 | 37 |
| USB BC1.2 Charger Detection .....                   | 38 |
| USB Type-C Detection .....                          | 38 |
| ModelGauge m5 EZ Fuel Gauge .....                   | 38 |
| ModelGauge m5 Algorithm .....                       | 39 |
| ModelGauge m5 EZ Performance .....                  | 41 |
| OCV Estimation and Coulomb-Count Mixing .....       | 42 |
| ModelGauge m5 EZ Registers .....                    | 43 |
| Fuel Gauge Learning .....                           | 44 |
| Empty Compensation .....                            | 45 |
| Converge-To-Empty .....                             | 46 |
| Determining Fuel-Gauge Accuracy .....               | 46 |
| Initial Accuracy .....                              | 46 |
| 99% and Empty Hold .....                            | 46 |
| Cell Relaxation Detection .....                     | 47 |
| Save and Restore Registers .....                    | 48 |
| Fuel Gauge Operation Modes .....                    | 48 |
| Fuel Gauge Alert (ALRT) .....                       | 48 |
| Analog Measurements .....                           | 49 |
| Voltage Measurements .....                          | 49 |
| Current Measurements .....                          | 49 |
| Temperature Measurements .....                      | 49 |
| Power .....                                         | 50 |
| Standard Register Formats .....                     | 51 |
| Reset Modes .....                                   | 51 |
| Factory Ship Mode .....                             | 51 |
| Deep Ship Mode .....                                | 51 |
| Soft Reset .....                                    | 52 |
| Pushbutton SYS Hard Reset .....                     | 52 |
| I <sup>2</sup> C Serial Communication .....         | 52 |
| General Description .....                           | 52 |
| Features .....                                      | 52 |
| I <sup>2</sup> C Simplified Block Diagram .....     | 52 |
| I <sup>2</sup> C System Configuration .....         | 53 |
| I <sup>2</sup> C Interface Power .....              | 53 |
| I <sup>2</sup> C Data Transfer .....                | 53 |

|                                                  |     |
|--------------------------------------------------|-----|
| I <sup>2</sup> C Start and Stop Conditions ..... | 53  |
| I <sup>2</sup> C Acknowledge Bit .....           | 54  |
| I <sup>2</sup> C Device Address .....            | 54  |
| I <sup>2</sup> C Clock Stretching .....          | 55  |
| I <sup>2</sup> C General Call Address .....      | 55  |
| I <sup>2</sup> C Device ID .....                 | 55  |
| I <sup>2</sup> C Communication Speed .....       | 55  |
| I <sup>2</sup> C Communication Protocols .....   | 55  |
| Reading from a Single Register .....             | 58  |
| Reading from Sequential Registers .....          | 59  |
| Register Map .....                               | 60  |
| PCB Layout Guidance .....                        | 167 |
| Ordering Information .....                       | 170 |

## Absolute Maximum Ratings

|                                                                                                       |                      |
|-------------------------------------------------------------------------------------------------------|----------------------|
| CHGIN to GND .....                                                                                    | -0.3V to +16V        |
| BYP, LX to PGND .....                                                                                 | -0.3V to +16V        |
| BATSP to GND .....                                                                                    | -0.3V to BATT + 0.3V |
| BST to PVL .....                                                                                      | -0.3V to +16V        |
| BST to LX .....                                                                                       | -0.3V to +2.2V       |
| PVL to GND .....                                                                                      | -0.3V to +2.2V       |
| BATSN, PGND to GND .....                                                                              | -0.3V to +0.3V       |
| LX, PGND Continuous Current .....                                                                     | 4.5A <sub>RMS</sub>  |
| SYS, BATT Continuous Current .....                                                                    | 7.5A <sub>RMS</sub>  |
| SYS, BATT Continuous Current (Continuous current at 10% utilization across 10 years at ≤ 120°C) ..... | 4.5A                 |
| CHGIN, BYP Continuous Current .....                                                                   | 3.2A <sub>RMS</sub>  |
| Continuous Sink Current for SDA, ALRT .....                                                           | 20mA                 |
| Operating Temperature Range .....                                                                     | -40°C to +85°C       |
| Storage Temperature Range .....                                                                       | -55°C to +125°C      |

|                                                                   |                      |
|-------------------------------------------------------------------|----------------------|
| Soldering Temperature (reflow) .....                              | +260°C               |
| Lead Temperature (soldering 10s) .....                            | +300°C               |
| BATT, SYS to GND .....                                            | -0.3V to +6V         |
| ALRT to GND .....                                                 | -0.3V to +16V        |
| TH to GND .....                                                   | -0.3V to BATT + 0.3V |
| REG to GND .....                                                  | -0.3V to +2.2V       |
| CSN to BATT .....                                                 | - 0.3V to + 0.3V     |
| CSP to BATT .....                                                 | - 0.3V to + 0.3V     |
| SDA, SCL, VCHG, ICHG, STAT, CHGEN, INOKB, DATAMUX to GND .....    | -0.3V to +6V         |
| USBC DN, DP to GND .....                                          | -0.3V to +6.0V       |
| USBC CC1, CC2 to GND .....                                        | -0.3V to +6.0V       |
| Thermal Absolute Maximum Rating Operating Temperature Range ..... | -40°C to +85°C       |
| Thermal Absolute Maximum Rating Storage Temperature Range .....   | -65°C to +150°C      |


Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## Package Information

|                                                       |                                       |
|-------------------------------------------------------|---------------------------------------|
| Package Code                                          | W363B3+1                              |
| Outline Number                                        | <a href="#">21-100517</a>             |
| Land Pattern Number                                   | <a href="#">Application Note 1891</a> |
| <b>Thermal Resistance, Four Layer Board:</b>          |                                       |
| Junction-to-Ambient ( $\theta_{JA}$ )                 | 37.68°C/W                             |
| Junction-to-Case Thermal Resistance ( $\theta_{JC}$ ) | N/A                                   |

For the latest package outline information and land patterns (footprints), go to [Packaging Index](#). Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to [Thermal Characterization of IC Packages](#).



## Electrical Characteristics

( $V_{BATT} = 2.3V$  to  $4.9V$ , typical value at  $3.6V$ ,  $T_A = -40^{\circ}C$  to  $+85^{\circ}C$ , typical values are  $T_A = +25^{\circ}C$ , see for more details. Limits are 100% tested at  $T_A = +25^{\circ}C$ . Limits over the operating temperature range and relevant supply voltage range are guaranteed by design and characterization.)

| PARAMETER                                        | SYMBOL                | CONDITIONS                                                                                                              | MIN  | TYP | MAX | UNITS |
|--------------------------------------------------|-----------------------|-------------------------------------------------------------------------------------------------------------------------|------|-----|-----|-------|
| POWER SUPPLY                                     |                       |                                                                                                                         |      |     |     |       |
| Battery Voltage Range                            | V <sub>BATT</sub>     |                                                                                                                         | 2.3  |     | 4.9 | V     |
| Ship Mode Supply Current                         | I <sub>DD1</sub>      | T <sub>A</sub> ≤ +50°C, typical at +25°C                                                                                |      | 3.2 | 7.2 | μA    |
| Hibernate Supply Current                         | I <sub>DD2</sub>      | DpShpEn = 0, T <sub>A</sub> ≤ +50°C, typical at +25°C                                                                   |      | 30  | 60  | μA    |
| Battery-Only Gauge Active Supply Current         | I <sub>DD4</sub>      | USB unplugged. T <sub>A</sub> ≤ +50°C, typical at +25°C, average current, not including thermistor measurement current. |      | 50  | 90  | μA    |
| V <sub>DD</sub> Regulation Voltage               | V <sub>REG</sub>      |                                                                                                                         |      | 1.8 |     | V     |
| DeepShip Mode                                    | I <sub>DEEPSHIP</sub> | Shutdown command. Charger to wakeup.                                                                                    |      | 1.2 | 2.5 | μA    |
| INPUT/OUTPUT                                     |                       |                                                                                                                         |      |     |     |       |
| Output Drive Low, ALRT, SDA, DATAMUX             | V <sub>OL</sub>       | I <sub>OL</sub> = 4mA, V <sub>BATT</sub> = 2.3V                                                                         | 0.01 |     | 0.4 | V     |
| Input Logic High, SCL, SDA, CHGEN, DATAMUX       | V <sub>IH</sub>       |                                                                                                                         | 1.5  |     |     | V     |
| Input Logic Low, SCL, SDA, CHGEN, DATAMUX        | V <sub>IL</sub>       |                                                                                                                         |      |     | 0.5 | V     |
| External Thermistance Resistance                 | R <sub>EXT10</sub>    | nADCCFG.R100 = 0                                                                                                        |      | 10  |     | kΩ    |
|                                                  | R <sub>EXT100</sub>   | nADCCFG.R100 = 1                                                                                                        |      | 100 |     |       |
| INPUT/OUTPUT / INOKB, STAT                       |                       |                                                                                                                         |      |     |     |       |
| Logic Input Leakage Current                      |                       |                                                                                                                         |      | 0.1 | 1   | μA    |
| Output Low Voltage INOKB, STAT                   |                       | I <sub>SOURCE</sub> = 5mA, T <sub>A</sub> = 25°C                                                                        |      |     | 0.4 | V     |
| Output High Leakage INOKB, STAT                  |                       | V <sub>SYS</sub> = 5.5V, T <sub>A</sub> = +25°C                                                                         | -1   | 0   | 1   | μA    |
|                                                  |                       | V <sub>SYS</sub> = 5.5V, T <sub>A</sub> = 85°C                                                                          |      | 0.1 |     |       |
| 2-WIRE INTERFACE                                 |                       |                                                                                                                         |      |     |     |       |
| SCL Clock Frequency                              | f <sub>SCL</sub>      |                                                                                                                         | 0    |     | 400 | kHz   |
| Bus Free Time Between a STOP and START Condition | t <sub>BUF</sub>      |                                                                                                                         | 1.3  |     |     | μs    |
| Hold Time (Repeated) START Condition             | t <sub>HD:STA</sub>   |                                                                                                                         | 0.6  |     |     | μs    |
| Low Period of SCL Clock                          | T <sub>LOW</sub>      |                                                                                                                         | 1.3  |     |     | μs    |
| High Period of SCL Clock                         | t <sub>HIGH</sub>     |                                                                                                                         | 0.6  |     |     | μs    |

( $V_{BATT} = 2.3V$  to  $4.9V$ , typical value at  $3.6V$ ,  $T_A = -40^{\circ}C$  to  $+85^{\circ}C$ , typical values are  $T_A = +25^{\circ}C$ , see for more details. Limits are 100% tested at  $T_A = +25^{\circ}C$ . Limits over the operating temperature range and relevant supply voltage range are guaranteed by design and characterization.)

| PARAMETER                                            | SYMBOL             | CONDITIONS                                                                                           | MIN               | TYP              | MAX               | UNITS   |
|------------------------------------------------------|--------------------|------------------------------------------------------------------------------------------------------|-------------------|------------------|-------------------|---------|
| Setup Time for a Repeated START Condition            | $t_{SU:STA}$       |                                                                                                      | 0.6               |                  |                   | $\mu s$ |
| Data Hold Time                                       | $t_{HD:DAT}$       |                                                                                                      | 0                 |                  | 1.2               | $\mu s$ |
| Data Setup Time                                      | $t_{SU:DAT}$       |                                                                                                      | 100               |                  |                   | ns      |
| Rise Time of Both SDA and SCL Signals                | $t_R$              | (Note 1)                                                                                             | 5                 |                  | 300               | ns      |
| Fall Time of Both SDA and SCL Signals                | $t_F$              | (Note 1)                                                                                             | 5                 |                  | 300               | ns      |
| Setup Time for STOP Condition                        | $t_{SU:STO}$       |                                                                                                      | 0.6               |                  |                   | $\mu s$ |
| Spike Pulse Width Suppressed by Input Filter         | $t_{SP}$           |                                                                                                      |                   |                  | 50                | ns      |
| Capacitive Load for Each Bus Line                    | $C_B$              |                                                                                                      |                   |                  | 400               | pF      |
| SCL, SDA Input Capacitance                           | $C_{BIN}$          | (Note 1)                                                                                             |                   | 6                |                   | pF      |
| <b>CHARGER/GENERAL ELECTRICAL CHARACTERISTICS</b>    |                    |                                                                                                      |                   |                  |                   |         |
| Battery Only Quiescent Current                       | $I_{BATT\_Q}$      | USBC as UFP and BATT = SYS = 3.6V                                                                    |                   | 30               | 50                | $\mu A$ |
| <b>CHARGER/SWITCHING MODE CHARGER</b>                |                    |                                                                                                      |                   |                  |                   |         |
| CHGIN Voltage Range                                  | $V_{CHGIN}$        | Operating Voltage (Note 2)                                                                           | $V_{CHGIN\_UVLO}$ |                  | $V_{CHGIN\_OVLO}$ |         |
| CHGIN Overvoltage Threshold                          | $V_{CHGIN\_OVLO}$  | $V_{CHGIN}$ Rising                                                                                   | 13.4              | 13.7             | 14                | V       |
| CHGIN Overvoltage Threshold Hysteresis               | $V_{CHGINH\_OVLO}$ | $V_{CHGIN}$ Falling                                                                                  |                   | 300              |                   | mV      |
| CHGIN to GND Minimum Turn-On Threshold Accuracy      | $V_{CHGIN\_REG}$   | $V_{CHGIN}$ rising, 4.7V setting                                                                     | 4.6               | 4.7              | 4.8               |         |
| CHGIN to SYS Minimum Turn-On Threshold               | $V_{CHGIN2SYS}$    | $V_{CHGIN}$ rising, 50mV hysteresis                                                                  | $V_{SYS} + 0.12$  | $V_{SYS} + 0.20$ | $V_{SYS} + 0.28$  | V       |
| CHGIN Adaptive Voltage Regulation Threshold Accuracy | $V_{CHGIN\_REG}$   | 4.5V setting                                                                                         | 4.4               | 4.5              | 4.6               | V       |
| CHGIN Supply Current                                 | $I_{IN}$           | $V_{CHGIN} = 5.0V$ , Charger enabled, $V_{SYS} = V_{BATT} = 4.5V$ , (No switching, battery charged). |                   | 2.7              | 4                 | mA      |
| CHGIN Input Current Limit                            | $I_{INLIMIT}$      | Charger enabled, 500mA Input Current Setting, $T_A = 25^{\circ}C$ .                                  | 423               | 460              | 510               | mA      |



( $V_{BATT} = 2.3V$  to  $4.9V$ , typical value at  $3.6V$ ,  $T_A = -40^{\circ}C$  to  $+85^{\circ}C$ , typical values are  $T_A = +25^{\circ}C$ , see for more details. Limits are 100% tested at  $T_A = +25^{\circ}C$ . Limits over the operating temperature range and relevant supply voltage range are guaranteed by design and characterization.)

| PARAMETER                              | SYMBOL              | CONDITIONS                                                                                                                          | MIN  | TYP       | MAX  | UNITS      |
|----------------------------------------|---------------------|-------------------------------------------------------------------------------------------------------------------------------------|------|-----------|------|------------|
|                                        |                     | Charger enabled, 1500mA Input Current Setting, $T_A = 25^{\circ}C$ .                                                                | 1300 | 1400      | 1500 |            |
|                                        |                     | Charger enabled, 3000mA Input Current Setting, $T_A = +25^{\circ}C$ .                                                               | 2600 | 2800      | 3000 |            |
| CHGIN Self-Discharge Down to UVLO Time | $t_{INSD}$          | Time required for the charger input to cause the CHGIN capacitor to decay from 6.0V to 4.3V.                                        |      | 100       |      | ms         |
| CHGIN Input Self Discharge Resistance  | $R_{INSD}$          |                                                                                                                                     |      | 37        |      | k $\Omega$ |
| CHGIN to BYP Resistance                | $R_{CHGIN2BYP}$     | Bidirectional                                                                                                                       |      | 21        |      | m $\Omega$ |
| LX High-Side Resistance                | $R_{HS}$            |                                                                                                                                     |      | 41        |      | m $\Omega$ |
| LX Low-Side Resistance                 | $R_{LS}$            |                                                                                                                                     |      | 42        |      | m $\Omega$ |
| BATT to SYS Dropout Resistance         | $R_{BAT2SYS}$       |                                                                                                                                     |      | 12        |      | m $\Omega$ |
| CHGIN to BATT Dropout Resistance       | $R_{CHGIN2BAT}$     | Calculation estimates a 0.04 $\Omega$ inductor resistance ( $R_L$ ). $R_{CHGIN2BAT} = R_{CHGIN2BYP} + R_{HS} + R_L + R_{BAT2SYS}$ . |      | 165       |      | m $\Omega$ |
| LX Leakage Current                     |                     | LX = PGND or BYP, $T_A = +25^{\circ}C$                                                                                              |      | 0.01      | 10   | $\mu A$    |
|                                        |                     | LX = PGND or BYP, $T_A = +85^{\circ}C$                                                                                              |      | 1         |      |            |
| BST Leakage Current                    |                     | BST – LX = 1.8V, $T_A = +25^{\circ}C$                                                                                               |      | 0.01      | 10   | $\mu A$    |
|                                        |                     | BST – LX = 1.8V, $T_A = +85^{\circ}C$                                                                                               |      | 1         |      |            |
| BYP Leakage Current                    |                     | $V_{BYP} = 5.5V$ , $V_{CHGIN} = 0V$ , LX = 0V, Charger Disabled, $T_A = +25^{\circ}C$ .                                             |      | 0.01      | 10   | $\mu A$    |
|                                        |                     | $V_{BYP} = 5.5V$ , $V_{CHGIN} = 0V$ , LX = 0V, Charger Disabled, $T_A = +85^{\circ}C$ .                                             |      | 1         |      |            |
| SYS Leakage Current                    |                     | $V_{SYS} = 0V$ , $V_{BATT} = 4.2V$ , Charger Disabled, $T_A = +25^{\circ}C$ .                                                       |      | 0.01      | 10   | $\mu A$    |
|                                        |                     | $V_{SYS} = 0V$ , $V_{BATT} = 4.2V$ , Charger Disabled, $T_A = +85^{\circ}C$ .                                                       |      | 1         |      |            |
| Minimum ON Time                        | $t_{ON-MIN}$        |                                                                                                                                     |      | 75        |      | ns         |
| Minimum OFF Time                       | $t_{OFF-MIN}$       |                                                                                                                                     |      | 75        |      | ns         |
| Buck Current Limit                     | $I_{LIM}$           |                                                                                                                                     | 5.16 | 6.0       | 6.84 | A          |
| Reverse Boost Quiescent Current        |                     | Not Switching: Output forced 200mV above its target regulation voltage.                                                             |      | 2000      |      | $\mu A$    |
| Reverse Boost BYP Voltage              | $V_{BYP.OTG}$       | 5.1V setting, $3.4V < V_{BATT} < 4.5V$                                                                                              | 4.94 | 5.1       | 5.26 | V          |
| CHGIN Output Current Limit             | $I_{CHGIN.OTG.LIM}$ | $3.4V < V_{BATT} < 4.5V$ , $T_A = 25^{\circ}C$                                                                                      | 1500 |           | 1725 | mA         |
| Reverse Boost Output Voltage Ripple    |                     | Discontinuous inductor current (i.e. skip mode).                                                                                    |      | $\pm 150$ |      | mV         |

( $V_{BATT} = 2.3V$  to  $4.9V$ , typical value at  $3.6V$ ,  $T_A = -40^{\circ}C$  to  $+85^{\circ}C$ , typical values are  $T_A = +25^{\circ}C$ , see for more details. Limits are 100% tested at  $T_A = +25^{\circ}C$ . Limits over the operating temperature range and relevant supply voltage range are guaranteed by design and characterization.)

| PARAMETER                                | SYMBOL        | CONDITIONS                                                              | MIN   | TYP   | MAX   | UNITS |
|------------------------------------------|---------------|-------------------------------------------------------------------------|-------|-------|-------|-------|
|                                          |               | Continuous inductor current.                                            |       | ±150  |       |       |
| BATT Voltage Setting Regulation Range    |               | See the register map for step size.                                     | 3.4   |       | 4.64  | V     |
| BATT Voltage Setting Regulation Accuracy |               | $T_A = +25^{\circ}C$ ,<br>Battery regulation voltage 4.2V               | 4.175 | 4.200 | 4.210 | V     |
|                                          |               | $T_A = +25^{\circ}C$ ,<br>Battery regulation voltage 4.35V              | 4.325 | 4.350 | 4.360 |       |
|                                          |               | $T_A = +25^{\circ}C$ ,<br>Battery regulation voltage 4.4V               | 4.375 | 4.400 | 4.410 |       |
|                                          |               | $T_A = +25^{\circ}C$ ,<br>Battery regulation voltage 4.45V              | 4.424 | 4.450 | 4.461 |       |
|                                          |               | $T_A = 0^{\circ}C$ to $+85^{\circ}C$ , Battery regulation voltage.      | -1    | -0.3  | +0.5  | %     |
| Fast-Charge Currents                     | $I_{FC}$      | $T_A = +25^{\circ}C$ , $V_{BATT} > V_{SYSMIN}$ ,<br>Programmed for 3.0A | 2850  | 3000  | 3150  | mA    |
|                                          |               | $T_A = +25^{\circ}C$ , $V_{BATT} > V_{SYSMIN}$ ,<br>Programmed for 2.0A | 1900  | 2000  | 2100  |       |
|                                          |               | $T_A = +25^{\circ}C$ , $V_{BATT} > V_{SYSMIN}$ ,<br>Programmed for 0.5A | 465   | 500   | 535   |       |
| Trickle Charge Threshold                 | $V_{TRICKLE}$ | $V_{BATT}$ Rising                                                       | 3.0   | 3.1   | 3.2   | V     |
| Precharge Threshold                      | $V_{PRECHG}$  | $V_{BATT}$ Rising                                                       | 2.4   | 2.5   | 2.6   | V     |
| Prequalification Threshold Hysteresis    | $V_{PQ-H}$    | Applies to both $V_{TRICKLE}$ and $V_{PRECHG}$                          |       | 100   |       | mV    |
| Trickle Charge Current                   | $I_{TRICKLE}$ | Default setting = Disabled.                                             | 270   | 300   | 340   | mA    |
| Precharge Charge Current                 | $I_{PRECHG}$  |                                                                         | 40    | 55    | 80    | mA    |
| Charger Restart Threshold                | $V_{RSTRT}$   |                                                                         | 50    | 100   | 150   | mV    |
| Charger Restart Deglitch Time            |               | 10mV overdrive, 100ns rise time.                                        |       | 130   |       | ms    |
| Charge Termination Deglitch Time         | $t_{TERM}$    | 2mV overdrive, 100ns rise/fall time.                                    |       | 30    |       | ms    |
| Charger Soft Start Time                  | $t_{SS}$      |                                                                         |       | 1.5   |       | ms    |
| BATT to SYS Reverse Regulation Voltage   | $V_{BSREG}$   | $I_{BATT} = 20mA$                                                       |       | 70    |       | mV    |
|                                          |               | Load regulation during the reverse regulation mode.                     |       | 1     |       | mV/A  |
| Minimum SYS Voltage Accuracy             | $V_{SYSMIN}$  | $V_{BATT} = 3.5V$ default                                               | -3    |       | 3     | %     |
| Prequalification Time                    | $t_{PQ}$      | Applies to both low-battery precharge and trickle modes.                |       | 30    |       | min   |

( $V_{BATT}$  = 2.3V to 4.9V, typical value at 3.6V,  $T_A$  = -40°C to +85°C, typical values are  $T_A$  = +25°C, see for more details. Limits are 100% tested at  $T_A$  = +25°C. Limits over the operating temperature range and relevant supply voltage range are guaranteed by design and characterization.)

| PARAMETER                                                           | SYMBOL           | CONDITIONS                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     | MIN | TYP                  | MAX | UNITS |
|---------------------------------------------------------------------|------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----|----------------------|-----|-------|
| Fast-Charge Constant Current + Fast-Charge Constant Voltage Time    | $t_{FC}$         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                |     | 6                    |     | hr    |
| Timer Accuracy                                                      |                  |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                | -20 |                      | 20  | %     |
| Junction Temperature Thermal Regulation Loop Setpoint Program Range | $T_{REG}$        | Junction temperature when the charge current is reduced.<br>nChgConfig2.REGTEMP = 0x9.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |     | 130                  |     | °C    |
| Thermal Regulation Gain                                             | $ATJ_{REG}$      | The charge current is decreased by 5% of the fast charge current setting for every degree the junction temperature exceeds the thermal regulation temperature. This slope ensures that the full-scale current of 3.15A is reduced to 0A by the time the junction temperature is 20°C above the programmed loop set point. For lower programmed charge currents such as 480mA, this slope is valid for charge current reductions down to 80mA; below 100mA, the slope becomes shallower, but the charge current is still reduced to 0A if the junction temperature is 20°C above the programmed loop set point. |     | -157.5               |     | mA/°C |
| Battery Overcurrent Discharge Range                                 | $I_{BOVCRDRNG}$  | Programmable with 15 steps between minimum and maximum.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | 3   |                      | 6.2 | A     |
| Battery Overcurrent Discharge Accuracy                              | $I_{BOVCRDTH}$   | $B2SOVRC = 3A$ , $T_A = 0^\circ C$ to +85°C, Battery Only mode, Boost mode.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    | 2.8 | 3                    | 3.2 | A     |
| Battery Overcurrent Debounce Time                                   | $t_{BOVRC}$      |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                | 6   |                      |     | ms    |
| Battery Overcurrent Discharge Retry                                 | $t_{OCP\_RETRY}$ |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                |     | 0.15                 |     | sec   |
| Battery Overcurrent Discharge Protection Quiescent Current          | $I_{BOVRC}$      | Battery Only Mode                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              |     | $3 + I_{BATT}/22000$ |     | μA    |
| System Power-Up Current                                             | $I_{SYSPU}$      |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                | 35  | 50                   | 80  | mA    |
| System Power-Up Voltage                                             | $V_{SYSPU}$      | $V_{SYS}$ Rising, 100mV hysteresis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             | 1.9 | 2.0                  | 2.1 | V     |
| Watchdog Timer                                                      | $t_{WD}$         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                | 80  |                      |     | s     |
| <b>CHARGER/CHARGER DETECTION</b>                                    |                  |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                |     |                      |     |       |
| BC1.2 State Timeout                                                 | $t_{TMO}$        |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                | 180 | 200                  | 220 | ms    |
| Data Contact Detect time-out                                        | $t_{DCDTMO}$     |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                | 700 | 800                  | 900 | ms    |
| Primary to Secondary Timer                                          | $t_{PDSDWait}$   |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                | 27  | 35                   | 39  | ms    |

( $V_{BATT} = 2.3V$  to  $4.9V$ , typical value at  $3.6V$ ,  $T_A = -40^{\circ}C$  to  $+85^{\circ}C$ , typical values are  $T_A = +25^{\circ}C$ , see for more details. Limits are 100% tested at  $T_A = +25^{\circ}C$ . Limits over the operating temperature range and relevant supply voltage range are guaranteed by design and characterization.)

| PARAMETER                                                 | SYMBOL                    | CONDITIONS                                                                               | MIN   | TYP   | MAX  | UNITS      |
|-----------------------------------------------------------|---------------------------|------------------------------------------------------------------------------------------|-------|-------|------|------------|
| Charger Detection Debounce                                | $t_{CDDeb}$               |                                                                                          | 45    | 50    | 55   | ms         |
| $V_{BUS64}$ Threshold                                     | $V_{BUS64}$               | DP and DN pins. The threshold in percent of $V_{BUS}$ voltage $3V < V_{BUS} < 5.5V$ .    | 57    | 64    | 71   | %          |
| $V_{BUS64}$ hysteresis                                    | $V_{BUS64\_H}$            |                                                                                          |       | 0.015 |      | V          |
| $V_{BUS47}$ Threshold                                     | $V_{BUS47}$               | DP and DN pins. The threshold in percent of $V_{BUS}$ voltage $3V < V_{BUS} < 5.5V$ .    | 43.3  | 47    | 51.7 | %          |
| $V_{BUS47}$ hysteresis                                    |                           |                                                                                          |       | 0.015 |      | V          |
| $V_{BUS31}$ Threshold                                     | $V_{BUS31}$               | DP and DN pins. The threshold in percent of $V_{BUS}$ voltage $3V < V_{BUS} < 5.5V$ .    | 26    | 31    | 36   | %          |
| $V_{BUS31}$ hysteresis                                    |                           |                                                                                          |       | 0.015 |      | V          |
| $I_{WEAK}$ Current                                        | $I_{WEAK}$                |                                                                                          | 0.01  | 0.1   | 0.5  | $\mu A$    |
| RDM_DWN Resistor                                          | $R_{DM\_DWN}$             |                                                                                          | 14.25 | 20    | 24.8 | k $\Omega$ |
| IDP_SRC Current                                           | $I_{DP\_SRC} / I_{DCD}$   | Accurate over 0V to 2.5V.                                                                | 7     | 10    | 13   | $\mu A$    |
| $V_{LGC}$ threshold                                       | $V_{LGC}$                 |                                                                                          | 1.62  | 1.7   | 1.9  | V          |
| $V_{LGC}$ hysteresis                                      | $V_{LGC\_H}$              |                                                                                          |       | 0.015 |      | V          |
| $V_{DAT\_REF}$ threshold                                  | $V_{DAT\_REF}$            |                                                                                          | 0.25  | 0.32  | 0.4  | V          |
| $V_{DAT\_REF}$ hysteresis                                 | $V_{DAT\_REF\_H}$         |                                                                                          |       | 0.015 |      | V          |
| $V_{DN\_SRC}$ Voltage                                     | $V_{DN\_SRC} / V_{SRC06}$ | Accurate over $I_{LOAD} = 0$ to $200\mu A$                                               | 0.5   | 0.6   | 0.7  | V          |
| $V_{DP\_SRC}$ Voltage                                     | $V_{DP\_SRC} / V_{SRC06}$ | Accurate over $I_{LOAD} = 0$ to $200\mu A$                                               | 0.5   | 0.6   | 0.7  | V          |
| COMP2 Load Resistor                                       | $R_{USB}$                 | Load Resistor on DP/DN.                                                                  | 3     | 6.1   | 12   | M $\Omega$ |
| <b>CHARGER/CC DETECTION</b>                               |                           |                                                                                          |       |       |      |            |
| CC pin voltage, in Downstream-Facing Port (DFP) 1.5A mode | $V_{CC\_PIN}$             | Measured at CC pins with 126k $\Omega$ load. IDFP1.5_CC enable and $V_{AVL} \geq 2.5V$ . | 1.85  |       |      | V          |
| CC pin clamp Voltage                                      | $V_{CC\_CIAMP}$           | $60\mu A \leq I_{CC\_} \leq 600\mu A$                                                    |       | 1.1   | 1.32 | V          |
| CC pin clamp Voltage (5.5V)                               |                           | $I_{CC\_} < 2mA$                                                                         |       | 5.25  | 5.5  | V          |
| CC UFP pull-down resistance                               | $R_{PD\_UFP}$             |                                                                                          | -10%  | 5.1   | 10%  | k $\Omega$ |
| CC RA RD threshold                                        | $V_{RA\_RD0.5}$           |                                                                                          | 0.15  | 0.2   | 0.25 | V          |
| CC UFP 0.5A RD threshold                                  | $V_{UFP\_RD0.5}$          |                                                                                          | 0.61  | 0.66  | 0.7  | V          |
| CC UFP 0.5A RD hysteresis                                 | $V_{UFP\_RD0.5\_H}$       |                                                                                          |       | 0.015 |      | V          |
| CC UFP 1.5A RD threshold                                  | $V_{UFP\_RD1.5}$          |                                                                                          | 1.16  | 1.23  | 1.31 | V          |
| CC UFP 1.5A RD hysteresis                                 | $V_{UFP\_RD1.5\_H}$       |                                                                                          |       | 0.15  |      | V          |

( $V_{BATT} = 2.3V$  to  $4.9V$ , typical value at  $3.6V$ ,  $T_A = -40^{\circ}C$  to  $+85^{\circ}C$ , typical values are  $T_A = +25^{\circ}C$ , see for more details. Limits are 100% tested at  $T_A = +25^{\circ}C$ . Limits over the operating temperature range and relevant supply voltage range are guaranteed by design and characterization.)

| PARAMETER                                                   | SYMBOL          | CONDITIONS                                                                                   | MIN  | TYP        | MAX  | UNITS        |
|-------------------------------------------------------------|-----------------|----------------------------------------------------------------------------------------------|------|------------|------|--------------|
| CC pin Power uptime                                         | $t_{ClampSwap}$ | Maximum time allowed from the removal of voltage clamp till 5.1k $\Omega$ resistor attached. |      |            | 15   | ms           |
| CC Detection Debounce                                       | $t_{CCDeb}$     |                                                                                              | 100  | 119        | 200  | ms           |
| Type-C Debounce                                             | $t_{PDDeb}$     |                                                                                              | 10   | 15         | 20   | ms           |
| Type-C Quick Debounce                                       | $t_{QDeb}$      |                                                                                              | 0.9  | 1          | 1.1  | ms           |
| <b>GAUGE/ANALOG-TO-DIGITAL CONVERSION</b>                   |                 |                                                                                              |      |            |      |              |
| BATT Voltage Measurement Error                              | $V_{GERR}$      | $T_A = +25^{\circ}C$                                                                         | -7.5 |            | +7.5 | mV           |
|                                                             |                 | $-40^{\circ}C \leq T_A \leq +85^{\circ}C$                                                    | -20  |            | +20  |              |
| Voltage Measurement Resolution                              | $V_{LSB}$       |                                                                                              |      | 78.125     |      | $\mu V$      |
| Voltage Measurement Range                                   | $V_{FS}$        |                                                                                              | 2.3  |            | 4.9  | V            |
| <b>CURRENT CHANNEL</b>                                      |                 |                                                                                              |      |            |      |              |
| Current Measurement Resolution                              | $I_{LSB}$       |                                                                                              |      | 0.15625    |      | mA           |
| Current Measurement Range                                   | $I_{RANGE}$     |                                                                                              |      | $\pm 3.6$  |      | A            |
| Current Measurement Offset                                  | $I_{OERR}$      | Long-term average at zero input current.                                                     |      | $\pm 0.25$ |      | mA           |
| Current Measurement Symmetrical Error                       | $I_{SERR}$      |                                                                                              |      | 2          |      | %            |
| Current Measurement Asymmetrical Error                      | $I_{AERR}$      | $\pm 3150mA$ $V_{BATT} = 3.8V$                                                               | -150 |            | 150  | mA           |
|                                                             |                 | $\pm 1000mA$ $V_{BATT} = 3.8V$                                                               | -20  |            | 20   |              |
|                                                             |                 | $\pm 300mA$ $V_{BATT} = 3.8V$                                                                | -10  |            | 10   |              |
|                                                             |                 | $+50mA$ $V_{BATT} = 3.8V$                                                                    | -10  |            | 10   |              |
| Linear Regulator Mode Current Measurement Error             | $I_{LRERR}$     | $+1500mA$                                                                                    | -75  |            | 75   | mA           |
|                                                             |                 | $+100mA$                                                                                     | -25  |            | 25   |              |
| Current Measurement Offset Error                            | $I_{OERR}$      | CSN = 0V, long-term average.                                                                 |      | $\pm 1.5$  |      | $\mu V$      |
| Current Measurement Gain Error                              | $I_{GERR}$      | CSP between -50mV and +50mV                                                                  | -1   |            | +1   | % of Reading |
| Current Measurement Resolution                              | $I_{LSB}$       |                                                                                              |      | 1.5625     |      | $\mu V$      |
| Internal Temperature Measurement Error                      | $T_{IGERR}$     | $T_A = +25^{\circ}C$                                                                         |      | $\pm 1$    |      | $^{\circ}C$  |
| Internal Temperature Measurement Resolution                 | $T_{ILSB}$      | $T_H$                                                                                        |      | 0.00391    |      | $^{\circ}C$  |
| $T_H$ , $I_{CHG}$ , $V_{CHG}$ Ratiometric Measurement Error | $TE_{GERR}$     |                                                                                              | -0.5 |            | +0.5 | % of Reading |
| $T_H$ , $I_{CHG}$ , $V_{CHG}$ Ratiometric                   | $TE_{LSB}$      |                                                                                              |      | 0.001526   |      | %            |

( $V_{BATT} = 2.3V$  to  $4.9V$ , typical value at  $3.6V$ ,  $T_A = -40^{\circ}C$  to  $+85^{\circ}C$ , typical values are  $T_A = +25^{\circ}C$ , see for more details. Limits are 100% tested at  $T_A = +25^{\circ}C$ . Limits over the operating temperature range and relevant supply voltage range are guaranteed by design and characterization.)










| PARAMETER                            | SYMBOL             | CONDITIONS                                                             | MIN     | TYP   | MAX  | UNITS |
|--------------------------------------|--------------------|------------------------------------------------------------------------|---------|-------|------|-------|
| Measurement Resolution               |                    |                                                                        |         |       |      |       |
| GAUGE/CHGIN CURRENT CHANNEL          |                    |                                                                        |         |       |      |       |
| CHGIN Current Measurement Resolution | I <sub>LSB</sub>   |                                                                        | 0.15625 |       |      | mA    |
| CHGIN Current Measurement Range      | I <sub>RANGE</sub> |                                                                        | 0       |       | 3    | A     |
| CHGIN Current Measurement Error      | I <sub>AERR</sub>  | +3000mA                                                                | -150    |       | 150  | mA    |
|                                      |                    | +1000mA                                                                | -20     |       | 20   |       |
|                                      |                    | +300mA                                                                 | -12.5   |       | 12.5 |       |
| BYP CHANNEL                          |                    |                                                                        |         |       |      |       |
| BYP Voltage Measurement Error        | V <sub>GERR</sub>  |                                                                        | -100    |       | +100 | mV    |
| BYP Voltage Measurement Resolution   | V <sub>LSB</sub>   |                                                                        | 625     |       |      | μV    |
| BYP Voltage Measurement Range        | V <sub>FS</sub>    | (Digital full-scale is 20.48V)                                         | 4.5     |       | 13.4 | V     |
| GAUGE/TIMING                         |                    |                                                                        |         |       |      |       |
| TH Precharge Time                    | t <sub>PRE</sub>   | Time between turning on the TH bias and analog-to-digital conversions. | 8.48    |       |      | ms    |
| Power-on-Reset Time                  | t <sub>POR</sub>   |                                                                        |         |       | 10   | ms    |
| Task Period                          | t <sub>T</sub>     |                                                                        |         | 175.8 |      | ms    |
| Time-base Accuracy                   | t <sub>ERR</sub>   | V <sub>SYS</sub> = 3.8V at T <sub>A</sub> = -40°C to +85°C             | -5      |       | 5    | %     |
|                                      |                    | V <sub>SYS</sub> = 3.8V at T <sub>A</sub> = +25°C                      |         |       | ±1   |       |
| GAUGE/RESISTANCE AND LEAKAGE         |                    |                                                                        |         |       |      |       |
| Leakage Current, CSN, CSP ALRT, TH   | I <sub>LEAK</sub>  |                                                                        | -1      |       | +1   | μA    |

**Note 1:** Specification is guaranteed by design (GBD), and not production tested.










**Note 2:** The CHGIN input must be less than  $V_{CHGIN\_OVLO}$  and greater than both  $V_{CHGIN\_UVLO}$  and  $V_{CHGIN2SYS}$  for the charger to turn on.

## Typical Operating Characteristics

( $T_A = +25^\circ\text{C}$ , unless otherwise noted.)












# AccuCharge + ModelGauge 1-Cell Fuel Gauge and 3A Charger with Integrated USB Type-C Detection






# AccuCharge + ModelGauge 1-Cell Fuel Gauge and 3A Charger with Integrated USB Type-C Detection



## Pin Configurations




## Pin Descriptions

| PIN        | NAME  | FUNCTION                                                                                                                                                                                                                     |
|------------|-------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| F1         | BST   | Provides Drive to High-Side Internal nMOS. Connect a 100nF/6.3V bootstrap capacitor between this pin and the LX node.                                                                                                        |
| C3         | INOKB | Charger Input Valid. Active low logic output flag. The open-drain output indicates when a valid voltage is present at CHGIN.                                                                                                 |
| A3         | STAT  | Open Drain Charge Status Indication Output. STAT is toggling Low and High impedance during charge. STAT becomes low in the CHARGE DONE state. STAT becomes High impedance when charge faults happen, or no adapter is found. |
| F4         | CC2   | USB Type-C CC2 connection.                                                                                                                                                                                                   |
| F3         | CC1   | USB-Type-C CC1 connection.                                                                                                                                                                                                   |
| F5         | DP    | Common Positive Output. Connect to D+ on a Type-C or micro-USB connector.                                                                                                                                                    |
| F6         | DN    | Common Negative Output. Connect to D- on a Type-C or micro-USB connector.                                                                                                                                                    |
| A6         | GND   | Analog Ground. Short to ground plane.                                                                                                                                                                                        |
| A5         | VDD   | 1.8V Always-On Regulator Powers the IC. Bypass with a 2.2μF/10V ceramic capacitor to GND.                                                                                                                                    |
| D4, D5, D6 | BATT  | Battery Power Connection. Connect to the positive terminal of a single-cell (or parallel cell) Li-ion battery. Bypass BATT to PGND ground plane with 10μF + 2.2μF ceramic capacitor.                                         |
| E4, E5, E6 | SYS   | System Power Node. Bypass SYS to PGND with 2 × 10μF/10V ceramic capacitors.                                                                                                                                                  |

|            |                |                                                                                                                                                                                                                                                                                                                                                          |
|------------|----------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| F2         | PVL            | Output of On-Chip LDO. Noisy rail due to bootstrap operation. Bypass with a 2.2 $\mu$ F/10V ceramic capacitor to PGND. Powering external loads from PVL is not recommended.                                                                                                                                                                              |
| E1, E2     | PGND           | Power Ground. Connect the return of the Buck output capacitor close to these pins.                                                                                                                                                                                                                                                                       |
| D1, D2, D3 | LX             | Switching Node. Connect an inductor between LX and SYS. When the Buck converter is enabled, LX switches between BYP and PGND to control the input current, battery current, battery voltage, and die temperature.                                                                                                                                        |
| C1, C2     | BYP            | System Power Connection. Output of OVP adapter input block and input to switching charger. Bypass with 22 $\mu$ F/16V ceramic capacitor from BYP to PGND.                                                                                                                                                                                                |
| B1, B2     | CHGIN          | Charger Input. It operates up to 13.7V, and the 16V DC withstands the input pin connected to the adapter or USB power source. Connect a 2.2 $\mu$ F/16V ceramic capacitor from CHGIN to GND.                                                                                                                                                             |
| B6         | SCL            | I <sup>2</sup> C Clock                                                                                                                                                                                                                                                                                                                                   |
| C6         | SDA            | I <sup>2</sup> C Data                                                                                                                                                                                                                                                                                                                                    |
| C4         | BATTSP/<br>CSN | High-side Current Sense Negative. When using internal Q <sub>BAT</sub> FET sensing, short CSP, CSN, and BATT. When using an external sense resistor, Kelvin connect CSP and CSN to the external current sense resistor.                                                                                                                                  |
| C5         | CSP            | Current Sense Positive and BATT Sense. Connect to BATT.                                                                                                                                                                                                                                                                                                  |
| B4         | ALRT           | Alert Open Drain Output. Connect a 10k $\Omega$ pullup.                                                                                                                                                                                                                                                                                                  |
| A4         | THM            | 10k $\Omega$ /100k $\Omega$ Thermistor Input. Internally biased to BATT for 12ms each 1.4s. It indicates $\pm 1^{\circ}\text{C}$ battery temperature ( $-40^{\circ}\text{C}$ to $85^{\circ}\text{C}$ ) for gauging and charging (JEITA). It can also be used as battery ID/presence detection if NTC is not needed.                                      |
| A2         | ICHG           | Current Configuration. Resistor input that configures parameters in <a href="#">Table 2</a> .                                                                                                                                                                                                                                                            |
| B5         | BATTSN         | Battery Negative Differential Sense Connection. Connect to the negative or ground terminal close to the battery.                                                                                                                                                                                                                                         |
| B3         | DATAMUX        | External USB Data Mux Select. Allows IC to borrow DP/DN data lines for USB detection in case they are shared with an external device. It can also be used to cycle SYS power with a >6s pull down, or ship mode with a >12s pull down when the USB data mux feature is disabled. See the <a href="#">Reset Modes</a> section for a detailed description. |
| A1         | VCHG           | Voltage Configuration. Resistor input that configures parameters in <a href="#">Table 3</a> .                                                                                                                                                                                                                                                            |
| E3         | CHGEN          | Charge Enable. Connect CHGEN high to enable charging. Pull CHGEN low to disable charging. Note that the CHGEN needs to be high to enter OTG mode.                                                                                                                                                                                                        |

## Functional Diagram



## Detailed Description

The MAX77972 is a highly integrated USB Type-C autonomous charger and ultra-low power fuel gauge for a 1-cell lithium-ion (Li+) or lithium polymer (LiPoly) battery. The fuel gauge offers OCV keep-out region for special chemistry battery such as lithium iron phosphate (LiFePo4) battery. The MAX77972 can operate with input range from 4.5V to 13.7V to support 5V, 9V, and 12V AC adapter and USB input. The fast charge current, charge termination current, and charge termination voltage are both I<sup>2</sup>C and resistor configurable. The MAX77972 controls charging current, voltage, temperature, and power limit modes. With the aid of the ModelGauge m5 EZ fuel gauge, MAX77972 provides appropriate charging voltage and charging current to safely charge the battery depending on the state of the battery and the temperature. The MAX77972 offers 9-zone JEITA temperature settings and 5-zone step-charging where fast charging current and charge termination voltage are automatically adjusted according to temperature change. That ensures fast charging speed under the condition of battery safety.

The MAX77972 contains an ultra-low power fuel gauge which implements the Analog Devices' ModelGauge m5 EZ algorithm. The IC accurately measures voltage, current, and temperature to produce fuel gauge results. The ModelGauge m5 EZ robust algorithm provides tolerance against battery diversity. This additional robustness enables simpler implementation for most applications and batteries by avoiding time-consuming battery characterization. The ModelGauge m5 algorithm combines the short-term accuracy and linearity of a coulomb counter with the long-term stability of a voltage-based fuel gauge, along with temperature compensation, to provide industry-leading fuel gauge accuracy. The IC automatically compensates for battery age, temperature, and discharge rate and provides an accurate state of charge (SOC) in % and remaining capacity in mAh over a wide range of operating conditions. Additionally, fuel gauge error always converges to 0% as the cell approaches empty.

The MAX77972 runs BC1.2 and USB Type-C CC detection upon input insertion and configure input source to max power option and charger input current limit to max power. The fast charge current, charge termination current, and battery regulation voltage can be programmed with external resistors. The input voltage regulation with adaptive input current limit feature (AICL) allows charging to continue even with a weak adapter by preventing it from collapsing or folding back. The power path design provides system power even when the battery is fully discharged, and the charger supplements current from the battery and charges input automatically when the system demands a higher current. Reverse boost from the battery can be enabled through the I<sup>2</sup>C interface to allow 5.1V/1.5A OTG to CHGIN pin.

## Buck Charger

### Charging Control

Lithium-ion/polymer batteries are very common in various portable electronic devices because they have a very high energy density, minimal memory effect, and low self-discharge. However, care must be taken to avoid overheating or overcharging these batteries to prevent damage, potentially resulting in dangerous outcomes/explosive results. By operating in safe temperature ranges, at safe voltages and under safe current levels, the overall safety of the lithium-ion/polymer batteries can be assured throughout the life of the battery. Using AccuCharge technology, the MAX77972 controls the charging voltage and current dynamically based on the JEITA charge profile, step-charging and battery temperature. The charge current is reduced at low battery voltage (prequel), low and high temperature, or when the battery voltage reaches the battery regulation voltage. [Figure 1](#) shows an example of the charge profile without step charging and JEITA profile changing the target charge current and charge voltage. Real time target charging current and charging voltage are available at ChargingVoltage and ChargingCurrent registers, automatically modulated by temperature and step-charging. See nIChgCfg1/2, nVChgCfg1/2, nStepVolt, nStepCurr, and nTPrtTh1, nTPrtTh2 for configuration details in [Fast Charge - Step Charging](#) and [FAST CHARGE - JEITA](#) sections.

**PRECHARGE:** The battery is charged with I<sub>PRECHG</sub> 55mA (typ) to check if it is safe to charge until it reaches V<sub>PRECHG</sub> 2.5V (typ). MAX77972 can support battery down to 0V in this state.

**TRICKLE CHARGE:** The battery is charged with I<sub>TRICKLE</sub> 300mA (typ) until it reaches trickle charge threshold 3.1V (typ). Charger enters Fast Charge CC stage when battery voltage is above trickle charge threshold. This state can be disabled by setting ChgConfig0.PQEN = 0. When disabled, the charger moves from the precharge state directly to the Fast Charge CC state.

**FAST CHARGE/STEP CHARGING:** The battery is charged to this terminal voltage in Fast Charge stage. Charging profile shown in [Figure 1](#) has disabled step charging for simplicity. See [Step Charging](#) section for detailed configurations.

- **ChargingVoltage:** Register indicating battery regulation voltage in the fast charge stage. ChargingVoltage register changes with nStepVolt, nVChgCfg1 and nVChgCfg2 registers at each step charging stage under different temperature conditions.
- **ChargingCurrent:** Register indicating charging current in the fast charge stage. The ChargingCurrent register changes with nStepCurr, nIChgCfg1 and nIChgCfg2 registers at each step charging stage under different temperature conditions from 100mA to 3.15A.

The charging profile shown in [Figure 1](#) has step charging disabled for simplicity. See [Step Charging](#) section for detailed configurations.




Figure 1. Li+/Li-Poly Charge Profile

**CHARGE TERMINATION:** The charger goes into top off mode after IChgTerm (from 20mA to 500mA) register setting is reached. Top off ends based on an I<sup>2</sup>C programmable timer.

**CHARGE RESTART:** Once the charger stops charging after Full detected, if the discharge is detected, the charger restarts.

## INIT State

From any non-fault state shown in [Figure 2](#), MAX77972 enters INIT state whenever the charger inputs CHGIN is invalid. While in the INIT state, charging is disabled, the charge timer is forced to 0, Q<sub>BAT</sub> is fully on, and power to the system is provided by the battery. To exit the INIT state, the charger input must be valid.






Figure 2. Charger State Diagram

**BUCK State**

Once a valid input is applied to CHGIN, MAX77972 enters the BUCK state. The charger input is compared with several voltage thresholds to determine if it is valid. A valid charger input must meet the following three conditions:

- CHGIN must be above  $V_{CHGIN\_UVLO}$  4.7V. Once CHGIN is above the UVLO threshold, the information is latched and can only be reset when VCHGIN drops below AICL (adaptive input current loop) threshold  $V_{CHGIN\_REG}$  4.5V and the input current is lower than 60mA. The CHGIN UVLO and AICL thresholds are I<sup>2</sup>C programmable through nChgConfig4.VCHGIN\_REG.
- CHGIN must be below its overvoltage lockout threshold  $V_{CHGIN\_OVLO}$  13.7V (typ).
- CHGIN must be above  $V_{SYS}$  by 200mV (typ).

The buck converter turns on, and power is delivered to SYS in the BUCK state. Charger exits BUCK state if charging is enabled: CHGEN pin is pulled high. It should be noted that there is an internal pulldown resistor connected to the CHGEN pin to ensure it is low when left floating. When it is pulled high, there is a microampere level of current going into CHGEN. To save power, it is recommended to tie CHGEN low or leave it floating in the battery-only mode when a switcher is not needed. ChgDetails00.CHGEN indicates inverse of CHGEN pin voltage when CHGIN voltage is valid. If CHGIN voltage is invalid, ChgDetails00.CHGEN stays 0, ignoring CHGEN pin voltage. Charger exits charging states and goes back to BUCK state if nChgConfig5.ChgEnable is set to 0 (default 1, enable charging).

**PRECHARGE State**

As shown in [Figure 2](#), the PRECHARGE state occurs when the main battery voltage is less than  $V_{PRECHG}$  2.5V. In this state, the charge current into the battery is  $I_{PRECHG}$  55mA.

The following events cause the state machine to exit this state:

- The battery voltage rises above  $V_{PRECHG}$  2.5V (typ), and the charger enters the TRICKLE CHARGE state.
- If the battery charger remains in this state for longer than  $t_{PQ}$  30min, the charger moves to the TIMER FAULT state. ChgDetails01.CHG\_DTLS indicates the timer fault status.

Note that the PRECHARGE state works with battery voltages down to 0V. The low 0V operation typically allows this battery charger to recover batteries that have an “open” internal pack protector. Typically, a pack internal protection circuit opens if the battery has seen an overcurrent, undervoltage or overvoltage. When a battery with an “open” internal pack protector is used with this charger, the precharge current flows into the 0V battery – this current raises the pack’s terminal voltage to the point where the internal pack protection switch closes.

A normal battery typically stays in the PRECHARGE state for several minutes or less. Therefore, a battery that stays in the PRECHARGE state for longer than 30 minutes may be experiencing a problem.

**TRICKLE CHARGE State**

As shown in [Figure 2](#), the TRICKLE CHARGE state occurs when  $V_{BATT} > V_{PRECHG}$  2.5V (typ) and  $V_{BATT} < V_{TRICKLE}$  3.1V (typ). When the MAX77972 is in the TRICKLE CHARGE state, the charge current in the battery is less than or equal to  $I_{TRICKLE}$  300mA (typ). Charge current can be less than the setting value due to various reasons. See the [Reduced Charge Current](#) section for more details.

The following events cause the state machine to exit this state:

- When the battery voltage rises above  $V_{TRICKLE}$  3.1V, the charger enters the FAST CHARGE state.
- If the battery charger remains in this state for longer than the prequel timer  $t_{PQ}$  30min (typ), the charger moves to the TIMER FAULT state. ChgDetails01.CHG\_DTLS indicates the TIMER FAULT status.

Note that a normal battery typically stays in the TRICKLE CHARGE state for several minutes or less. Therefore, a battery that stays in TRICKLE CHARGE for longer than  $t_{PQ}$  may be experiencing a problem. The prequel timer runs through both PRECHARGE and TRICKLE CHARGE states. The TRICKLE CHARGE state can be disabled through nChgConfig0.PQEN. If it is disabled, the charger enters the FAST CHARGE state directly from the PRECHARGE state.



## FAST CHARGE - STEP CHARGING

As shown in [Figure 2](#), the charger enters the fast charge stage after the battery voltage rises above the trickle charge threshold. In the fast charge stage, MAX77972 offers a step charging profile, which sets five charge voltages/currents and manages a state-machine to transit through the stages, as shown in [Figure 3](#). There are two step-charging schemes: Constant Voltage Step-Charging (CV Step-Charging) and Constant Current Step-Charging (CC Step-Charging). For simplicity, this section shows room temperature only. See the [FAST CHARGE - JEITA](#) section for JEITA operations.




Figure 3. Step-Charging State Machine

The step-charging algorithm divides charging into five stages. In each step, the charge current and battery regulation voltage are updated in the ChargingCurrent and ChargingVoltage registers. ChargingCurrent decreases from step 0 to step 4, and ChargingVoltage increases from step 0 to step 4.

1. Step 0. Highest charging current, lowest charging voltage.

- $I_{CHG}[Step0][Room] = (nIChgCfg1.RoomChargeCurr + 1) \times 50mA$
- $V_{CHG}[Step0][Room] = V_{CHG}[Step1][Room] - nStepVolt.StepVolt0 \times 10mV$

## 2. Step 1

- $I_{CHG[Step1][Room]} = I_{CHG[Step0][Room]} - nStepCurr.StepCurr1 \times 2 \times 50mA$
- $V_{CHG[Step1][Room]} = V_{CHG[Step2][Room]} - nStepVolt.StepVolt1 \times 10mV$

## 3. Step 2

- $I_{CHG[Step2][Room]} = I_{CHG[Step1][Room]} - nStepCurr.StepCurr2 \times 50mA$
- $V_{CHG[Step2][Room]} = V_{CHG[Step3][Room]} - nStepVolt.StepVolt2 \times 10mV$

## 4. Step 3

- $I_{CHG[Step3][Room]} = I_{CHG[Step2][Room]} - nStepCurr.StepCurr3 \times 50mA$
- $V_{CHG[Step3][Room]} = V_{CHG[Step4][Room]} - nStepVolt.StepVolt3 \times 10mV$

## 5. Step 4. Lowest current, highest voltage.

- $I_{CHG[Step4][Room]} = I_{CHG[Step3][Room]} - nStepCurr.StepCurr4 \times 50mA$
- $V_{CHG[Step4][Room]} = 3.4V + (nVChgCfg1.RoomChargeVolt \times 10mV)$

MAX77972 offers two step-charging schemes: constant voltage step-charging and constant current step-charging. The main difference between the two control schemes is the way to move from one step to the next step.

- Constant Voltage Step-Charging ( $nChgCfg0.StepChgMode = 0$ , default). The charger moves to the next step when both of the below conditions are met:
  - Battery voltage reaches the ChargingVoltage register setting, and charger enters the CV state
    - $ChgDetails01.CHG\_DTLS$  is 0x2
  - Charge current drops below next step ChargingCurrent register setting
    - $MAX(Current, AvgCurrent) < ChargingCurrent\_next$
- Constant Current Step-Charging ( $nChgCfg0.StepChgMode = 1$ ). The charger moves to the next step when the below condition is met:
  - Battery voltage reaches the ChargingVoltage register setting.

As shown in [Figure 3](#), CV step-charging allows battery voltage to increase smoothly, while CC step-charging may cause battery voltage to drop during transition due to cable/PCB parasitic and sharp reduced charge current. Step-charging can be disabled by setting  $nStepVolt$  or  $nStepCurr$  to 0. Charge current can be less than the ChargingCurrent setting value for various reasons; see the [Reduced Charge Current](#) section for more details.

In the step charging stage, the charger is not allowed to go from the higher step to the lower step unless under any of the following conditions:

- Discharge current detected.
  - $FProtStat.IsDis = 1$ .
- Battery voltage drops below minimum system voltage.
  - $V_{BATT} < nChgConfig1.MINVSYS$
- Write charger restart bit to 1.
  - $nChgConfig5.RestartChg = 1$ . This bit is auto-cleared to 0 after the restart is completed.

Once MAX77972 detects the restart event, it compares battery voltage with the lower step's ChargingVoltage. The charger is reset to a charging step, which has restarted ChargingVoltage 70mV higher than the battery voltage. ChargingCurrent is also restarted to the corresponding step.

The following events cause the state machine to exit the FAST CHARGE state:

- The charger enters TOP-OFF state when all the below conditions are met:
  - Charger is in step 4.
    - $FProtStat.StepID$  is 0x4.
  - Battery voltage reaches ChargingVoltage[Step4] and charger enters CV state.
    - $ChgDetails01.CHG\_DTLS$  is 0x2
  - Charge current drops below the IChgTerm register setting.
    - $MAX(Current, AvgCurrent) < IChgTerm$

- If the battery charger remains in this state for longer than the fast charge timer, the charger moves to the TIMER FAULT state. ChgDetails01.CHG\_DTLS indicates the TIMER FAULT status. The fast charge timer is I<sup>2</sup>C programmable through nChgConfig0.FCHGTIME.

The battery charger dissipates the most power in the FAST CHARGE state. This power dissipation causes the temperature to rise. There are 2 layers of charging control/protection: one through an external thermistor and the other through a die temperature sensor. See the [FAST CHARGE - JEITA](#) and [Thermal Foldback](#) section for more information.

### FAST CHARGE - JEITA

The MAX77972 offers automatic charging control after the charger enters the FAST CHARGE stage with 9 JEITA temperature zones. There are three potential sources of JEITA temperature: thermistor from THM pin (default), internal die temperature sensor, or external overwrite through I<sup>2</sup>C. See the [Temperature Measurement](#) section for a detailed description.

As shown in [Figure 4](#), all the JEITA thresholds are I<sup>2</sup>C programmable through nTPrtTh1 and nTPrtTh2. When the temperature changes from the room zone to other JEITA zones, the thresholds are set by the nTPrtTh1/2 corresponding setting. When the temperature changes from other JEITA zones back to the room zone, a 2.5°C hysteresis is applied to avoid instability at JEITA boundaries.




Figure 4. JEITA Temperature Regions

The room threshold is calculated as shown below:

- Room temperature threshold:  $T_{\text{ROOM}} = n\text{TPrtTh1.Troom} \times 2.5^{\circ}\text{C} + 10^{\circ}\text{C}$ . For non-zero temperature settings of other JEITA temperature thresholds:
- Cool temperature threshold:  $T_{\text{COOL}} = T_{\text{ROOM}} - (n\text{TPrtTh1.Tcool} + 1) \times 2.5^{\circ}\text{C}$
- Cold1 temperature threshold:  $T_{\text{COLD1}} = T_{\text{COOL}} - (n\text{TPrtTh1.Tcold1} + 1) \times 2.5^{\circ}\text{C}$
- Cold2 temperature threshold:  $T_{\text{COLD2}} = T_{\text{COLD1}} - (n\text{TPrtTh1.Tcold2} + 1) \times 2.5^{\circ}\text{C}$
- Warm temperature threshold:  $T_{\text{WARM}} = T_{\text{ROOM}} + (n\text{TPrtTh2.Twarm} + 1) \times 2.5^{\circ}\text{C}$
- Hot1 temperature threshold:  $T_{\text{HOT1}} = T_{\text{WARM}} + (n\text{TPrtTh2.Thot1} + 1) \times 2.5^{\circ}\text{C}$
- Hot2 temperature threshold:  $T_{\text{HOT2}} = T_{\text{HOT1}} + (n\text{TPrtTh2.Thot2} + 1) \times 2.5^{\circ}\text{C}$
- TooHot temperature threshold:  $T_{\text{TOOHOT}} = T_{\text{HOT2}} + (n\text{TPrtTh2.Ttoohot} + 1) \times 2.5^{\circ}\text{C}$

Note that the corresponding temperature region is skipped if one JEITA field is set to 0. It is highly recommended to set nTPrtTh2.Twarm to be non-zero to maintain the minimum charging region for room temperature. In each JEITA temperature zone, ChargingCurrent and ChargingVoltage are updated to set charge current and battery regulation voltage at each charging step according to JEITA settings, as shown in [Figure 5](#) and [Figure 6](#).




Figure 5. JEITA Step Voltage




Figure 6. JEITA Step Current

The ChargingVoltage at step 4 (highest battery regulation voltage) for each temperature region is calculated as follows:

- $V_{CHG}[Step4][Room] = 3.4V + (nVChgCfg1.RoomChargeVolt \times 10mV)$
- $V_{CHG}[Step4][Warm] = V_{CHG}[Step4][Room] - nVChgCfg1.WarmChargeVolt \times 10mV$
- $V_{CHG}[Step4][Hot1] = V_{CHG}[Step4][Warm] - nVChgCfg2.Hot1ChargeVolt \times 10mV$
- $V_{CHG}[Step4][Hot2] = V_{CHG}[Step4][Hot1] - nVChgCfg2.Hot2ChargeVolt \times 10mV$
- $V_{CHG}[Step4][Cool] = V_{CHG}[Step4][Room] - nVChgCfg1.CoolChargeVolt \times 10mV$
- $V_{CHG}[Step4][Cold1] = V_{CHG}[Step4][Cool] - nVChgCfg2.Cold1ChargeVolt \times 10mV$
- $V_{CHG}[Step4][Cold2] = V_{CHG}[Step4][Cold1] - nVChgCfg2.Cold2ChargeVolt \times 10mV$

The ChargingCurrent at step 0 (highest charge current) for each temperature region is calculated as follows:

- $I_{CHG}[Step0][Room] = (nIChgCfg1.RoomChargeCurr + 1) \times 50mA$
- $I_{CHG}[Step0][Warm] = I_{CHG}[Step0][Room] - nIChgCfg1.WarmChargeCurr \times 50mA$
- $I_{CHG}[Step0][Hot1] = I_{CHG}[Step0][Warm] - nIChgCfg2.Hot1ChargeCurr \times 50mA$
- $I_{CHG}[Step0][Hot2] = I_{CHG}[Step0][Hot1] - nIChgCfg2.Hot2ChargeCurr \times 50mA$
- $I_{CHG}[Step0][Cool] = I_{CHG}[Step0][Room] - nIChgCfg1.CoolChargeCurr \times 50mA$
- $I_{CHG}[Step0][Cold1] = I_{CHG}[Step0][Cool] - nIChgCfg2.Cold1ChargeCurr \times 50mA$
- $I_{CHG}[Step0][Cold2] = I_{CHG}[Step0][Cold1] - nIChgCfg2.Cold2ChargeCurr \times 50mA$

Battery regulation voltage in each step under the corresponding JEITA zone is calculated as follows:

- $V_{CHG}[StepX][JEITA] = V_{CHG}[StepX][Room] / V_{CHG}[Step4][Room] \times V_{CHG}[Step4][JEITA]$

Note that the ChargingVoltage has a 10mV resolution above 4V and a 100mV resolution below 4V. The actual regulation voltage is rounded down to the closest available value. The default value of the JEITA step voltage table is shown in [Figure 5](#). Charge current in each step under the corresponding JEITA zone is calculated as follows:

- $I_{CHG}[StepX][JEITA] = I_{CHG}[StepX][Room] / I_{CHG}[Step0][Room] \times I_{CHG}[Step0][JEITA]$

Note that the ChargingCurrent has a 50mA resolution with 100mA as a minimum. The actual regulation current is rounded down to the closest available value and clamped to 100mA. The default value of the JEITA step current table is shown in [Figure 6](#). In the TooCold and TooHot zone, charging is suspended:

- $I_{CHG}[StepX][TooHot] = 0$ . Charging is suspended. ProtStat.TooHot is set to 1.
- $I_{CHG}[StepX][TooCold] = 0$ . Charging is suspended. ProtStat.TooCold is set to 1.

The charger goes back to the BUCK state when it is under TooHot/TooCold protection. To disable the temperature dependence and create a flat charging voltage/current across the temperature range, set nVChgCfg1.RoomChargeVolt or nIChgCfg.RoomChargeCurr as desired and configure the other settings with a value of 0x0.

## TOP-OFF State

As shown in [Figure 2](#), the charger enters a TOP-OFF state when all the following conditions are met:

- Charger is in step 4.
  - FProtStat.StepID is 0x4.
- Battery voltage reaches ChargingVoltage[Step4] and charger enters CV state.
  - ChgDetails01.CHG\_DTLS is 0x2
- Charge current drops below the IChgTerm register setting.
  - $MAX(Current, AvgCurrent) < IChgTerm$

The MAX77972 starts full-timer once the above conditions are met. In the top-off state, the battery charger tries to maintain the battery voltage at the regulation target, and typically, the charge current is less than or equal to IChgTerm.

The following events cause the state machine to exit this state:

- After nDelayCfg.FullTimer timeout, the charger enters the FULL state.
- If discharge current is detected FProtStat.IsDis = 1, the charger goes back to the FAST CHARGE CC state. MAX77972 sends the charger back to step charging with the following process:
  - Reset the Charging Voltage to be at least 70mV higher than the  $MAX(V_{Cell}, AvgV_{Cell})$  from the step charging table.
  - Reset FProtStat.StepID and ChargingCurrent accordingly with selected ChargingVoltage.

**CHARGE DONE/FULL State**

As shown in [Figure 2](#), the battery charger enters the CHARGE DONE/FULL state after the charger has been in the TOPOFF state for `nDelayCfg.FullTimer`. The following events cause the state machine to exit this state:

- If discharge current is detected `FProtStat.IsDis = 1`, the charger goes back to the FAST CHARGE CC state. MAX77972 sends the charger back to step charging with the following process:
  - Reset `ChargingVoltage` to be at least 70mV higher than `MAX(VCell, AvgVCell)` from the step charging table.
  - Reset `FProtStat.StepID` and `ChargingCurrent` accordingly with selected `ChargingVoltage`.

**Charging Indicators Input Status (INOKB)**

INOKB is an open-drain and active low output that indicates charger input status. When a valid input source is inserted, the buck converter starts switching, and subsequently, INOKB is pulled low. When the reverse boost is enabled, INOKB pulls low to indicate 5V output from CHGIN. INOKB can be used as an LED indicator driver by adding a current limit resistor and LED to SYS. Alternatively, INOKB can be used as a logic output for the system processor by adding a 200kΩ pull-up resistor to the system IO voltage.

**Charge Status Output (STAT)**

STAT is an open-drain and active low output that indicates charging status. The various STAT pin states are listed below. STAT can be used as a logic output for system processor by adding a 200kΩ pull-up resistor to system IO voltage and a rectifier (a diode and a capacitor). STAT also can be used as a LED indicator driver by adding a current limit resistor and a LED to SYS.

**Table 1. STAT Output Per Charging Status**

| CHARGE STATUS                   | STAT PIN BEHAVIOR                                      | PIN EQUIVALENT LOGIC STATE                               | CHARGE STATUS LED                  |
|---------------------------------|--------------------------------------------------------|----------------------------------------------------------|------------------------------------|
| No Input                        | High Impedance                                         | High                                                     | OFF                                |
| Trickle, Precharge, Fast Charge | Repeat Low and High Impedance with 1Hz, 50% duty cycle | After an external diode and a capacitor rectifier, High. | Blinking with 1Hz, 50% duty cycle. |
| Done                            | Low                                                    | Low                                                      | Solid ON                           |
| Faults                          | High Impedance                                         | High                                                     | OFF                                |

**Charger Interrupt (ALRT)**

The MAX77972 allow interrupts to be generated by detecting various charging events. Interrupts are generated on the ALRT pin open-drain output driver. An external pullup resistor is required to generate a logic-high signal. When any of the charger interrupt mask in `ChgMaskSts` is unmasked, the corresponding interrupt shows on the ALRT pin. Write 0 to the interrupt bit to clear it from ALRT. Note that the charger and fuel gauge interrupts share the ALRT pin. Charger interrupts have a higher priority to toggle the pin. See the [Fuel Gauge Alert](#) section for fuel gauge alerts.

**ICHG/VCHG Resistor Configured Charging**

On MAX77972, ICHG and VCHG pins can be populated with 1% resistors to achieve the desired configuration of various charging and fuel gauge settings. See [Table 2](#) and [Table 3](#) for the series resistor and selected output value. The ICHG pin is biased and checked to determine `nIchgCfg1.RoomChargeCurr`, `IchgTerm` and `DesignCap`. The VCHG pin is biased and checked to determine `nVChgCfg1.RoomChargeVolt`, `Vempty`, `ModelCFG.ModelID` and `ModelCFG.VCHG`. MAX77972 launches ICHG/VCHG detection under the following two circumstances:

- After POR, ICHG/VCHG pin are biased and checked automatically.
- Write `Config.PinConfig` to 1 to manually launch ICHG/VCHG detection and reset the corresponding registers. `Config.PinConfig` is auto cleared after ICHG/VCHG detection is completed.

After the ICHG/VCHG detection is completed, MAX77972 clears `FOTPStat.PinDraft` to 0. VCHG Selection does not support some chemistries such as lithium-iron-phosphate (LiFePO<sub>4</sub>) and Panasonic NCR/NCA series cells; for those cells, I<sup>2</sup>C configuration is required.

**Table 2. ICHG Pin Resistor Configuration**

| ICHG 1% resistor (kΩ) | PinID.ICHG | nlChgCfg1.RoomChargeCurr (mA) | IChgTerm (mA) | DesignCap (mAh) |
|-----------------------|------------|-------------------------------|---------------|-----------------|
| 0.075                 | 0x0        | 3150                          | 350           | 1575            |
| 0.232                 | 0x1        | 3000                          | 300           | 1500            |
| 0.402                 | 0x2        | 2750                          | 300           | 1375            |
| 0.576                 | 0x3        | 2500                          | 300           | 1250            |
| 0.768                 | 0x4        | 2250                          | 300           | 1125            |
| 0.976                 | 0x5        | 2000                          | 200           | 1000            |
| 1.21                  | 0x6        | 1900                          | 200           | 950             |
| 1.43                  | 0x7        | 1800                          | 200           | 900             |
| 1.69                  | 0x8        | 1700                          | 200           | 850             |
| 1.96                  | 0x9        | 1600                          | 200           | 800             |
| 2.26                  | 0xA        | 1500                          | 150           | 750             |
| 2.61                  | 0xB        | 1400                          | 150           | 700             |
| 3.01                  | 0xC        | 1300                          | 150           | 650             |
| 3.4                   | 0xD        | 1200                          | 150           | 600             |
| 3.83                  | 0xE        | 1100                          | 150           | 550             |
| 4.42                  | 0xF        | 1000                          | 100           | 500             |
| 4.99                  | 0x10       | 900                           | 100           | 450             |
| 5.62                  | 0x11       | 800                           | 100           | 400             |
| 6.34                  | 0x12       | 700                           | 100           | 350             |
| 7.32                  | 0x13       | 650                           | 100           | 325             |
| 8.25                  | 0x14       | 600                           | 100           | 300             |
| 9.53                  | 0x15       | 550                           | 100           | 275             |
| 11                    | 0x16       | 500                           | 100           | 250             |
| 13                    | 0x17       | 450                           | 100           | 225             |
| 15.4                  | 0x18       | 400                           | 100           | 200             |
| 18.2                  | 0x19       | 350                           | 100           | 175             |
| 22.6                  | 0x1A       | 300                           | 100           | 150             |
| 28.7                  | 0x1B       | 250                           | 100           | 125             |
| 38.3                  | 0x1C       | 200                           | 100           | 100             |
| 54.9                  | 0x1D       | 150                           | 100           | 75              |
| 95.3                  | 0x1E       | 100                           | 100           | 50              |
| > 294                 | 0x1F       | 1600                          | 100           | 1500            |

**Table 3. VCHG Pin Resistor Configuration**

| VCHG 1% resistor (k $\Omega$ ) | PinID.VCHG | nVChgCfg1.RoomChargeVolt (V) | Vempty.VE (V) | Vempty.VR (V) | ModelCFG. ModelID | ModelCFG. VCHG |
|--------------------------------|------------|------------------------------|---------------|---------------|-------------------|----------------|
| 0.075                          | 0x0        | 4.5                          | 3.4           | 3.96          | 0                 | 1              |
| 0.232                          | 0x1        | 4.47                         | 3.4           | 3.96          | 0                 | 1              |
| 0.402                          | 0x2        | 4.45                         | 3.4           | 3.96          | 0                 | 1              |
| 0.576                          | 0x3        | 4.44                         | 3.4           | 3.96          | 0                 | 1              |
| 0.768                          | 0x4        | 4.43                         | 3.4           | 3.96          | 0                 | 1              |
| 0.976                          | 0x5        | 4.42                         | 3.4           | 3.96          | 0                 | 1              |
| 1.21                           | 0x6        | 4.4                          | 3.4           | 3.96          | 0                 | 1              |
| 1.43                           | 0x7        | 4.39                         | 3.35          | 3.92          | 0                 | 1              |
| 1.69                           | 0x8        | 4.38                         | 3.35          | 3.92          | 0                 | 1              |
| 1.96                           | 0x9        | 4.37                         | 3.35          | 3.92          | 0                 | 1              |
| 2.26                           | 0xA        | 4.36                         | 3.35          | 3.92          | 0                 | 1              |
| 2.61                           | 0xB        | 4.35                         | 3.35          | 3.92          | 0                 | 1              |
| 3.01                           | 0xC        | 4.34                         | 3.3           | 3.88          | 0                 | 1              |
| 3.4                            | 0xD        | 4.32                         | 3.3           | 3.88          | 0                 | 1              |
| 3.83                           | 0xE        | 4.3                          | 3.3           | 3.88          | 0                 | 1              |
| 4.42                           | 0xF        | 4.27                         | 3.3           | 3.88          | 0                 | 1              |
| 4.99                           | 0x10       | 4.25                         | 3.3           | 3.88          | 0                 | 1              |
| 5.62                           | 0x11       | 4.22                         | 3.3           | 3.88          | 0                 | 0              |
| 6.34                           | 0x12       | 4.2                          | 3.3           | 3.88          | 0                 | 0              |
| 7.32                           | 0x13       | 4.17                         | 3.3           | 3.88          | 0                 | 0              |
| 8.25                           | 0x14       | 4.15                         | 3.3           | 3.88          | 0                 | 0              |
| 9.53                           | 0x15       | 4.12                         | 3.3           | 3.88          | 0                 | 0              |
| 11                             | 0x16       | 4.1                          | 3.3           | 3.76          | 0                 | 0              |
| 13                             | 0x17       | 4                            | 3.3           | 3.68          | 0                 | 0              |
| 15.4                           | 0x18       | 3.9                          | 3.2           | 3.56          | 0                 | 0              |
| 18.2                           | 0x19       | 3.8                          | 3.1           | 3.48          | 0                 | 0              |
| 22.6                           | 0x1A       | 3.7                          | 3             | 3.36          | 6                 | 0              |
| 28.7                           | 0x1B       | 3.6                          | 2.9           | 3.32          | 6                 | 0              |
| 38.3                           | 0x1C       | 3.55                         | 2.85          | 3.32          | 6                 | 0              |
| 54.9                           | 0x1D       | 3.5                          | 2.8           | 3.28          | 6                 | 0              |
| 95.3                           | 0x1E       | 3.45                         | 2.7           | 3.2           | 6                 | 0              |
| > 294                          | 0x1F       | 4.3                          | 3.3           | 3.88          | 0                 | 1              |



## Charger Operation Modes

The MAX77972 includes a full-featured switch-mode charger for a one-cell lithium-ion (Li+) or lithium polymer (Li-polymer) battery. The current limit for CHGIN input is automatically configured allowing flexibility for connection to either an AC-to-DC wall adapter or a USB port. The synchronous switch-mode DC-DC converter utilizes 1.5MHz switching frequency, which is ideal for portable devices because it allows the use of small components while eliminating excessive heat generation. The charger can operate in buck mode, OTG mode and reverse boost mode as needed.

ADI's Smart Power Selector architecture always makes the best use of the limited adapter power and the battery's power to supply up-to-buck mode CHGIN current limit from the adapter to the system. Additionally, supplement mode provides additional current from the battery to the system up to BATT to SYS overcurrent threshold. Adapter power that is not used for the system goes to charging the battery. All power switches for charging and switching the system load between battery and adapter power are integrated on the chip – no external MOSFET required.

ADI's proprietary process technology allows for low- $R_{DS(on)}$  devices in a small solution size. The total dropout resistance from the adapter power input to the battery is 165m $\Omega$  (typ), assuming the inductor has 0.04 $\Omega$  of ESR. This 165m $\Omega$  typical dropout resistance allows for charging a battery up to 3.15A. The resistance from the BATT to the SYS node is 20m $\Omega$ , allowing for low power dissipation and long battery life. A multitude of safety features ensures reliable charging. Features include a charge timer, junction thermal regulation, over/under voltage protection, short circuit protection, and BATT to SYS overcurrent protection (see the [Charger Protections](#) section for more information).




Figure 7. Battery Charger Detailed Functional Diagram

## Smart Power Selector

The Smart Power Selector architecture is a network of internal switches and control loops that distributes energy among CHGIN, BYP, SYS and BATT. The principle of the energy delivery is:

- Both  $V_{CHGIN}$  and  $V_{BAT}$  are valid
  - CHGIN is the primary source of energy.
  - The battery is the secondary source of energy.
  - Energy delivery to SYS is the highest priority.
  - Any energy that is not required by SYS is available to the battery.
- Battery only mode
  - Energy delivery to SYS is the highest priority.
  - Any energy not required by SYS is available for BYP or CHGIN when reverse boost or OTG is enabled.

The charger switches among a couple of modes during operation to achieve the above goals. [Figure 7](#) shows a detailed functional diagram of this architecture. The charger operation is summarized in [Table 4](#).

**Table 4. Charger Operation Mode**

|                             | BUCK REGULATION TARGET                                                             | QCHGIN | QHS/QLS   | QBAT   | SYS VOLTAGE                                                                                |
|-----------------------------|------------------------------------------------------------------------------------|--------|-----------|--------|--------------------------------------------------------------------------------------------|
| <b>Buck No Charging</b>     | $V_{SYS}$ (ChargingVoltage)                                                        | On     | Switching | Off    | ChargingVoltage                                                                            |
| <b>Precharge</b>            | $V_{SYS}$ (ChargingVoltage)<br>$I_{CHG}$ (Fixed 55mA) from internal current source | On     | Off       | Off    | ChargingVoltage                                                                            |
| <b>Trickle Charge</b>       | $V_{SYS}$ (nChgConfig1.MINVSYS)<br>$I_{CHG}$ (Fixed 300mA)                         | On     | Switching | Linear | nChgConfig1.MINVSYS                                                                        |
| <b>Fast Charge</b>          | $I_{BATT}$ (ChargingCurrent)                                                       | On     | Switching | On     | $V_{BATT} + I_{BATT} \times R_{BAT2SYS}$                                                   |
| <b>Input Current</b>        | $I_{CHGIN}$ (USB detection or nChgConfig3.CHGIN_ILIM)                              | On     | Switching | On     | $V_{BATT} - V_{BSREG}$ (Trickle)<br>$V_{BATT} - I_{BATT} \times R_{BAT2SYS}$ (Fast Charge) |
| <b>Input Voltage (AICL)</b> | $V_{CHGIN}$ (nChgConfig4.VCHGIN_REG)                                               | On     | Switching | On     | $V_{BATT} - V_{BSREG}$ (Trickle)<br>$V_{BATT} - I_{BATT} \times R_{BAT2SYS}$ (Fast Charge) |
| <b>Thermal Foldback</b>     | $T_J$ (nChgConfig2.REGTEMP)                                                        | On     | Switching | On     | $V_{BATT} - V_{BSREG}$ (Trickle)<br>$V_{BATT} - I_{BATT} \times R_{BAT2SYS}$ (Fast Charge) |
| <b>OTG</b>                  | $V_{BYP}$ (Fixed 5.1V)                                                             | On     | Switching | On     | $V_{BATT} - I_{BATT} \times R_{BAT2SYS}$                                                   |
| <b>Reverse Boost</b>        | $V_{BYP}$ (nChgConfig3.VBYPSET)                                                    | Off    | Switching | On     | $V_{BATT} - I_{BATT} \times R_{BAT2SYS}$                                                   |
| <b>Battery Only</b>         | N/A                                                                                | Off    | Off       | On     | $V_{BATT} - I_{BATT} \times R_{BAT2SYS}$                                                   |

## Input Current Limit

The input current limit loop allows the battery to provide a supplement current when the combined load (BYP and SYS) exceeds the input current limit. MAX77972 offers two ways to set the input current limit.

- Through integrated USB detection. Once the USB device is plugged in, after the charger type detection is done, MAX77972 automatically configures the input current limit to the highest settings that the source can provide. See the [USB Detection](#) section for details. By default, the automatic USB detection for the input current limit is enabled.
- Manually set the input current limit through I<sup>2</sup>C. Write nChgConfig4.NO\_AUTOSET to 1 to enable manual input current setting. Then set nChgConfig3.CHGIN\_ILIM to the desired input current limit.

## Adaptive Input Current Limiting Loop (AICL)

An adaptive input current limiting loop (AICL) allows the charger to be well-behaved when attached to a poor-quality charge source. The loop improves performance with relatively high resistance charge sources that exist when long cables

are used, or devices are charged with non-compliant USB hub configurations. The AICL loop automatically reduces the input current to keep the input voltage at  $V_{CHGIN\_REG}$  4.5V (default). The CHGIN regulation voltage is I<sup>2</sup>C programmable through `nChgConfig4.VCHGIN_REG`. If the input current limit is reduced to 60mA and the charger is in the AICL loop, then the charger is turned off.

### Thermal Foldback

Thermal foldback maximizes the battery charge current while regulating the junction temperature of MAX77972. As shown in [Figure 8](#), when the die temperature exceeds the `nChgConfig2.REGTEMP`, a thermal limiting circuit reduces the battery charger's target current by 5%/°C ( $AT_{JREG}$ ). The target charge current reduction is achieved with an analog control loop (i.e. not a digital reduction in the input current).




Figure 8. Charge Currents vs. Junction Temperature

### Reduced Charge Current

In all the charging state ( $I_{CHG} > 0$ ) other than PRECHARGE in [Figure 2](#), the charge current may be lower than the setting value, `ITRICKLE`, or `ChargingCurrent` register for various of reasons:

- The charger is in fast charge CV mode.
- The charger input is in the input current limit loop.
- The charger is in the AICL loop.
- The charger is in thermal foldback.

## OTG and Reverse Boost Mode

The DC-DC converter topology of the MAX77972 allows it to operate as a buck converter or reverse boost converter. There are two reverse modes: OTG and reverse boost.

- Set nChgConfig0.MODE = 0xA or 0xB to enter OTG mode. In the OTG mode, the DC-DC converter operates in reverse boost mode, and Q<sub>CHGIN</sub> is fully on. OTG mode allows the charger to source current to BYP and CHGIN. The BYP and CHGIN voltage is maintained at a fixed 5.1V. OTG current limit at CHGIN is I<sup>2</sup>C configurable through nChgConfig1.OTG\_ILIM. The Q<sub>CHGIN</sub> automatically tries to retry after 300ms if CHGIN loading exceeds nChgConfig1.OTG\_ILIM. If the overload at CHGIN persists, then the CHGIN switch toggles ON and OFF with ~60ms ON and ~300ms OFF. It is recommended to follow the steps below to enable OTG:
  - Wait until ChgDetails00.CHGIN\_OK is 0. CHGIN voltage is below CHGIN UVLO threshold 4.5V (default)
  - Pull the CHGEN pin high. Note that the CHGEN needs to be high to enable OTG mode
  - Write nChgConfig0.MODE to 0xA or 0xB to enable OTG
- Set nChgConfig0.MODE = 0x8 or 0x9 to enter reverse boost mode. The DC-DC converter operates in reverse boost mode and Q<sub>CHGIN</sub> is fully off. Reverse boost mode allows charger to source current to only BYP pin. V<sub>BYP</sub> is I<sup>2</sup>C programmable through nChgConfig.VBYPSET up to 5.5V. There is no current limit at BYP pin, but if the battery discharge current exceeds nChgConfig1.B2SOVRC, Q<sub>BAT</sub> is turned off. See the [Battery Discharge Overcurrent Protection](#) section for detailed description.

Charger operation modes are set through nChgConfig0.MODE as shown in [Table 5](#). Note that turning on/off the charger is also controlled by MAX77972's internal logic according to the charging profile described in the [Charging Control](#) section. If it is desired to force the charger to turn off, set nChgConfig5.ChgEnable to 0 instead of directly setting nChgConfig9.MODE to 0x4.

**Table 5. Charger Modes**

| nChgConfig0.MODE                          | CHARGER MODES                                                                 |
|-------------------------------------------|-------------------------------------------------------------------------------|
| 0x0, 0x1                                  | <b>Battery Only:</b> charger = off, OTG = off, buck = off, boost = off        |
| 0x4 (Do not set through I <sup>2</sup> C) | <b>Charger Off:</b> charger = off, OTG = off, buck = on, boost = off          |
| 0x5                                       | <b>Charger On:</b> charger = on, OTG = off, buck = on, boost = off            |
| 0x8, 0x9                                  | <b>Reverse Boost to BYP:</b> charger = off, OTG = off, buck = off, boost = on |
| 0xA, 0xB                                  | <b>OTG to CHGIN:</b> charger = off, OTG = on, buck = off, boost = on          |
| 0x2, 0x3, 0x6, 0x7, 0xC, 0xD, 0xE, 0xF    | N/A. No change.                                                               |

## Input Self Discharge

To ensure that a rapid removal and re-insertion of a charge source always results in a charger input interrupt, the charger input presents loading to the input capacitor to ensure that when the charge source is removed, the input voltage decays below the UVLO threshold in a reasonable time. The input self-discharge is implemented with a 70kΩ resistor from CHGIN input to ground.

## Charger Protections

### Charge Timer Fault

The battery charger provides a precharge timer and a fast charge timer to ensure safe charging. The charge timer prevents the battery from charging indefinitely.

- The time that the charger is allowed to remain in precharge and trickle charge states is t<sub>PQ</sub>, fixed at 30 minutes.
- The time that the charger is allowed to remain in the fast charge CC, CV and top-off states is nChgConfig0.FCHGTIME. The charger is suspended upon charger timeout. ChgDetails01.CHG\_DTLS moves to 0x6. STAT becomes Hi-Z. As shown in [Figure 2](#), the charger exit timer fault state by suspending charging and restart:
  - Plug out and re-insert the charger input from CHGIN
  - Toggle the CHGEN pin low and back to high
  - Write nChgConfig5.ChgEnable bit to 0 and restart by setting it to 1

**Watchdog Timer**

In addition to charger safety timers, the MAX77972 also provides a watchdog timer to ensure safe charging. As shown in [Figure 2](#), the watchdog timer protects the battery from charging indefinitely if the host hangs or otherwise cannot communicate correctly. The watchdog timer is disabled by default with `nChgConfig0.WDTEN = 0`. Enable the watchdog timer feature by setting `nChgConfig0.WDTEN` to 1. While enabled, the system controller must reset the watchdog timer within the timer period  $t_{WD}$  80s (min) for the charger to operate normally. Reset the watchdog timer by programming `nChgConfig2.WDTCLR = 0x01`.

If the watchdog is not serviced on time, the battery charger can be configured to perform different operations:

- `nChgConfig2.WD_QBATOFF` bit is set to 0 (default). Charger suspended charging when the watchdog timer expires. The buck converter is still active to support the SYS load. If the charger was previously in any charging state (precharge, trickle charge, fast charge CC, fast charge CV, and top-off) before watchdog timeout, `ChgDetails00.CHG_OK` is cleared to 0, and a `ChgMaskSts.CHG_I` interrupt is generated upon timer expiration. `ChgDetails00.CHG_DTLS = 0x0B`, which indicates that the charger is off because the watchdog timer has expired. Once the watchdog timer has expired, the charger may be restarted by programming `nChgConfig2.WDTCLR=0x01`. The SYS node can be supported by the battery and/or the adapter through the DC-DC buck while the watchdog timer is expired.
- `nChgConfig2.WD_QBATOFF` bit is set to 1. and the watchdog timer expires, MAX77972 turns off the buck, charger `QBAT` switch and cycle SYS power for 150ms.

**Battery Discharge Overcurrent Protection**

The MAX77972 protects itself, the battery, and the system from potential damage due to excessive battery discharge current. Excessive battery discharge current may occur for several reasons such as exposure to moisture, a software problem, an IC failure, a component failure, or a mechanical failure that causes a short circuit.

When the BATT to SYS discharge current exceeds `nChgConfig1.B2SOVRC` for at least  $t_{BOVRC}$  6ms, MAX77972 turns off `QBAT` to disable the BATT to SYS discharge path. Under discharge overcurrent fault condition, when SYS is low ( $V_{SYS} < V_{SYSUP}$ ) for 150ms, MAX77972 restarts on its own and attempts to pull up SYS again. If the fault condition remains, the whole cycle is repeated until this fault condition is removed.

When MAX77972 is in battery discharge overcurrent protection state, the internal current sense circuit is not under regular operation condition. If the MAX77972 is under this condition for a while, it may affect fuel gauge accuracy. It is recommended to follow the software implementation guide to reload the model if the MAX77972 is found in this fault state. Check `ChgDetails01.BAT_dis_OC` to see if the fault happened. This indicator bit retains its value until it is written to 0 from the application processor.

**Inrush Current Control during System Power-Up**

This feature limits the main battery to system current to  $I_{SYSPU}$  50mA (typ) as long as  $V_{SYS}$  is less than  $V_{SYSPU}$  2V (typ) during battery-only startup. This feature limits the surge current that typically flows from the main battery to the device's low-impedance system bypass capacitors during a system power-up. A system power-up happens anytime that current from the battery is supplied to SYS when  $V_{SYS} < V_{SYSPU}$ . For  $V_{SYS} < V_{SYSPU}$ , the systems designer should review how much is the current draw on  $V_{SYS}$  since a load exceeding  $I_{SYSPU}$  prevents a successful power-up. This "system power-up" condition typically occurs when a battery is hot-inserted into an otherwise unpowered device. When "system power-up" occurs due to hot insertion, a slight delay is required for inrush control circuits to activate. A current spike over  $I_{SYSPU}$  may occur during this time.

**USB Detection**

The MAX77972 provides USB BC1.2 charger detection and Type-C detection. The key features of USB detection are:

- USB BC1.2 charger detection:
  - D+/D- charging signature detector
  - USB BC1.2 Compliant with SDP, DCP and CDP detection
  - Detect proprietary charger types
    - Apple 500mA, 1A, 2A, 12W
    - Samsung 2A
- USB Type-C detection:
  - CC source detection. Automatically set the input current limit according to the source capability.

**USB BC1.2 Charger Detection**

The USB charger detection is USB BC1.2 compliant and can automatically detect some common proprietary charger types. The MAX77972 USB detection follows USB BC1.2 requirements and detects SDP, CDP and DCP types. In addition to USB BC1.2 State Machine, the IC also detects a limited number of proprietary charger types (Apple, Samsung and generic 500mA). The BC1.2 detected charger type is reported at `UsbDetails.CHGTYP` and proprietary charger types are reported at `UsbDetails.PRCHGTYP`. If D+/D- is found as open, `UsbDetails.ChgTyp` is indicated as SDP by BC1.2 requirements. The MAX77972 automatically sets the CHGIN input current limiting based on the charger type detection results. `UsbDetails.USB_INLIM` indicates the input current limit set by USB detection. If the charger type detection result is unknown charger type, the input current limit is set to 500mA.

**Table 6. USB BC1.2 DETECTED CHARGER TYPE (UsbDetails.CHGTYP)**

| Input Current Limit | Charger detected |
|---------------------|------------------|
| 500mA               | No adapter found |
| 500mA               | SDP              |
| 1.5A                | CDP              |
| 1.5A                | DCP              |

**Table 7. Detected Proprietary Charger Type (UsbDetails.PRCHGTYP)**

| Input Current Limit | Charger detected |
|---------------------|------------------|
| 500mA               | Apple            |
| 1A                  | Apple            |
| 2A                  | Apple            |
| 2.4A                | Apple 12W        |
| 2A                  | Samsung          |
| 3A                  | All others       |

After the charger type detection is done, MAX77972 automatically configures the input current limit to the highest settings that the source can provide. If the input source is not a standard power source described by BC1.2 or USB Type-C or a proprietary charger type that MAX77972 can detect, the MAX77972 sets the input current limit to 500mA. Disable USB BC1.2 detection by setting `nChgConfig4.CHGDETEN` to 0.

**USB Type-C Detection**

The MAX77972 works as a sink compliant with USB Type-C rev1.2 specifications. The USB Type-C functions are controlled by a logic state machine which follows the Type-C requirements. The MAX77972 sets the CHGIN input current limit based on the current advertised on the CC wires. When a source is detected, the type-C state machine auto-detects the active CC line. The state machine auto-detects the source advertised current (500mA, 1.5A and 3.0A). Upon detection of a change in the advertised current, the chip automatically sets the input current limit. The setting input current is reported at `UsbDetails.CC_CURR`. USB Type-C detection can be disabled by setting `nChgConfig5.CCDetEn` to 0.

The MAX77972 executes D+/D- detection and CC detection in parallel and takes the higher of the two input current limit values determined by D+/D- detection and by CC detection.

**ModelGauge m5 EZ Fuel Gauge**

The MAX77972 incorporate the ModelGauge m5 algorithm that combines the excellent short-term accuracy and linearity of a coulomb counter with the excellent long-term stability of a voltage-based fuel gauge, along with temperature compensation to provide industry-leading fuel-gauge accuracy. ModelGauge m5 cancels offset accumulation error in the coulomb counter, while providing better short-term accuracy than any purely voltage-based fuel gauge. Additionally, the ModelGauge m5 algorithm does not suffer from abrupt corrections that normally occur in coulomb-counter algorithms, since tiny continual corrections are distributed over time. The device automatically compensates for aging, temperature, and discharge rate and provides accurate state-of-charge (SOC) in mAh or % over a wide range of operating conditions.



The device provides two methods for reporting the age of the battery: reduction in capacity and cycle odometer. The device provides precision measurements of current, voltage, and temperature. The temperature of the battery pack is measured using an external thermistor supported by ratiometric measurements on an auxiliary input. An I<sup>2</sup>C interface provides access to data and control registers.

## ModelGauge m5 Algorithm

Classical coulomb-counter-based fuel gauges have excellent linearity and short-term performance. However, they suffer from drift due to the accumulation of the offset error in the current-sense measurement. Although the offset error is often very small, it cannot be eliminated. It causes the reported capacity error to increase over time and requires periodic corrections. Corrections are traditionally performed at full or empty. Some other systems also use the relaxed battery voltage to perform corrections. These systems determine the true state-of-charge (SOC) based on the battery voltage after a long time of no current flow. Both have the same limitation: if the correction condition is not observed over time in the actual application, the error in the system is boundless. The accuracy of such corrections dominates the performance of classic coulomb counters. Voltage measurement-based SOC estimation has accuracy limitations due to imperfect cell modeling but does not accumulate offset error over time.

The IC includes an advanced voltage fuel gauge ( $V_{FG}$ ) that estimates open-circuit voltage (OCV), even during current flow, and simulates the nonlinear internal dynamics of a Li+ battery to determine the SOC with improved accuracy. The model considers the time effects of a battery caused by the chemical reactions and impedance in the battery to determine SOC. This SOC estimation does not accumulate offset error over time. The IC performs a smart empty compensation algorithm that automatically compensates for the effect of temperature conditions and load conditions to provide accurate state-of-charge information. The converge-to-empty function eliminates error toward an empty state. The IC learns battery capacity over time automatically to improve long-term performance. The age information of the battery is available in the output registers.

The ModelGauge m5 algorithm combines a high-accuracy coulomb counter with a  $V_{FG}$ . See [Figure 9](#). The complementary combined result eliminates the weaknesses of both the coulomb counter and the  $V_{FG}$  while providing the strengths of both. A mixing algorithm weighs and combines the  $V_{FG}$  capacity with the coulomb counter and weighs each result so that both are used optimally to determine the battery state. In this way, the  $V_{FG}$  capacity result is used to continuously make small adjustments to the battery state, cancelling the coulomb-counter drift.




Figure 9. ModelGauge m5 Algorithm

The ModelGauge m5 algorithm uses this battery state information and accounts for temperature, battery current, age, and application parameters to determine the remaining capacity available to the system. As the battery approaches the critical region near empty, the ModelGauge m5 algorithm invokes a special error correction mechanism that eliminates any error.

The ModelGauge m5 algorithm continually adapts to the cell and application through independent learning routines. As the cell ages, its change in capacity is monitored and updated and the voltage-fuel-gauge dynamics adapt based on cell-voltage behavior in the application.




Figure 10. ModelGauge m5 EZ Block Diagram



ModelGauge m5 EZ Performance

ModelGauge m5 EZ performance provides plug-and-play operation when the IC is connected to most lithium batteries. While the IC can be custom tuned to the application's specific battery through a characterization process for ideal performance, the IC can provide good performance for most applications with no custom characterization required. [Table 8](#) and [Figure 11](#) show the performance of the ModelGauge m5 algorithm in applications using ModelGauge m5 EZ configuration.

The ModelGauge m5 EZ provides good performance for most cell types. For some chemistries, such as lithium-iron-phosphate (LiFePO<sub>4</sub>) and Panasonic NCR/NCA series cells, it is suggested that the customer request a custom model from ADI for best performance.

For even better fuel-gauging accuracy than ModelGauge m5 EZ, contact Analog for information regarding cell characterization.

Table 8. ModelGauge m5 EZ Performance

| DESCRIPTION                    | AFTER FIRST CYCLE* (%) | AFTER SECOND CYCLE* (%) |
|--------------------------------|------------------------|-------------------------|
| Tests with less than 3% error  | 95                     | 97                      |
| Tests with less than 5% error  | 98.7                   | 99                      |
| Tests with less than 10% error | 100                    | 100                     |

\*Test conditions: +20°C and +40°C, run time of > 3 hours.




Figure 11. ModelGauge m5 EZ Configuration Performance

### OCV Estimation and Coulomb-Count Mixing

The core of the ModelGauge m5 algorithm is a mixing algorithm that combines the OCV state estimation with the coulomb counter. After the power-on reset of the IC, coulomb-count accuracy is unknown. The OCV state estimation is weighted heavily compared to the Coulomb count output. As the cell progresses through cycles in the application, coulomb-counter accuracy improves, and the mixing algorithm alters the weighting so that the coulomb-counter result is dominant. From this point forward, the IC switches to servo mixing. Servo mixing provides a fixed magnitude continuous error correction to the coulomb count, up or down, based on the direction of error from the OCV estimation. This allows differences between the coulomb count and OCV estimation to be corrected quickly. See [Figure 12](#) for more details.




Figure 12. Voltage and Coulomb Count Mixing

The resulting output from the mixing algorithm does not suffer drift from current measurement offset error and is more stable than a stand-alone OCV estimation algorithm. Initial accuracy depends on the relaxation state of the cell. See [Figure 13](#). The highest initial accuracy is achieved with a fully relaxed cell.




Figure 13. ModelGauge m5 Typical Accuracy Example

ModelGauge m5 EZ Registers

For accurate results, ModelGauge m5 EZ uses information about the cell and the application as well as the real-time information measured by the IC. [Figure 14](#) shows inputs and outputs to the algorithm grouped by category. Analog input registers are the real-time measurements of voltage, temperature, and current performed by the IC. Application-specific registers are programmed by the customer to reflect the operation of the application. The Cell Characterization Information registers hold characterization data that models the behavior of the cell over the operating range of the application. The Algorithm Configuration registers allow the host to adjust the performance of the IC for its application. The Learned Information registers allow an application to maintain the accuracy of the fuel gauge as the cell ages.




Figure 14. ModelGauge m5 EZ Registers

## Fuel Gauge Learning

The MAX77972 periodically makes internal adjustments to cell characterization and application information to remove initial errors and maintain accuracy as the cell ages. These adjustments always occur as small under-corrections to prevent instability of the learning process and prevent any noticeable jumps in the fuel-gauge outputs. Learning occurs automatically without any input from the host. In addition to estimating the state of charge, the IC observes the battery's relaxation response and adjusts the dynamics of the voltage fuel gauge. To maintain learned accuracy through power loss, the host must periodically save learned information and restore it after power is returned. Registers used by the algorithm include:

- **Application Capacity (FullCapRep Register).** This is the total capacity available to the application at full, set through the IChgTerm registers as described in the [Top-Off State](#) section.
- **Cell Capacity (FullCapNom Register).** This is the total cell capacity at full, including some capacity that sometimes is not available to the application due to high loads and/or low temperature. The IC periodically compares the percent change based on an open circuit voltage measurement with the coulomb-count change as the cell charges and discharges, maintaining an accurate estimation of the cell capacity in mAh as the cell ages. See [Figure 15](#).
- **Voltage Fuel-Gauge Adaptation.** The IC observes the battery's relaxation response and adjusts the dynamics of the voltage fuel gauge. This adaptation adjusts the nRComp0 register during qualified cell relaxation events. The learning can occur during relaxation events with a charge/discharge cycle. The
  - doesn't require charge-to-full or discharge-to-empty.
- **Empty Compensation Adaptation.** The IC updates internal data whenever a cell empty is detected (VCell or AvgVCell < VE) to account for cell age or other cell deviations from the characterization information.




Figure 15. ModelGauge m5 Learns Full Capacity during Arbitrary Cycling

## Empty Compensation

As the temperature and discharge rate of an application changes, the amount of charge available to the application also changes. The ModelGauge m5 algorithm distinguishes between remaining capacity of the cell, remaining capacity of the application, and reports both results to the user.

The MixCap output register tracks the charge state of the cell. This is the theoretical mAh of charge that can be removed from the cell under ideal conditions—extremely low discharge current and independent of cell voltage. This result is not affected by application conditions such as cell impedance or minimum operating voltage of the application. ModelGauge m5 continually tracks the expected empty point of the application in mAh. This is the amount of charge that cannot be removed from the cell by the application because of minimum voltage requirements and internal losses of the cell. The IC subtracts the amount of charge not available to the application from the MixCap register and reports the result in the AvCap register.

Since available remaining capacity is highly dependent on discharge rate, the AvCap register can be subject to large instantaneous changes as the application load current changes. The result can increase, even while discharging if the load current suddenly drops. This result, although correct, can be very counter-intuitive to the host software or end user. The RepCap output register contains a filtered version of AvCap that removes any abrupt changes in remaining capacity. RepCap converges with AvCap over time to correctly predict the application empty point while discharging or the application full point while charging. [Figure 16](#) shows the relationship of these registers.




Figure 16. Handling Changes in Empty Calculation

### Converge-To-Empty

The MAX77972 includes a feature that guarantees the fuel gauge output smoothly converges to 0% as the cell voltage approaches the empty voltage. As the cell voltage approaches the target empty voltage (AvgVCell approaches VEmpty) the IC smoothly adjusts the rate of change of RepSOC so that the fuel gauge reports 0% at the same time that the cell voltage reaches empty as shown in [Figure 17](#). This prevents early or late empty reporting by the fuel gauge, maximizing application run-time.




Figure 17. Converge-To-Empty Performance

### Determining Fuel-Gauge Accuracy

To determine the true accuracy of a fuel gauge as experienced by end users, the battery should be exercised in a dynamic manner. The end-user accuracy cannot be understood with only simple cycles. To challenge a correction-based fuel gauge such as a coulomb counter, test the battery with partial loading sessions. For example, a typical user can operate the device for ten minutes and then stop use for an hour or more. A robust test method includes these kinds of sessions many times at various loads, temperatures, and durations. Refer to the [Application Note 4799: Cell Characterization Procedure for a ModelGauge m3/ModelGauge m5 Fuel Gauge](#).

### Initial Accuracy

The IC uses the first voltage reading after power-up or after the cell is connected to the IC to determine the starting output of the fuel gauge. It is assumed that the cell is fully relaxed prior to this reading. However, this is not always the case. If there is a load or charge current present, the initial reading is compensated using the characterized internal impedance of the cell to estimate the cell's relaxed voltage. If the cell was recently charged or discharged, the voltage measured by the IC might not represent the true state-of-charge of the cell, resulting in an initial error in the fuel gauge outputs. In most cases, this error is minor and is quickly removed by the fuel gauge algorithm during the first hour of normal operation.

### 99% and Empty Hold

The MAX77972 supports two modes that limit the RepSOC% reported until a specific condition is reached.

- **99% Hold.** This feature limits RepSOC not to exceed 99% until a charge termination event is detected. Disable this feature by setting SOCHold.HoldEn99 to 0 (default enabled).

- Empty Hold.** This feature limits RepSOC to not fall below x% (1% default) until the empty voltage is crossed. This can be useful with operating systems which force system shutdown at a particular battery percentage. A Windows computer, for example, may force the system shutdown or hibernate when the fuel gauge crosses 5%. So setting Empty Hold to 6% can guarantee deeper discharge to a specified voltage level, and thereby often extend runtime. Set desired empty SOC in SOCHold.EmptySOCHold. The MAX77972 holds the SOC until battery voltage drop below Vempty + SOCHold.EmptyVltHold, as shown in [Figure 18](#).




Figure 18. SOC Hold Conceptual Drawing

### Cell Relaxation Detection

The nRelaxCfg register defines how the IC detects if the cell is in a relaxed state. See [Figure 19](#). For a cell to be considered relaxed, current flow through the cell must be kept at a minimum while the change in the cell's voltage over time ( $dV/dt$ ) shows little or no change. If AvgCurrent remains below the nRelaxCfg.LOAD threshold while VCell changes less than the nRelax.dV threshold over two consecutive periods of nRelaxCfg.dt, the cell is considered to be relaxed. FStat.ReIDt is set after cell relaxation. If the cell remains in this state after 48 to 96 minutes after FStat.ReIDt is set, FStat.ReIDt2 is set, which indicates the cell is in long relaxation.




Figure 19. Cell Relaxation Detection

### Save and Restore Registers

The device is designed to operate outside the battery pack and can, therefore, be exposed to power loss when in the application. To prevent the loss of learned information during power cycles, a save-and-restore procedure can be used to maintain register values in non-volatile memory external to the device. The registers must be stored externally and then rewritten to the device after power-up to maintain a learned state of operation. Note that some registers are application outputs, some registers are for internal calculations, and some are characterization setup registers. Registers that are not internal are described in their own sections. These values should be stored by the application at periodic intervals. Some recommended backup events are:

- End-of-charge
- End-of-discharge
- Before the application enters the shutdown state

The host is responsible for loading the default characterization data at the device's first power-up and restoring the default characterization data, plus learned information on subsequent power-up events.

### Fuel Gauge Operation Modes

The MAX77972 fuel gauge supports two power modes: active mode and hibernate mode. If Hibernate mode is enabled through `nHibCfg.EnHib`, MAX77972 enters hibernate mode from active mode when the Current register reading falls below the `nHibCfg.HibThreshold` for longer than `HibEnterTime`. If the Current register reading goes above the `nHibCfg.HibThreshold` for longer than the `nHibCfg.HibExitTime`, the MAX77972 goes from hibernate to active mode. The current consumption is reduced in the hibernate mode due to the extended gauge and ADC being on time. `Status2.Hib` bit indicates if MAX77972 is in the hibernate mode.

- Active mode: Gauge and ADC update every 176ms.
- Hibernate mode: Gauge and ADC update every 1.4s.

### Fuel Gauge Alert (ALRT)

The MAX77972 allows interrupts to be generated by detecting a high or low voltage, current, temperature, or state of charge. Interrupts are generated on the ALRT pin open-drain output driver. An external pullup is required to generate a logic-high signal. Any of the following conditions can trigger alerts:

- **Battery removal:** THM is floating, and battery removal detection enabled (`Config.Ber = 1`). `Status.Br` is set to 1 with a battery removal event.
- **Battery insertion:** THM is connected to a thermistor, and battery insertion detection enabled (`Config.Bei = 1`). `Status.Bi` is set to 1 with a battery insertion event.
- **Over/undervoltage:** `VALrtTh` register threshold violation (upper or lower) and alerts enabled (`Config.Aen = 1`). `Status.Vmn` and `Status.Vmx` are set to 1 for the upper and lower thresholds accordingly.
- **Over/undertemperature:** `TALrtTh` register threshold violation (upper or lower) and alerts enabled (`Config.Aen = 1`). `Status.Tmn` and `Status.Tmx` are set to 1 for the upper and lower thresholds accordingly.
- **Over/undercurrent:** `IALrtTh` register threshold violation (upper or lower) and alerts enabled (`Config.Aen = 1`). `Status.lmn` and `Status.lmx` are set to 1 for the upper and lower thresholds accordingly.
- **Over/under SOC:** `SALrtTh` register threshold violation (upper or lower) and alerts enabled (`Config.Aen = 1`). `Status.Smn` and `Status.Smx` are set to 1 for the upper and lower thresholds accordingly.
- **1% SOC change:** `RepSOC` register bit d8 (1% bit) changed (`Config2.dSOCEn = 1`).

To prevent false interrupts, the threshold registers should be initialized before setting the `Config.Aen` bit. Alerts generated by battery insertion or removal can only be reset by clearing the corresponding bit in the Status register. Alerts generated by a threshold-level violation can be configured to be cleared only by software, or cleared automatically when the threshold level is no longer violated. See the Config and Config2 register descriptions for details of the alert function configuration.



## Analog Measurements

The MAX77972 continually monitors the voltage, current and temperature for the fuel gauge and charging functions. The following sections detail how these measurements occur.

### Voltage Measurements

The MAX77972 performs battery voltage measurement between the BATTSP and BATTSN pins and input voltage measurement between BYP and GND pins.

- **VCell:** In each update cycle, the reading of the cell voltage measurement is placed in the VCell register.
- **AvgVCell:** The AvgVCell register reports an average of the VCell register readings. The averaging time period is configurable from 12 seconds to 24 minutes. Set FilterCfg.VOLT accordingly for the desired averaging time filter.
- **VByP:** Every 2.8s, the reading of the input voltage measurement is placed in the VByP register.
- **VSys:** Every 2.8s, the reading of the input voltage measurement is placed in the VSys register.

### Current Measurements

The MAX77972 performs input current measurement using QCHGIN FET.

- **ICHGIN:** Every 1.4s, the reading of the input current measurement is placed in the ICHGIN register.

There are two options for battery current measurement: internal current sensing through Q<sub>BAT</sub> FET and an external sense resistor between CSP and BATTSP/CSN.

- **Internal current sensing:** For MAX77972, when the internal current sensing is selected, the current measurement is done using Q<sub>BAT</sub> FET. The internal current sense is equivalent to 10mΩ. The measurement range is ±5.12A, and the resolution is 156.25μA.
- **External current sensing:** Set nADCCfg.RsnsEn to 1 to select the external sense resistor. When an external resistor is selected, current flow through the battery is determined by making voltage measurements across the sensing element. The measurement range is ±51.2mV, and the reporting resolution is 1.5625μV. Please note that if the selected sense resistor is not 10mΩ, ADC outputs scale with it, but it does not apply to ChargingCurrent. The resolution mismatch between ChargingCurrent and Current/AvgCurrent may lead to an error entering next charging step. See [Step Charging](#) section for more details. It is recommended to use 10mΩ external sense resistor to avoid the error. Also, even if the external sense is selected, the battery over-discharge current protection is still measured from Q<sub>BAT</sub>.

The battery current is reported in the following registers:

- **Current:** In each update cycle, the battery measurement result is stored as a two's complement value in the Current register. Measurement results outside the minimum and maximum register values are reported as the minimum or maximum value.
- **AvgCurrent:** The AvgCurrent register reports an average of Current register readings over a configurable 0.7-second to 6.4-hour time period. Set FilterCfg.CURR to select the desired time filter. The first Current register reading after returning to active mode sets the starting point of the AvgCurrent filter.

The current measurement A/D is factory-trimmed to datasheet accuracy without the need for the user to make further adjustments. The recommended default applies no gain or offset adjustments to the Current register reading. For specific application requirements where adjustment is needed, the gain and offset of battery current measurement can be adjusted through the nCGain register.

### Temperature Measurements

The MAX77972 can measure and report its own internal temperature or report an external temperature by using an NTC Thermistor divider network connected to the THM pin. The temperature can be from 3 sources:

- Thermistor connected to THM pin (default). The temp register reported value is converted from voltage measurement through the THM pin. Toggle the ADCCFG2.R100 bit to select between 10kΩ and 100kΩ thermistors.
- Die temperature sensor. Set nADCCFG.ThEn = 0 to enable die temperature measurement. The temperature register reported value is from the on-chip temperature sensor.
- External overwrite. Set Config.Tex = 1 to disable thermistor/internal temperature detection. The MAX77972 stops updating the Temp register. The temp register is overwritten through I<sup>2</sup>C.

External NTC thermistors generate a temperature-related voltage measured at the THM pin. Set the nThermCfg register to compensate the thermistor for an accurate temperature translation. [Table 9](#) lists common NTC thermistors with their associated Beta value and the nThermCfg value. The thermistors in the table translate within  $\pm 1^{\circ}\text{C}$  from  $-40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$ . For other thermistors, use the equation in [Table 9](#) to translate within  $\pm 2.5^{\circ}\text{C}$ .

**Table 9. Register Settings for Common Thermistor Types**

| THERMISTOR             | R <sub>25C</sub> (kΩ) | BETA at 25°C to 85°C                                              | nThermCfg |
|------------------------|-----------------------|-------------------------------------------------------------------|-----------|
| Murata NCP15XH103F03RC | 10                    | 3435                                                              | 71DEh     |
| Semitec 103AT-2        | 10                    | 3435                                                              | 91C3h     |
| TDK B57560G1103 7003   | 10                    | 3610                                                              | 5183h     |
| Murata NCU15WF104F6SRC | 100                   | 4250                                                              | 48EBh     |
| NTC TH11-4H104F        | 100                   | 4510                                                              | 08D9h     |
| TDK NTCG064EF104FTBX   | 100                   | 4225                                                              | 58EFh     |
| Other 10K              | 10                    | $\text{nThermCfg} = 7000\text{h} + (3245919/\text{Beta}^* - 512)$ |           |
| Other 100K             | 100                   | $\text{nThermCfg} = 3000\text{h} + (3245919/\text{Beta}^* - 512)$ |           |

\*Use Beta 25°C to 85°C.

Temperature is reported in the following registers:

- **Temp:** Every 1.4s, the temperature measurement result used for the fuel gauge algorithm is stored in the Temp register. The Temp register reflects the thermistor, die temperature or external overwrite as configured in the nADCCfg or Config register.
- **AvgTA:** The AvgTA register reports an average of the readings from the Temp register. The averaging period is configurable from 6 minutes to 12 hours, as set by the FilterCfg.TEMP. The first Temp register reading after returning to active mode sets the starting point of the averaging filters.
- **DieTemp:** In each update cycle, the internal die temperature measurement result is stored in the DieTemp register.

## Power

The MAX77972 reports battery power in the following registers:

- **Power:** Instant power calculated from Current and VCell.
- **AvgPower:** Average power calculated from AvgCurrent and AvgVCell.

**Standard Register Formats**

Unless otherwise stated in register map, all fuel gauge registers follow the same format depending on the type of register. See [Table 10](#) for the resolution and range of any register. Note that current and capacity values are based on 10mΩ.

**Table 10. ModelGauge m5 Register Standard Resolutions**

| REGISTER TYPE | LSb SIZE  | MINIMUM VALUE | MAXIMUM VALUE | NOTES                                                                   |
|---------------|-----------|---------------|---------------|-------------------------------------------------------------------------|
| Capacity      | 0.5mAh    | 0.0μVh        | 32767.5mAh    | —                                                                       |
| Percentage    | 1/256%    | 0.0%          | 255.9961%     | 1% LSb when reading only the upper byte.                                |
| Voltage       | 78.125μV  | 0.0V          | 5.11992V      | —                                                                       |
| Current       | 0.15625mA | -5.12A        | 5.12A         | Signed 2's complement format.                                           |
| Temperature   | 1/256°C   | -128.0°C      | 127.996°C     | Signed 2's complement format. 1°C LSb when reading only the upper byte. |
| Resistance    | 1/4096Ω   | 0.0Ω          | 15.99976Ω     | —                                                                       |
| Time          | 5.625s    | 0.0s          | 102.3984h     | —                                                                       |

**Reset Modes****Factory Ship Mode**

All hardware including charger, gauge, ADC and etc. are in the shutdown state when MAX77972 enters ship mode. The only activity alive relates to analog circuits that monitor for wakeup conditions. All registers reset to default after exit.

There are two ways to enter ship mode:

- Through I<sup>2</sup>C. Write FSHIP\_MODE to 1 through I<sup>2</sup>C. MAX77972 enters ship mode after up to 176ms.
- Pushbutton through DATAMUX pin. If Config.DATAMUX = 1 (default), hold DATAMUX pin low for 12s.

There are two ways to exit ship mode:

- CHGIN valid voltage
- Hold DATAMUX pin low for 1s. The MAX77972 prevents accidental wakeup when the system is boxed and shipped. When awoken from DATAMUX, it debounces 1s to ensure the wakeup is valid. If no valid wakeup is discovered, the device remains in ship mode.

**Deep Ship Mode**

All hardware including charger, gauge, ADC and etc. are in the shutdown state when MAX77972 enters deep ship mode. The only activity alive relates to analog circuits that monitors for wakeup conditions. All registers reset to default after exit. Compared to ship mode, deep ship mode has less active circuits and even lower power consumption.

To enter deep ship mode:

- Through I<sup>2</sup>C. Write nChgConfig5.DeepShip to 1 through I<sup>2</sup>C. MAX77972 enters ship mode after up to 176ms.

To exit deep ship mode:

- CHGIN valid voltage

**Soft Reset**

Soft reset restores the MAX77972 to its power-up state, the same as if the power had been cycled. This is useful for testing different configurations without writing to nonvolatile memory. Use the following sequences to reset the IC.

- Reset IC hardware by writing 000Fh to the Command register.
- Wait 30ms.
- Follow software implementation guide to initialize MAX77972.

**Pushbutton SYS Hard Reset**

When nChgConfig5.DATAMUX is set to 0 (default), pushbutton SYS reset feature is enabled on DATAMUX pin. Hold DATAMUX pin low for 6s to cycle the power on SYS pin for 150ms.

**I<sup>2</sup>C Serial Communication****General Description**

The IC features a revision 3.0 I<sup>2</sup>C-compatible, 2-wire serial interface consisting of a bidirectional serial data line (SDA) and a serial clock line (SCL). This device relies on the controller to generate a clock signal. SCL clock rates from 0Hz to 400kHz are supported.

I<sup>2</sup>C is an open-drain bus and therefore SDA and SCL require pullups. Optional resistors (24Ω) in series with SDA and SCL protect the device inputs from high-voltage spikes on the bus lines. Series resistors also minimize crosstalk and undershoot on bus signals.

[Figure 20](#) shows the functional diagram for the I<sup>2</sup>C based communications controller. For additional information on I<sup>2</sup>C, see the I<sup>2</sup>C Bus Specification and User Manual which is available for free through the internet.

**Features**

- I<sup>2</sup>C Revision 3.0 compatible serial communications channel
- Compatible with any bus timing up to 400kHz
- Does not utilize I<sup>2</sup>C clock stretching

**I<sup>2</sup>C Simplified Block Diagram**

There are three pins (aside from GND) for the I<sup>2</sup>C-compatible interface. V<sub>IO</sub> determines the logic level, SCL is the clock line, and SDA is the data line. Note that the interface cannot drive the SCL line.




Figure 20. I<sup>2</sup>C Simplified Block Diagram

## I<sup>2</sup>C System Configuration

The I<sup>2</sup>C-compatible interface is a multi-controller bus. The maximum number of devices that can attach to the bus is only limited by bus capacitance.

A device on the I<sup>2</sup>C bus that sends data to the bus is called a transmitter, and a device that receives data from the bus is called a receiver. A controller is the device that initiates a data transfer and generates the SCL clock signals to control the data transfer. The I<sup>2</sup>C-compatible interface operates as a target on the I<sup>2</sup>C bus with transmit and receive capabilities.




Figure 21. I<sup>2</sup>C System Configuration

## I<sup>2</sup>C Interface Power

The I<sup>2</sup>C interface derives its power from V<sub>IO</sub>. Typically, a power input such as V<sub>IO</sub> would require a local 0.1μF ceramic bypass capacitor to ground. However, in highly integrated power distribution systems, a dedicated capacitor might not be necessary. If the impedance between V<sub>IO</sub> and the next closest capacitor ( $\geq 0.1\mu\text{F}$ ) is less than 100mΩ in series with 10nH, then a local capacitor is not needed. Otherwise, bypass V<sub>IO</sub> to GND with a 0.1μF ceramic capacitor.

V<sub>IO</sub> accepts voltages from 1.7V to 3.6V (V<sub>IO</sub>). Cycling V<sub>IO</sub> does not reset the I<sup>2</sup>C registers. When V<sub>IO</sub> is less than V<sub>IOUVLO</sub> and V<sub>SYSA</sub> is less than V<sub>SYSAUVLO</sub>, SDA and SCL are high impedance.

## I<sup>2</sup>C Data Transfer

One data bit is transferred during each SCL clock cycle. The data on SDA must remain stable during the high period of the SCL clock pulse. Changes in SDA, while SCL is high, are control signals. See the [I<sup>2</sup>C Start and Stop Conditions](#) section. Each transmit sequence is framed by a START (S) condition and a STOP (P) condition. Each data packet is nine bits long: eight bits of data followed by the acknowledge bit. Data is transferred with the MSB first.

## I<sup>2</sup>C Start and Stop Conditions

When the serial interface is inactive, SDA and SCL idle high. A controller device initiates communication by issuing a START condition. A START condition is a high-to-low transition on SDA with SCL high. A STOP condition is a low-to-high transition on SDA, while SCL is high. See [Figure 22](#).

A START condition from the controller signals the beginning of a transmission to the device. The controller terminates transmission by issuing a not-acknowledge followed by a STOP condition (see the [I<sup>2</sup>C Acknowledge Bit](#) section for information on not-acknowledge). The STOP condition frees the bus. To issue a series of commands to the device, the controller can issue repeated start (Sr) commands instead of a STOP command to maintain control of the bus. In general, a repeated start command is functionally equivalent to a regular start command.




Figure 22. I<sup>2</sup>C Start and Stop Conditions

I2C Acknowledge Bit

Both the I2C bus controller and devices generate acknowledge bits when receiving data. The acknowledge bit is the last bit of each ninth-bit data packet. To generate an acknowledge (A), the receiving device must pull SDA low before the rising edge of the acknowledge-related clock pulse (ninth pulse) and keep it low during the high period of the clock pulse. See [Figure 23](#). To generate a not-acknowledge (nA), the receiving device allows SDA to be pulled high before the rising edge of the acknowledge-related clock pulse and leaves it high during the high period of the clock pulse.

Monitoring the acknowledge bits allows for the detection of unsuccessful data transfers. An unsuccessful data transfer occurs if a receiving device is busy or if a system fault has occurred. In the event of an unsuccessful data transfer, the bus controller should reattempt communication at a later time.

This device issues an ACK for all register addresses in the possible address space, even if the particular register does not exist.




Figure 23. Acknowledge Bit

I2C Device Address

The I2C controller implements 7-bit device addressing. When the bus is idle, the IC continuously monitors for a START condition followed by its device address. When the IC receives a device address that matches its Device Address, it responds with an Acknowledge bit during the clock period following the R/W bit. The supports of the device addresses are shown in [Table 11](#).

**Note:** The addresses shown in [Table 11](#) are 7-bit device addresses.

Table 11. 2-Wire Addresses

| DEVICE ADDRESS (7-BIT) | PROTOCOL | ADDRESS BYTE RANGE | INTERNAL MEMORY RANGE<br>ACCESSED |
|------------------------|----------|--------------------|-----------------------------------|
| 0x36                   | I2C      | 0x00h - 0xFFh      | 000h - 0FFh                       |
| 0x37                   | I2C      | 0x80h - 0xFFh      | 180h - 1FFh                       |




Figure 24. Device Address Example

### I<sup>2</sup>C Clock Stretching

In general, the clock signal generation for the I<sup>2</sup>C bus is the responsibility of the controller device. The I<sup>2</sup>C specification allows slow devices to alter the clock signal by holding down the clock line. The process in which a device holds down the clock line is typically called clock stretching. The IC does not use any form of clock stretching to hold down the clock line.

### I<sup>2</sup>C General Call Address

This device does not implement the I<sup>2</sup>C specifications general call address and does not acknowledge the general call address (0b0000\_0000).

### I<sup>2</sup>C Device ID

This device does not support the I<sup>2</sup>C Device ID feature.

### I<sup>2</sup>C Communication Speed

This device is compatible with any bus timing up to 400kHz. The main consideration when changing bus speed through this range is the combination of the bus capacitance and pullup resistors. Larger values of bus capacitance and pullup resistance increase the time constant ( $C \times R$ ), slowing bus operation. Therefore, when increasing bus speeds, the pullup resistance must be decreased to maintain a reasonable time constant. See the *Pullup Resistor Sizing* section of the I<sup>2</sup>C Bus Specification and User Manual (available for free on the Internet) for detailed guidance on the pullup resistor selection. In general, for bus capacitances of 200pF, a 100kHz bus needs 5.6k $\Omega$  pullup resistors, and a 400kHz bus needs about 1.5k $\Omega$  pullup resistors. Remember that, while the open-drain bus is low, the pullup resistor is dissipating power, and lower-value pullup resistors dissipate more power ( $V^2/R$ ).

Operating in high-speed mode requires some special considerations. For a full list of considerations, see the publicly available I<sup>2</sup>C Bus Specification and User Manual. Major considerations concerning this part are:

- The I<sup>2</sup>C bus controller uses current source pullups to shorten the signal rise.
- The I<sup>2</sup>C peripheral must use a different set of input filters on its SDA and SCL lines to accommodate for the higher bus.
- The communication protocols need to utilize the high-speed controller code.

At power-up and after each stop condition, the bus input filters are set for standard mode, fast mode, and fast-mode plus (i.e., 0Hz to 1MHz). To switch the input filters for high-speed mode, use the high-speed controller code protocols that are described in the [I<sup>2</sup>C Communication Protocols](#) section.

### I<sup>2</sup>C Communication Protocols

Both writing to and reading from registers are supported as described in the following subsections.

#### Writing to a Single 8-bit Register

[Figure 25](#) shows the protocol for the I<sup>2</sup>C controller device to write one byte of data to this device. This protocol is the same as the SMBus specification's write-byte protocol.

The write byte protocol is as follows:

- The controller sends a start command (S).
- The controller sends the 7-bit device address followed by a write bit ( $R/\overline{W} = 0$ ).
- The addressed device asserts an acknowledge (A) by pulling SDA low.
- The controller sends an 8-bit register pointer.
- The device acknowledges the register pointer.
- The controller sends a data byte.
- The device updates with the new data.
- The device acknowledges or does not acknowledge the data byte. The next rising edge on SDA loads the data byte into its target register and the data becomes active.
- The controller sends a stop condition (P) or a repeated start condition (Sr). Issuing a P ensures that the bus input filters are set for 1MHz or slower operation. Issuing an Sr leaves the bus input filters in their current state.




Figure 25. Writing to a Single 8-bit Register with the Write Byte Protocol

### Writing Multiple Bytes to Sequential Registers

Figure 26 shows the protocol for writing to sequential registers. This protocol is similar to the write-byte protocol above, except the controller continues to write after it receives the first byte of data. When the controller is done writing, it issues a stop or repeated start.

The writing to sequential registers protocol is as follows:

- The controller sends a start command (S).
- The controller sends the 7-bit device address followed by a write bit ( $R/\overline{W} = 0$ ).
- The addressed device asserts an acknowledge (A) by pulling SDA low.
- The controller sends an 8-bit register pointer.
- The device acknowledges the register pointer.
- The controller sends a data byte.
- The device acknowledges the data byte. The next rising edge on SDA loads the data byte into its target register, and the data becomes active.
- Steps 6 to 7 are repeated as many times as the controller requires.
- During the last acknowledge-related clock pulse, the controller can issue an acknowledge or a not acknowledge.
- The controller sends a stop condition (P) or a repeated start condition (Sr). Issuing a P ensures that the bus input filters are set for 1MHz or slower operation. Issuing an Sr leaves the bus input filters in their current state.







Figure 26. Writing to Sequential Registers X to N

### Writing to 16-bit Registers

The Write Data protocol is used to transmit data to the registers of the fuel gauge at memory addresses from 00h to FFh. Addresses 00h to FFh can be written as a block. The memory address is sent by the bus controller as a single-byte value immediately after the device address. The LSB of the data to be stored is written immediately after the memory address byte is acknowledged. Because the address is automatically incremented after the last bit of each 16-bit word received by the IC, the LSB of the data at the next memory address can be written immediately after the acknowledgment of the MSB of data at the previous address. The controller indicates the end of a write transaction by sending a STOP or Repeated START after receiving the last acknowledge bit. If the bus controller continues an auto-incremented write transaction beyond address FFh, the IC ignores the data. Data is also ignored on writes to read-only addresses but not reserved addresses. Do not write to reserved address locations. See [Figure 27](#) for an example of the Write Data communication sequence.

Figure 27. Example I<sup>2</sup>C Write 16-bit Data Communication Sequence

### Reading from a Single Register

Figure 28 shows the protocol for the I<sup>2</sup>C master device to read one byte of data. This protocol is the same as the SMBus specification's read-byte protocol.

The read byte protocol is as follows:

- The master sends a start command (S).
- The master sends the 7-bit device address followed by a write bit ( $R/\overline{W} = 0$ ).
- The addressed device asserts an acknowledge (A) by pulling SDA low.
- The master sends an 8-bit register pointer.
- The device acknowledges the register pointer.
- The master sends a repeated start command (Sr).
- The master sends the 7-bit device address followed by a read bit ( $R/\overline{W} = 1$ ).
- The addressed device asserts an acknowledge by pulling SDA low.
- The addressed device places 8-bits of data on the bus from the location specified by the register pointer.
- The master issues a not acknowledge (nA).
- The master sends a stop condition (P) or a repeated start condition (Sr). Issuing a P ensures that the bus input filters are set for 1MHz or slower operation. Issuing an Sr leaves the bus input filters in their current state.

Note that when this device receives a stop, the register pointer is not modified. Therefore, if the master re-reads the same register, it can immediately send another read command, omitting the command to send a register pointer.




Figure 28. Reading from a Single Register with the Read Byte Protocol

### Reading from Sequential Registers

[Figure 29](#) shows the protocol for reading from sequential registers. This protocol is similar to the read byte protocol except the controller issues an acknowledge to signal the device that it wants more data: when the controller has all the data it requires it issues a not acknowledge (nA) and a stop (P) to end the transmission.

The continuous read from sequential registers protocol is as follows:

- The controller sends a start command (S).
- The controller sends the 7-bit device address followed by a write bit ( $R/\overline{W} = 0$ ).
- The addressed device asserts an acknowledge (A) by pulling SDA low.
- The controller sends an 8-bit register pointer.
- The device acknowledges the register pointer.
- The controller sends a repeated start command (Sr).
- The controller sends the 7-bit device address followed by a read bit ( $R/\overline{W} = 1$ ).
- The addressed device asserts an acknowledge by pulling SDA low.
- The addressed device places 8-bits of data on the bus from the location specified by the register pointer.
- The controller issues an acknowledge (A) signaling the device that it wishes to receive more data.
- Steps 9 to 10 are repeated as many times as the controller requires. Following the last byte of data, the controller must issue a not acknowledge (nA) to signal that it wishes to stop receiving data.
- The controller sends a stop condition (P) or a repeated start condition (Sr). Issuing a stop (P) ensures that the bus input filters are set for 1MHz or slower operation. Issuing an Sr leaves the bus input filters in their current state.

Note that when this device receives a stop it does not modify its register pointer. Therefore, if the controller re-reads the same register, it can immediately send another read command, omitting the command to send a register pointer.




Figure 29. Reading Continuously from Sequential Registers X to N

## Register Map

## FG\_FUNC\_MAP

Device address (8-bit): 0x6C

Device address (7-bit): 0x36

| ADDRESS | NAME                             | MSB                 |         |     |       |       |          |     | LSB   |
|---------|----------------------------------|---------------------|---------|-----|-------|-------|----------|-----|-------|
| FG_RAM  |                                  |                     |         |     |       |       |          |     |       |
| 0x00    | <a href="#">Status[15:8]</a>     | Br                  | Smx     | Tmx | Vmx   | Bi    | Smn      | Tmn | Vmn   |
|         | <a href="#">Status[7:0]</a>      | dSOCi               | Imx     | –   | –     | Bst   | Imn      | POR | –     |
| 0x01    | <a href="#">ChgMaskSts[15:8]</a> | AICL_M              | CHGIN_M | –   | CHG_M | BAT_M | Reserved | –   | BYP_M |
|         | <a href="#">ChgMaskSts[7:0]</a>  | AICL_I              | CHGIN_I | –   | CHG_I | BAT_I | Reserved | –   | BYP_I |
| 0x03    | <a href="#">VAIrtTh[15:8]</a>    | VMAX[7:0]           |         |     |       |       |          |     |       |
|         | <a href="#">VAIrtTh[7:0]</a>     | VMIN[7:0]           |         |     |       |       |          |     |       |
| 0x04    | <a href="#">TAIrtTh[15:8]</a>    | TMAX[7:0]           |         |     |       |       |          |     |       |
|         | <a href="#">TAIrtTh[7:0]</a>     | TMIN[7:0]           |         |     |       |       |          |     |       |
| 0x05    | <a href="#">SAIrtTh[15:8]</a>    | SMAX[7:0]           |         |     |       |       |          |     |       |
|         | <a href="#">SAIrtTh[7:0]</a>     | SMIN[7:0]           |         |     |       |       |          |     |       |
| 0x06    | <a href="#">RepCap[15:8]</a>     | RepCap[15:8]        |         |     |       |       |          |     |       |
|         | <a href="#">RepCap[7:0]</a>      | RepCap[7:0]         |         |     |       |       |          |     |       |
| 0x07    | <a href="#">RepSOC[15:8]</a>     | RepSOC[15:8]        |         |     |       |       |          |     |       |
|         | <a href="#">RepSOC[7:0]</a>      | RepSOC[7:0]         |         |     |       |       |          |     |       |
| 0x08    | <a href="#">IDVlt[15:8]</a>      | IDVlt[15:8]         |         |     |       |       |          |     |       |
|         | <a href="#">IDVlt[7:0]</a>       | IDVlt[7:0]          |         |     |       |       |          |     |       |
| 0x09    | <a href="#">MaxMinTemp[15:8]</a> | MaxTemperature[7:0] |         |     |       |       |          |     |       |
|         | <a href="#">MaxMinTemp[7:0]</a>  | MinTemperature[7:0] |         |     |       |       |          |     |       |
| 0x0A    | <a href="#">MaxMinCurr[15:8]</a> | MaxCurrent[7:0]     |         |     |       |       |          |     |       |
|         | <a href="#">MaxMinCurr[7:0]</a>  | MinCurrent[7:0]     |         |     |       |       |          |     |       |
| 0x0B    | <a href="#">MaxMinVlt[15:8]</a>  | MaxVCELL[7:0]       |         |     |       |       |          |     |       |
|         | <a href="#">MaxMinVlt[7:0]</a>   | MinVCELL[7:0]       |         |     |       |       |          |     |       |

| ADDRES<br>S | NAME                             | MSB              |    |    |          |          |          |              | LSB |
|-------------|----------------------------------|------------------|----|----|----------|----------|----------|--------------|-----|
| 0x0C        | <a href="#">Config[15:8]</a>     | –                | SS | TS | VS       | IS       | –        | –            | Tex |
|             | <a href="#">Config[7:0]</a>      | PinConfig        | –  | –  | –        | FTHRM    | Aen      | Bei          | Ber |
| 0x0D        | <a href="#">MixSOC[15:8]</a>     | MixSOC[15:8]     |    |    |          |          |          |              |     |
|             | <a href="#">MixSOC[7:0]</a>      | MixSOC[7:0]      |    |    |          |          |          |              |     |
| 0x0E        | <a href="#">AvSOC[15:8]</a>      | AvSOC[15:8]      |    |    |          |          |          |              |     |
|             | <a href="#">AvSOC[7:0]</a>       | AvSOC[7:0]       |    |    |          |          |          |              |     |
| 0x0F        | <a href="#">MiscCfg[15:8]</a>    | FUS[3:0]         |    |    |          | Reserved | Reserved | MixRate[4:3] |     |
|             | <a href="#">MiscCfg[7:0]</a>     | MixRate[2:0]     |    |    | Reserved | –        | –        | SACFG[1:0]   |     |
| 0x10        | <a href="#">FullCapRep[15:8]</a> | FullCapRep[15:8] |    |    |          |          |          |              |     |
|             | <a href="#">FullCapRep[7:0]</a>  | FullCapRep[7:0]  |    |    |          |          |          |              |     |
| 0x12        | <a href="#">QRTable00[15:8]</a>  | QRTable00[15:8]  |    |    |          |          |          |              |     |
|             | <a href="#">QRTable00[7:0]</a>   | QRTable00[7:0]   |    |    |          |          |          |              |     |
| 0x14        | <a href="#">RSlow[15:8]</a>      | RSlow[15:8]      |    |    |          |          |          |              |     |
|             | <a href="#">RSlow[7:0]</a>       | RSlow[7:0]       |    |    |          |          |          |              |     |
| 0x16        | <a href="#">Age[15:8]</a>        | Age[15:8]        |    |    |          |          |          |              |     |
|             | <a href="#">Age[7:0]</a>         | Age[7:0]         |    |    |          |          |          |              |     |
| 0x17        | <a href="#">Cycles[15:8]</a>     | Cycles[15:8]     |    |    |          |          |          |              |     |
|             | <a href="#">Cycles[7:0]</a>      | Cycles[7:0]      |    |    |          |          |          |              |     |
| 0x18        | <a href="#">DesignCap[15:8]</a>  | DesignCap[15:8]  |    |    |          |          |          |              |     |
|             | <a href="#">DesignCap[7:0]</a>   | DesignCap[7:0]   |    |    |          |          |          |              |     |
| 0x19        | <a href="#">AvgVCell[15:8]</a>   | AvgVCell[15:8]   |    |    |          |          |          |              |     |
|             | <a href="#">AvgVCell[7:0]</a>    | AvgVCell[7:0]    |    |    |          |          |          |              |     |
| 0x1A        | <a href="#">VCell[15:8]</a>      | VCell[15:8]      |    |    |          |          |          |              |     |
|             | <a href="#">VCell[7:0]</a>       | VCell[7:0]       |    |    |          |          |          |              |     |
| 0x1B        | <a href="#">Temp[15:8]</a>       | Temp[15:8]       |    |    |          |          |          |              |     |
|             | <a href="#">Temp[7:0]</a>        | Temp[7:0]        |    |    |          |          |          |              |     |

| ADDRES<br>S | NAME                                  | MSB                   |         |  |  |  |  |  | LSB |
|-------------|---------------------------------------|-----------------------|---------|--|--|--|--|--|-----|
| 0x1C        | <a href="#">Current[15:8]</a>         | Current[15:8]         |         |  |  |  |  |  |     |
|             | <a href="#">Current[7:0]</a>          | Current[7:0]          |         |  |  |  |  |  |     |
| 0x1D        | <a href="#">AvgCurrent[15:8]</a>      | AvgCurrent[15:8]      |         |  |  |  |  |  |     |
|             | <a href="#">AvgCurrent[7:0]</a>       | AvgCurrent[7:0]       |         |  |  |  |  |  |     |
| 0x1F        | <a href="#">VEmpty[15:8]</a>          | VE[8:1]               |         |  |  |  |  |  |     |
|             | <a href="#">VEmpty[7:0]</a>           | VE[0]                 | VR[6:0] |  |  |  |  |  |     |
| 0x21        | <a href="#">DevName[15:8]</a>         | DevName[15:8]         |         |  |  |  |  |  |     |
|             | <a href="#">DevName[7:0]</a>          | DevName[7:0]          |         |  |  |  |  |  |     |
| 0x22        | <a href="#">QRTable10[15:8]</a>       | QRTable00[15:8]       |         |  |  |  |  |  |     |
|             | <a href="#">QRTable10[7:0]</a>        | QRTable00[7:0]        |         |  |  |  |  |  |     |
| 0x23        | <a href="#">FullCapNom[15:8]</a>      | FullCapNom[15:8]      |         |  |  |  |  |  |     |
|             | <a href="#">FullCapNom[7:0]</a>       | FullCapNom[7:0]       |         |  |  |  |  |  |     |
| 0x24        | <a href="#">FullCap[15:8]</a>         | FullCap[15:8]         |         |  |  |  |  |  |     |
|             | <a href="#">FullCap[7:0]</a>          | FullCap[7:0]          |         |  |  |  |  |  |     |
| 0x25        | <a href="#">VFRemCap[15:8]</a>        | VFRemCap[15:8]        |         |  |  |  |  |  |     |
|             | <a href="#">VFRemCap[7:0]</a>         | VFRemCap[7:0]         |         |  |  |  |  |  |     |
| 0x26        | <a href="#">MixCap[15:8]</a>          | MixCap[15:8]          |         |  |  |  |  |  |     |
|             | <a href="#">MixCap[7:0]</a>           | MixCap[7:0]           |         |  |  |  |  |  |     |
| 0x27        | <a href="#">AvCap[15:8]</a>           | AvCap[15:8]           |         |  |  |  |  |  |     |
|             | <a href="#">AvCap[7:0]</a>            | AvCap[7:0]            |         |  |  |  |  |  |     |
| 0x28        | <a href="#">ChargingCurrent[15:8]</a> | ChargingCurrent[15:8] |         |  |  |  |  |  |     |
|             | <a href="#">ChargingCurrent[7:0]</a>  | ChargingCurrent[7:0]  |         |  |  |  |  |  |     |
| 0x29        | <a href="#">IChgTerm[15:8]</a>        | IChgTerm[15:8]        |         |  |  |  |  |  |     |
|             | <a href="#">IChgTerm[7:0]</a>         | IChgTerm[7:0]         |         |  |  |  |  |  |     |

| ADDRES<br>S | NAME                                  | MSB                   |                 |          |                   |                    |               |               | LSB      |
|-------------|---------------------------------------|-----------------------|-----------------|----------|-------------------|--------------------|---------------|---------------|----------|
| 0x2A        | <a href="#">ChargingVoltage[15:8]</a> | ChargingVoltage[15:8] |                 |          |                   |                    |               |               |          |
|             | <a href="#">ChargingVoltage[7:0]</a>  | ChargingVoltage[7:0]  |                 |          |                   |                    |               |               |          |
| 0x2E        | <a href="#">QResidual[15:8]</a>       | QResidual[15:8]       |                 |          |                   |                    |               |               |          |
|             | <a href="#">QResidual[7:0]</a>        | QResidual[7:0]        |                 |          |                   |                    |               |               |          |
| 0x2F        | <a href="#">LearnCfg[15:8]</a>        | FiltEmpty             | Reserved[1:0]   |          | Reserved[2:0]     |                    |               | Reserved[1:0] |          |
|             | <a href="#">LearnCfg[7:0]</a>         | Reserved              | LearnStage[2:0] |          |                   | Reserved[1:0]      |               | MixEn         | Reserved |
| 0x32        | <a href="#">QRTTable20[15:8]</a>      | QRTTable20[15:8]      |                 |          |                   |                    |               |               |          |
|             | <a href="#">QRTTable20[7:0]</a>       | QRTTable20[7:0]       |                 |          |                   |                    |               |               |          |
| 0x34        | <a href="#">DieTemp[15:8]</a>         | DieTemp[15:8]         |                 |          |                   |                    |               |               |          |
|             | <a href="#">DieTemp[7:0]</a>          | DieTemp[7:0]          |                 |          |                   |                    |               |               |          |
| 0x35        | <a href="#">AvgTA[15:8]</a>           | AvgTA[15:8]           |                 |          |                   |                    |               |               |          |
|             | <a href="#">AvgTA[7:0]</a>            | AvgTA[7:0]            |                 |          |                   |                    |               |               |          |
| 0x39        | <a href="#">SOCHold[15:8]</a>         | –                     | –               | –        | HoldEn99          | EmptyVoltHold[6:3] |               |               |          |
|             | <a href="#">SOCHold[7:0]</a>          | EmptyVoltHold[2:0]    |                 |          | EmptySOCHold[4:0] |                    |               |               |          |
| 0x3A        | <a href="#">ProtStatus[15:8]</a>      | –                     | TooHotC         | Full     | TooColdC          | –                  | –             | –             | –        |
|             | <a href="#">ProtStatus[7:0]</a>       | –                     | –               | –        | –                 | –                  | –             | –             | –        |
| 0x3C        | <a href="#">FStat2[15:8]</a>          | Reserved              | –               | Reserved | FDet              | OCV_OutLimits      | Reserved      | Reserved      | Reserved |
|             | <a href="#">FStat2[7:0]</a>           | –                     | –               | –        | –                 | –                  | Reserved[1:0] |               | Reserved |
| 0x3D        | <a href="#">FStat[15:8]</a>           | –                     | Reserved        | –        | –                 | –                  | Reserved      | RelDt         | EDet     |
|             | <a href="#">FStat[7:0]</a>            | FQ                    | RelDt2          | Reserved | –                 | Reserved           | –             | Reserved      | DNR      |
| 0x3E        | <a href="#">FProtStat[15:8]</a>       | –                     | –               | –        | –                 | –                  | –             | StepID[2:1]   |          |
|             | <a href="#">FProtStat[7:0]</a>        | StepID[0]             | –               | IsDis    | –                 | –                  | Tempid[2:0]   |               |          |
| 0x3F        | <a href="#">Timer[15:8]</a>           | Timer[15:8]           |                 |          |                   |                    |               |               |          |
|             | <a href="#">Timer[7:0]</a>            | Timer[7:0]            |                 |          |                   |                    |               |               |          |

| ADDRES<br>S | NAME                             | MSB              |  |  |  |  |  |  | LSB |
|-------------|----------------------------------|------------------|--|--|--|--|--|--|-----|
| 0x42        | <a href="#">QRTTable30[15:8]</a> | QRTTable30[15:8] |  |  |  |  |  |  |     |
|             | <a href="#">QRTTable30[7:0]</a>  | QRTTable30[7:0]  |  |  |  |  |  |  |     |
| 0x45        | <a href="#">dQAcc[15:8]</a>      | dQAcc[15:8]      |  |  |  |  |  |  |     |
|             | <a href="#">dQAcc[7:0]</a>       | dQAcc[7:0]       |  |  |  |  |  |  |     |
| 0x46        | <a href="#">dPAcc[15:8]</a>      | dPAcc[15:8]      |  |  |  |  |  |  |     |
|             | <a href="#">dPAcc[7:0]</a>       | dPAcc[7:0]       |  |  |  |  |  |  |     |
| 0x4D        | <a href="#">QH[15:8]</a>         | QH[15:8]         |  |  |  |  |  |  |     |
|             | <a href="#">QH[7:0]</a>          | QH[7:0]          |  |  |  |  |  |  |     |
| 0x51        | <a href="#">ICHGIN[15:8]</a>     | ICHGIN[15:8]     |  |  |  |  |  |  |     |
|             | <a href="#">ICHGIN[7:0]</a>      | ICHGIN[7:0]      |  |  |  |  |  |  |     |
| 0x52        | <a href="#">VSys[15:8]</a>       | VSys[15:8]       |  |  |  |  |  |  |     |
|             | <a href="#">VSys[7:0]</a>        | VSys[7:0]        |  |  |  |  |  |  |     |
| 0x80        | <a href="#">OCVTable0[15:8]</a>  | OCVTable0[15:8]  |  |  |  |  |  |  |     |
|             | <a href="#">OCVTable0[7:0]</a>   | OCVTable0[7:0]   |  |  |  |  |  |  |     |
| 0x81        | <a href="#">OCVTable1[15:8]</a>  | OCVTable1[15:8]  |  |  |  |  |  |  |     |
|             | <a href="#">OCVTable1[7:0]</a>   | OCVTable1[7:0]   |  |  |  |  |  |  |     |
| 0x82        | <a href="#">OCVTable2[15:8]</a>  | OCVTable2[15:8]  |  |  |  |  |  |  |     |
|             | <a href="#">OCVTable2[7:0]</a>   | OCVTable2[7:0]   |  |  |  |  |  |  |     |
| 0x83        | <a href="#">OCVTable3[15:8]</a>  | OCVTable3[15:8]  |  |  |  |  |  |  |     |
|             | <a href="#">OCVTable3[7:0]</a>   | OCVTable3[7:0]   |  |  |  |  |  |  |     |
| 0x84        | <a href="#">OCVTable4[15:8]</a>  | OCVTable4[15:8]  |  |  |  |  |  |  |     |
|             | <a href="#">OCVTable4[7:0]</a>   | OCVTable4[7:0]   |  |  |  |  |  |  |     |
| 0x85        | <a href="#">OCVTable5[15:8]</a>  | OCVTable5[15:8]  |  |  |  |  |  |  |     |
|             | <a href="#">OCVTable5[7:0]</a>   | OCVTable5[7:0]   |  |  |  |  |  |  |     |
| 0x86        | <a href="#">OCVTable6[15:8]</a>  | OCVTable6[15:8]  |  |  |  |  |  |  |     |
|             | <a href="#">OCVTable6[7:0]</a>   | OCVTable6[7:0]   |  |  |  |  |  |  |     |



| ADDRES<br>S | NAME                             | MSB              |  |  |  |  |  |  | LSB |
|-------------|----------------------------------|------------------|--|--|--|--|--|--|-----|
| 0x87        | <a href="#">OCVTable7[15:8]</a>  | OCVTable7[15:8]  |  |  |  |  |  |  |     |
|             | <a href="#">OCVTable7[7:0]</a>   | OCVTable7[7:0]   |  |  |  |  |  |  |     |
| 0x88        | <a href="#">OCVTable8[15:8]</a>  | OCVTable8[15:8]  |  |  |  |  |  |  |     |
|             | <a href="#">OCVTable8[7:0]</a>   | OCVTable8[7:0]   |  |  |  |  |  |  |     |
| 0x89        | <a href="#">OCVTable9[15:8]</a>  | OCVTable9[15:8]  |  |  |  |  |  |  |     |
|             | <a href="#">OCVTable9[7:0]</a>   | OCVTable9[7:0]   |  |  |  |  |  |  |     |
| 0x8A        | <a href="#">OCVTable10[15:8]</a> | OCVTable10[15:8] |  |  |  |  |  |  |     |
|             | <a href="#">OCVTable10[7:0]</a>  | OCVTable10[7:0]  |  |  |  |  |  |  |     |
| 0x8B        | <a href="#">OCVTable11[15:8]</a> | OCVTable11[15:8] |  |  |  |  |  |  |     |
|             | <a href="#">OCVTable11[7:0]</a>  | OCVTable11[7:0]  |  |  |  |  |  |  |     |
| 0x8C        | <a href="#">OCVTable12[15:8]</a> | OCVTable12[15:8] |  |  |  |  |  |  |     |
|             | <a href="#">OCVTable12[7:0]</a>  | OCVTable12[7:0]  |  |  |  |  |  |  |     |
| 0x8D        | <a href="#">OCVTable13[15:8]</a> | OCVTable13[15:8] |  |  |  |  |  |  |     |
|             | <a href="#">OCVTable13[7:0]</a>  | OCVTable13[7:0]  |  |  |  |  |  |  |     |
| 0x8E        | <a href="#">OCVTable14[15:8]</a> | OCVTable14[15:8] |  |  |  |  |  |  |     |
|             | <a href="#">OCVTable14[7:0]</a>  | OCVTable14[7:0]  |  |  |  |  |  |  |     |
| 0x8F        | <a href="#">OCVTable15[15:8]</a> | OCVTable15[15:8] |  |  |  |  |  |  |     |
|             | <a href="#">OCVTable15[7:0]</a>  | OCVTable15[7:0]  |  |  |  |  |  |  |     |
| 0x90        | <a href="#">XTable0[15:8]</a>    | XTable0[15:8]    |  |  |  |  |  |  |     |
|             | <a href="#">XTable0[7:0]</a>     | XTable0[7:0]     |  |  |  |  |  |  |     |
| 0x91        | <a href="#">XTable1[15:8]</a>    | XTable1[15:8]    |  |  |  |  |  |  |     |
|             | <a href="#">XTable1[7:0]</a>     | XTable1[7:0]     |  |  |  |  |  |  |     |
| 0x92        | <a href="#">XTable2[15:8]</a>    | XTable2[15:8]    |  |  |  |  |  |  |     |
|             | <a href="#">XTable2[7:0]</a>     | XTable2[7:0]     |  |  |  |  |  |  |     |
| 0x93        | <a href="#">XTable3[15:8]</a>    | XTable3[15:8]    |  |  |  |  |  |  |     |
|             | <a href="#">XTable3[7:0]</a>     | XTable3[7:0]     |  |  |  |  |  |  |     |

| ADDRES<br>S | NAME                           | MSB            |   |   |   |   |      |   | LSB      |
|-------------|--------------------------------|----------------|---|---|---|---|------|---|----------|
| 0x94        | <a href="#">XTable4[15:8]</a>  | XTable4[15:8]  |   |   |   |   |      |   |          |
|             | <a href="#">XTable4[7:0]</a>   | XTable4[7:0]   |   |   |   |   |      |   |          |
| 0x95        | <a href="#">XTable5[15:8]</a>  | XTable5[15:8]  |   |   |   |   |      |   |          |
|             | <a href="#">XTable5[7:0]</a>   | XTable5[7:0]   |   |   |   |   |      |   |          |
| 0x96        | <a href="#">XTable6[15:8]</a>  | XTable6[15:8]  |   |   |   |   |      |   |          |
|             | <a href="#">XTable6[7:0]</a>   | XTable6[7:0]   |   |   |   |   |      |   |          |
| 0x97        | <a href="#">XTable7[15:8]</a>  | XTable7[15:8]  |   |   |   |   |      |   |          |
|             | <a href="#">XTable7[7:0]</a>   | XTable7[7:0]   |   |   |   |   |      |   |          |
| 0x98        | <a href="#">XTable8[15:8]</a>  | XTable8[15:8]  |   |   |   |   |      |   |          |
|             | <a href="#">XTable8[7:0]</a>   | XTable8[7:0]   |   |   |   |   |      |   |          |
| 0x99        | <a href="#">XTable9[15:8]</a>  | XTable9[15:8]  |   |   |   |   |      |   |          |
|             | <a href="#">XTable9[7:0]</a>   | XTable9[7:0]   |   |   |   |   |      |   |          |
| 0x9A        | <a href="#">XTable10[15:8]</a> | XTable10[15:8] |   |   |   |   |      |   |          |
|             | <a href="#">XTable10[7:0]</a>  | XTable10[7:0]  |   |   |   |   |      |   |          |
| 0x9B        | <a href="#">XTable11[15:8]</a> | XTable11[15:8] |   |   |   |   |      |   |          |
|             | <a href="#">XTable11[7:0]</a>  | XTable11[7:0]  |   |   |   |   |      |   |          |
| 0x9C        | <a href="#">XTable12[15:8]</a> | XTable12[15:8] |   |   |   |   |      |   |          |
|             | <a href="#">XTable12[7:0]</a>  | XTable12[7:0]  |   |   |   |   |      |   |          |
| 0x9D        | <a href="#">XTable13[15:8]</a> | XTable13[15:8] |   |   |   |   |      |   |          |
|             | <a href="#">XTable13[7:0]</a>  | XTable13[7:0]  |   |   |   |   |      |   |          |
| 0x9E        | <a href="#">XTable14[15:8]</a> | XTable14[15:8] |   |   |   |   |      |   |          |
|             | <a href="#">XTable14[7:0]</a>  | XTable14[7:0]  |   |   |   |   |      |   |          |
| 0x9F        | <a href="#">XTable15[15:8]</a> | XTable15[15:8] |   |   |   |   |      |   |          |
|             | <a href="#">XTable15[7:0]</a>  | XTable15[7:0]  |   |   |   |   |      |   |          |
| 0xA3        | <a href="#">ModelCfg[15:8]</a> | Refresh        | – | – | – | – | VChg | – | Reserved |
|             | <a href="#">ModelCfg[7:0]</a>  | ModelID[3:0]   |   |   |   | – | –    | – | –        |

| ADDRES<br>S | NAME                                 | MSB                  |         |   |         |               |   |     | LSB      |
|-------------|--------------------------------------|----------------------|---------|---|---------|---------------|---|-----|----------|
| 0xA4        | <a href="#">MaxPeakPower[15:8]</a>   | MaxPeakPower[15:8]   |         |   |         |               |   |     |          |
|             | <a href="#">MaxPeakPower[7:0]</a>    | MaxPeakPower[7:0]    |         |   |         |               |   |     |          |
| 0xA5        | <a href="#">SusPeakPower[15:8]</a>   | SusPeakPower[15:8]   |         |   |         |               |   |     |          |
|             | <a href="#">SusPeakPower[7:0]</a>    | SusPeakPower[7:0]    |         |   |         |               |   |     |          |
| 0xA6        | <a href="#">PackResistance[15:8]</a> | PackResistance[15:8] |         |   |         |               |   |     |          |
|             | <a href="#">PackResistance[7:0]</a>  | PackResistance[7:0]  |         |   |         |               |   |     |          |
| 0xA7        | <a href="#">SysResistance[15:8]</a>  | SysResistance[15:8]  |         |   |         |               |   |     |          |
|             | <a href="#">SysResistance[7:0]</a>   | SysResistance[7:0]   |         |   |         |               |   |     |          |
| 0xA8        | <a href="#">MinSysVoltage[15:8]</a>  | MinSysVoltage[15:8]  |         |   |         |               |   |     |          |
|             | <a href="#">MinSysVoltage[7:0]</a>   | MinSysVoltage[7:0]   |         |   |         |               |   |     |          |
| 0xA9        | <a href="#">MPPCurrent[15:8]</a>     | MPPCurrent[15:8]     |         |   |         |               |   |     |          |
|             | <a href="#">MPPCurrent[7:0]</a>      | MPPCurrent[7:0]      |         |   |         |               |   |     |          |
| 0xAA        | <a href="#">SPPCurrent[15:8]</a>     | SPPCurrent[15:8]     |         |   |         |               |   |     |          |
|             | <a href="#">SPPCurrent[7:0]</a>      | SPPCurrent[7:0]      |         |   |         |               |   |     |          |
| 0xAB        | <a href="#">Config2[15:8]</a>        | LDMdI                | –       | – | DPEn    | –             | – | –   | –        |
|             | <a href="#">Config2[7:0]</a>         | dSOCEn               | TAIrtEn | – | –       | Reserved[1:0] |   | –   | –        |
| 0xAC        | <a href="#">IAIrtTh[15:8]</a>        | IMAX[7:0]            |         |   |         |               |   |     |          |
|             | <a href="#">IAIrtTh[7:0]</a>         | IMIN[7:0]            |         |   |         |               |   |     |          |
| 0xB0        | <a href="#">Status2[15:8]</a>        | –                    | –       | – | DPReady | –             | – | –   | –        |
|             | <a href="#">Status2[7:0]</a>         | –                    | –       | – | –       | –             | – | Hib | Reserved |
| 0xB1        | <a href="#">Power[15:8]</a>          | Power[15:8]          |         |   |         |               |   |     |          |
|             | <a href="#">Power[7:0]</a>           | Power[7:0]           |         |   |         |               |   |     |          |
| 0xB3        | <a href="#">AvgPower[15:8]</a>       | AvgPower[15:8]       |         |   |         |               |   |     |          |

| ADDRES<br>S | NAME                               | MSB              |                 |               |                 |              |                |             | LSB        |
|-------------|------------------------------------|------------------|-----------------|---------------|-----------------|--------------|----------------|-------------|------------|
|             | <a href="#">AvgPower[7:0]</a>      | AvgPower[7:0]    |                 |               |                 |              |                |             |            |
| 0xB8        | <a href="#">CGTempCo[15:8]</a>     | Reserved[15:8]   |                 |               |                 |              |                |             |            |
|             | <a href="#">CGTempCo[7:0]</a>      | Reserved[7:0]    |                 |               |                 |              |                |             |            |
| 0xBB        | <a href="#">FOTPSat[15:8]</a>      | PatchID[3:0]     |                 |               |                 | –            | –              | –           | PinDraft   |
|             | <a href="#">FOTPSat[7:0]</a>       | Reserved         | –               | –             | –               | –            | –              | –           | –          |
| 0xBE        | <a href="#">TimerH[15:8]</a>       | TimerH[15:8]     |                 |               |                 |              |                |             |            |
|             | <a href="#">TimerH[7:0]</a>        | TimerH[7:0]      |                 |               |                 |              |                |             |            |
| 0xCC        | <a href="#">PinID[15:8]</a>        | iid[7:0]         |                 |               |                 |              |                |             |            |
|             | <a href="#">PinID[7:0]</a>         | vid[7:0]         |                 |               |                 |              |                |             |            |
| 0xD0        | <a href="#">nChgConfig0[15:8]</a>  | PQEN             | LSEL            | Reserved[1:0] |                 | RECYCLE_EN   | FCHGTIME[2:0]  |             |            |
|             | <a href="#">nChgConfig0[7:0]</a>   | –                | DISIBS          | –             | WDTEN           | MODE[3:0]    |                |             |            |
| 0xD1        | <a href="#">nChgConfig1[15:8]</a>  | –                | MINVSYS[2:0]    |               |                 | B2SOVRC[3:0] |                |             |            |
|             | <a href="#">nChgConfig1[7:0]</a>   | OTG_ILIM[1:0]    |                 | –             | –               | –            | –              | –           | –          |
| 0xD2        | <a href="#">nChgConfig2[15:8]</a>  | WD_QBATOFF       | REGTEMP[3:0]    |               |                 |              | FSW[1:0]       |             | FSHIP_MODE |
|             | <a href="#">nChgConfig2[7:0]</a>   | B2SOVRC_DTC      | SLOWLX[1:0]     |               | DIS_AICL        | –            | –              | WDTCLR[1:0] |            |
| 0xD3        | <a href="#">nChgConfig3[15:8]</a>  | –                | VBYPSET[6:0]    |               |                 |              |                |             |            |
|             | <a href="#">nChgConfig3[7:0]</a>   | Reserved         | CHGIN_ILIM[6:0] |               |                 |              |                |             |            |
| 0xD4        | <a href="#">nChgConfig4[15:8]</a>  | CHGIN_INLIM_Gate | SDPMaxCurr[1:0] |               | CDPMaxCurr      | DCDCPl       | DCPDet3A       | –           | CHGDETEN   |
|             | <a href="#">nChgConfig4[7:0]</a>   | NO_AUTOSET       | DATAMUX         | Reserved      | VCHGIN_REG[1:0] |              | INLIM_CLK[1:0] |             | DISKIP     |
| 0xD5        | <a href="#">nChgConfig5[15:8]</a>  | –                | –               | –             | –               | –            | –              | –           | –          |
|             | <a href="#">nChgConfig5[7:0]</a>   | –                | –               | –             | –               | RestartChg   | DeepShip       | ChgEnable   | CCDetEn    |
| 0xD6        | <a href="#">ChgDetails00[15:8]</a> | AICL_OK          | CHGIN_OK        | –             | CHG_OK          | BAT_OK       | Reserved       | –           | BYP_OK     |
|             | <a href="#">ChgDetails00[7:0]</a>  | –                | CHGIN_DTLS[1:0] |               | –               | –            | –              | –           | CHGEN      |

| ADDRES<br>S | NAME                               | MSB         |                |   |               |               |   |              | LSB   |
|-------------|------------------------------------|-------------|----------------|---|---------------|---------------|---|--------------|-------|
| 0xD7        | <a href="#">ChgDetails01[15:8]</a> | TREG        | BAT_DTLS[2:0]  |   |               | CHG_DTLS[3:0] |   |              |       |
|             | <a href="#">ChgDetails01[7:0]</a>  | BAT_dis_OC  | –              | – | –             | BYP_DTLS[3:0] |   |              |       |
| 0xD8        | <a href="#">UsbDetails[15:8]</a>   | –           | CHGTYP[1:0]    |   | PRCHGTYP[2:0] |               |   | CC_CURR[1:0] |       |
|             | <a href="#">UsbDetails[7:0]</a>    | –           | USB_INLIM[6:0] |   |               |               |   |              |       |
| 0xDB        | <a href="#">VByp[15:8]</a>         | VByp[15:8]  |                |   |               |               |   |              |       |
|             | <a href="#">VByp[7:0]</a>          | VByp[7:0]   |                |   |               |               |   |              |       |
| MG          |                                    |             |                |   |               |               |   |              |       |
| 0xE0        | <a href="#">Command[15:8]</a>      | CMD[15:8]   |                |   |               |               |   |              |       |
|             | <a href="#">Command[7:0]</a>       | CMD[7:0]    |                |   |               |               |   |              |       |
| 0xE1        | <a href="#">USR[15:8]</a>          | –           | –              | – | –             | –             | – | –            | –     |
|             | <a href="#">USR[7:0]</a>           | –           | –              | – | –             | –             | – | –            | NLOCK |
| 0xFB        | <a href="#">VFOCV[15:8]</a>        | VFOCV[15:8] |                |   |               |               |   |              |       |
|             | <a href="#">VFOCV[7:0]</a>         | VFOCV[7:0]  |                |   |               |               |   |              |       |
| 0xFF        | <a href="#">VFSOC[15:8]</a>        | VFSOC[15:8] |                |   |               |               |   |              |       |
|             | <a href="#">VFSOC[7:0]</a>         | VFSOC[7:0]  |                |   |               |               |   |              |       |

## Register Details

### Status (0x0)

The Status register maintains all flags related to alert thresholds and battery insertion or removal.

| BIT         | 15          | 14          | 13          | 12          | 11          | 10          | 9           | 8           |
|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|
| Field       | Br          | Smx         | Tmx         | Vmx         | Bi          | Smn         | Tmn         | Vmn         |
| Reset       | 0b0         | 0b0         | 0b0         | 0b0         | 0b0         | 0b0         | 0b0         | 0b0         |
| Access Type | Write, Read | Write, Read | Write, Read | Write, Read | Write, Read | Write, Read | Write, Read | Write, Read |
|             |             |             |             |             |             |             |             |             |
| BIT         | 7           | 6           | 5           | 4           | 3           | 2           | 1           | 0           |
| Field       | dSOCi       | Imx         | –           | –           | Bst         | Imn         | POR         | –           |

|                    |             |             |   |   |             |             |             |   |
|--------------------|-------------|-------------|---|---|-------------|-------------|-------------|---|
| <b>Reset</b>       | 0b0         | 0b0         | – | – | 0b0         | 0b0         | 0b1         | – |
| <b>Access Type</b> | Write, Read | Write, Read | – | – | Write, Read | Write, Read | Write, Read | – |

| BITFIELD | BITS | DESCRIPTION                                                                                                                                                                                                                                                                                                                                                                                                  | DECODE                                     |
|----------|------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------------------------------|
| Br       | 15   | Battery removal. It is useful when the IC is used in a host-side application. This bit is set to 1 when the system detects that a battery has been removed from the system by monitoring the THM pin. This bit must be cleared by system software to detect the next removal event. Br is set to 1 at power-up. Valid when Config.Ber = 1.                                                                   | 0x0: Br not detected<br>0x1: Br detected   |
| Smx      | 14   | Maximum SOC alert threshold exceeded. This bit is set to 1 whenever SOC is above the SAlrtTh thresholds. Check MiscCfg.SACFG for the SOC type. This bit can be configured as a level or edge trigger by nAlrtCfg.Edge. When configured as a level trigger, it may or may not need to be cleared by system software to detect the next event. See the Config.SS description. Smx is cleared to 0 at power-up. | 0x0: Smx not detected<br>0x1: Smx detected |
| Tmx      | 13   | Maximum temperature alert threshold exceeded. This bit is set to 1 whenever the Temp register reading is above the TAlrtTh thresholds. This bit can be configured as a level or edge trigger by nAlrtCfg.Edge. When configured as a level trigger, it may or may not need to be cleared by system software to detect the next event. See Config.TS bit description. Tmx is cleared to 0 at power-up.         | 0x0: Tmx not detected<br>0x1: Tmx detected |
| Vmx      | 12   | Maximum voltage alert threshold exceeded. This bit is set to a 1 whenever the VCell register reading is above the VAlrtTh thresholds. This bit can be configured as a level or edge trigger by nAlrtCfg.Edge. When configured as a level trigger, it may or may not need to be cleared by system software to detect the next event. See the Config.VS bit description. Vmx is cleared to 0 at power-up.      | 0x0: Vmx not detected<br>0x1: Vmx detected |
| Bi       | 11   | Battery insertion. It is useful when the IC is used in a host-side application. This bit is set to 1 when the device detects that a battery has been inserted into the system by monitoring the THM pin. This bit must be cleared by the system software to detect the next insertion event. Bi is set to 0 at power-up. Valid when Config.Bei = 1.                                                          | 0x0: Bi not detected<br>0x1: Bi detected   |
| Smn      | 10   | Minimum SOC alert threshold exceeded. These bits are set to a 1 whenever SOC is below the SAlrtTh thresholds. This bit can be configured as a level or edge trigger by nAlrtCfg.Edge. When configured as                                                                                                                                                                                                     | 0x0: Smn not detected<br>0x1: Smn detected |

| BITFIELD | BITS | DESCRIPTION                                                                                                                                                                                                                                                                                                                                                                                           | DECODE                                         |
|----------|------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------------------------------|
|          |      | a level trigger, These bits may or may not need to be cleared by system software to detect the next event. See the Config.SS description. Smn is cleared to 0 at power-up.                                                                                                                                                                                                                            |                                                |
| Tmn      | 9    | Minimum temperature alert threshold exceeded. This bit is set to a 1 whenever a Temp register reading is below the TAlrtTh thresholds. This bit can be configured as a level or edge trigger by nAlrtCfg.Edge. When configured as a level trigger, it may or may not need to be cleared by system software to detect the next event. See Config.TS bit description. Tmn is cleared to 0 at power-up.  | 0x0: Tmn not detected<br>0x1: Tmn detected     |
| Vmn      | 8    | Minimum voltage alert threshold exceeded. This bit is set to a 1 whenever a VCell register reading is below the VAlrtTh thresholds. This bit can be configured as a level or edge trigger by nAlrtCfg.Edge. When configured as a level trigger, it may or may not need to be cleared by system software to detect the next event. See the Config.VS bit description. Vmn is cleared to 0 at power-up. | 0x0: Vmn not detected<br>0x1: Vmn detected     |
| dSOCi    | 7    | State of charge 1% change alert. This is set to 1 whenever the SOC register crosses an integer percentage boundary such as 50.0%, 51.0%, etc. It must be cleared by the host software. dSOCi is set to 1 at power-up. Check MiscCfg.SACFG for the SOC type.                                                                                                                                           | 0x0: dSOCi not detected<br>0x1: dSOCi detected |
| Imx      | 6    | Maximum current alert threshold exceeded. This bit is set to a 1 whenever a Current register reading is above the IAlrtTh thresholds. This bit can be configured as a level or edge trigger by nAlrtCfg.Edge. When configured as a level trigger, it may or may not need to be cleared by system software to detect the next event. See Config.IS bit description. Imx is cleared to 0 at power-up.   | 0x0: Imx not detected<br>0x1: Imx detected     |
| Bst      | 3    | Battery status. It is useful when the IC is used in a host-side application. This bit is set to 0 when a battery is present in the system and set to 1 when the battery is absent by monitoring the THM pin. Bst is set to 0 at power-up.                                                                                                                                                             | 0x0: Bst not detected<br>0x1: Bst detected     |
| Imn      | 2    | Minimum current alert threshold exceeded. This bit is set to a 1 whenever a Current register reading is below the IAlrtTh thresholds. This bit can be configured as a level or edge trigger by nAlrtCfg.Edge. When configured as a level trigger, it may or may not need to be cleared by system software to detect the next event. This bit may or may not need to be cleared by system software to  | 0x0: Imn not detected<br>0x1: Imn detected     |

| BITFIELD | BITS | DESCRIPTION                                                                                                                                                                                                               | DECODE                                     |
|----------|------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------------------------------|
|          |      | detect the next event. See the Config.IS bit description. Imn is cleared to 0 at power-up.                                                                                                                                |                                            |
| POR      | 1    | Power-on reset. This bit is set to a 1 when the device detects that a software or hardware POR event has occurred. This bit must be cleared by system software to detect the next POR event. POR is set to 1 at power-up. | 0x0: POR not detected<br>0x1: POR detected |

**ChgMaskSts (0x1)**

This register maintains all mask and alert bits related to charger

| BIT         | 15          | 14          | 13 | 12          | 11          | 10          | 9 | 8           |
|-------------|-------------|-------------|----|-------------|-------------|-------------|---|-------------|
| Field       | AICL_M      | CHGIN_M     | –  | CHG_M       | BAT_M       | Reserved    | – | BYP_M       |
| Reset       | 0b1         | 0b1         | –  | 0b1         | 0b1         | 0b1         | – | 0b1         |
| Access Type | Write, Read | Write, Read | –  | Write, Read | Write, Read | Write, Read | – | Write, Read |

| BIT         | 7           | 6           | 5 | 4           | 3           | 2           | 1 | 0           |
|-------------|-------------|-------------|---|-------------|-------------|-------------|---|-------------|
| Field       | AICL_I      | CHGIN_I     | – | CHG_I       | BAT_I       | Reserved    | – | BYP_I       |
| Reset       | 0b0         | 0b0         | – | 0b0         | 0b0         | 0b0         | – | 0b0         |
| Access Type | Write, Read | Write, Read | – | Write, Read | Write, Read | Write, Read | – | Write, Read |

| BITFIELD | BITS | DESCRIPTION                                              | DECODE                                                                        |
|----------|------|----------------------------------------------------------|-------------------------------------------------------------------------------|
| AICL_M   | 15   | AICL interrupt mask                                      | 0x0: Unmask. AICL_I goes to ALRT.<br>0x1: Mask. AICL_I does not go to ALRT.   |
| CHGIN_M  | 14   | CHGIN interrupt mask                                     | 0x0: Unmask. CHGIN_I goes to ALRT.<br>0x1: Mask. CHGIN_I does not go to ALRT. |
| CHG_M    | 12   | Charge status interrupt mask                             | 0x0: Unmask. CHG_I goes to ALRT.<br>0x1: Mask. CHG_I does not go to ALRT.     |
| BAT_M    | 11   | Battery status interrupt mask                            | 0x0: Unmask. BAT_I goes to ALRT.<br>0x1: Mask. BYP_I does not go to ALRT.     |
| Reserved | 10   | Reserved, do not modify.                                 | Reserved                                                                      |
| BYP_M    | 8    | BYP_I interrupt Mask                                     | 0x0: Unmask. BYP_I goes to ALRT.<br>0x1: Mask. BYP_I does not go to ALRT.     |
| AICL_I   | 7    | AICL interrupt. AICL_OK has changed. Write 0 to clear.   | 0x0: AICL_I not detected<br>0x1: AICL_I detected                              |
| CHGIN_I  | 6    | CHGIN interrupt. CHGIN_OK has changed. Write 0 to clear. | 0x0: CHGIN_I not detected<br>0x1: CHGIN_I detected                            |
| CHG_I    | 4    | Charger interrupt. CHG_OK has changed. Write 0 to clear. | 0x0: CHG_I not detected<br>0x1: CHG_I detected                                |



| BITFIELD | BITS | DESCRIPTION                                                     | DECODE                                         |
|----------|------|-----------------------------------------------------------------|------------------------------------------------|
| BAT_I    | 3    | Battery status interrupt. BAT_OK has changed. Write 0 to clear. | 0x0: BAT_I not detected<br>0x1: BAT_I detected |
| Reserved | 2    | Reserved, do not modify.                                        | Reserved                                       |
| BYP_I    | 0    | BYP status interrupt. BYP_OK has changed. Write 0 to clear.     | 0x0: BYP_I not detected<br>0x1: BYP_I detected |

**VAIrtTh (0x3)**

The VAIrtTh register sets upper (VMAX) and lower (VMIN) limits that generate an alert if exceeded by the VCell register value.

| BIT         | 15          | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
|-------------|-------------|----|----|----|----|----|---|---|
| Field       | VMAX[7:0]   |    |    |    |    |    |   |   |
| Reset       | 0xFF        |    |    |    |    |    |   |   |
| Access Type | Write, Read |    |    |    |    |    |   |   |
|             |             |    |    |    |    |    |   |   |
| BIT         | 7           | 6  | 5  | 4  | 3  | 2  | 1 | 0 |
| Field       | VMIN[7:0]   |    |    |    |    |    |   |   |
| Reset       | 0x00        |    |    |    |    |    |   |   |
| Access Type | Write, Read |    |    |    |    |    |   |   |

| BITFIELD | BITS | DESCRIPTION                                                                                                                | DECODE                                                                                                                           |
|----------|------|----------------------------------------------------------------------------------------------------------------------------|----------------------------------------------------------------------------------------------------------------------------------|
| VMAX     | 15:8 | Maximum voltage reading. The VMIN field sets the upper limit to generate an alert if exceeded by the VCell register value. | Type = voltage<br>Scalar = 20<br>Lsbunit = mV<br>Offset = 0.0<br>Signed = False<br>MaximumScaled = 5100.0<br>MinimumScaled = 0.0 |
| VMIN     | 7:0  | Minimum voltage reading. The VMIN field sets the lower limit to generate an alert if exceeded by the VCell register value. | Type = voltage<br>Scalar = 20<br>Lsbunit = mV<br>Offset = 0.0<br>Signed = False<br>MaximumScaled = 5100.0<br>MinimumScaled = 0.0 |

**TAIrtTh (0x4)**

The TAIrtTh register sets upper (TMAX) and lower (TMIN) limits that generate an alert if exceeded by Temp register value.

| BIT | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
|-----|----|----|----|----|----|----|---|---|
|-----|----|----|----|----|----|----|---|---|

|             |             |   |   |   |   |   |   |   |
|-------------|-------------|---|---|---|---|---|---|---|
| Field       | TMAX[7:0]   |   |   |   |   |   |   |   |
| Reset       | 0x7F        |   |   |   |   |   |   |   |
| Access Type | Write, Read |   |   |   |   |   |   |   |
|             |             |   |   |   |   |   |   |   |
| BIT         | 7           | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Field       | TMIN[7:0]   |   |   |   |   |   |   |   |
| Reset       | 0x80        |   |   |   |   |   |   |   |
| Access Type | Write, Read |   |   |   |   |   |   |   |

| BITLEN | BITS | DESCRIPTION                                                                                                                   | DECODE                                                                                                                                  |
|--------|------|-------------------------------------------------------------------------------------------------------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------|
| TMAX   | 15:8 | Maximum temperature reading. The TMAX field sets the upper limit to generate an alert if exceeded by the Temp register value. | Type = temperature<br>Scalar = 1.0<br>Lsbunit = 1°C<br>Offset = 0.0<br>Signed = True<br>MaximumScaled = 127.0<br>MinimumScaled = -128.0 |
| TMIN   | 7:0  | Minimum temperature reading. The TMIN field sets the lower limit to generate an alert if exceeded by the Temp register value. | Type = temperature<br>Scalar = 1.0<br>Lsbunit = 1°C<br>Offset = 0.0<br>Signed = True<br>MaximumScaled = 127.0<br>MinimumScaled = -128.0 |

**SAIrtTh (0x5)**

The SAIrtTh register sets upper (SMAX) and lower (SMIN) limits that generate an alert if exceeded.

| BIT         | 15          | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
|-------------|-------------|----|----|----|----|----|---|---|
| Field       | SMA[7:0]    |    |    |    |    |    |   |   |
| Reset       | 0xFF        |    |    |    |    |    |   |   |
| Access Type | Write, Read |    |    |    |    |    |   |   |
|             |             |    |    |    |    |    |   |   |
| BIT         | 7           | 6  | 5  | 4  | 3  | 2  | 1 | 0 |
| Field       | SMIN[7:0]   |    |    |    |    |    |   |   |
| Reset       | 0x00        |    |    |    |    |    |   |   |
| Access Type | Write, Read |    |    |    |    |    |   |   |

| BITFIELD | BITS | DESCRIPTION                                                                                                                                                       | DECODE                                                                                                                          |
|----------|------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------------------------------------------------------------------------------------------------------------------------------|
| SMAX     | 15:8 | Maximum state-of-charge threshold. The SMAX field sets an upper limit that generates an alert if the SOC threshold is exceeded. Check MiscCfg.SACFG for SOC type. | Type = percent<br>Scalar = 1.0<br>Lsbunit = %<br>Offset = 0.0<br>Signed = False<br>MaximumScaled = 255.0<br>MinimumScaled = 0.0 |
| SMIN     | 7:0  | Minimum state-of-charge threshold. The SMIN field sets a lower limit that generates an alert if the SOC threshold is exceeded. Check MiscCfg.SACFG for SOC type.  | Type = percent<br>Scalar = 1.0<br>Lsbunit = %<br>Offset = 0.0<br>Signed = False<br>MaximumScaled = 255.0<br>MinimumScaled = 0.0 |

**RepCap (0x6)**

| BIT         | 15           | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
|-------------|--------------|----|----|----|----|----|---|---|
| Field       | RepCap[15:8] |    |    |    |    |    |   |   |
| Reset       | 0x0000       |    |    |    |    |    |   |   |
| Access Type | Write, Read  |    |    |    |    |    |   |   |
|             |              |    |    |    |    |    |   |   |
| BIT         | 7            | 6  | 5  | 4  | 3  | 2  | 1 | 0 |
| Field       | RepCap[7:0]  |    |    |    |    |    |   |   |
| Reset       | 0x0000       |    |    |    |    |    |   |   |
| Access Type | Write, Read  |    |    |    |    |    |   |   |

| BITFIELD | BITS | DESCRIPTION                                                                                                                                                                                                                 | DECODE                                                                                                                                                          |
|----------|------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------|
| RepCap   | 15:0 | Reported remaining capacity. RepCap or reported remaining capacity (mAh) is a filtered version of the AvCap register. The ModelGauge m5 algorithm prevents remaining capacity from making sudden jumps during load changes. | Type = capacity<br>Scalar = 0.5<br>Lsbunit = mAh (10mΩ R <sub>SENSE</sub> )<br>Offset = 0.0<br>Signed = False<br>MaximumScaled = 32767.5<br>MinimumScaled = 0.0 |

**RepSOC (0x7)**

| BIT         | 15           | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
|-------------|--------------|----|----|----|----|----|---|---|
| Field       | RepSOC[15:8] |    |    |    |    |    |   |   |
| Reset       | 0x3200       |    |    |    |    |    |   |   |
| Access Type | Write, Read  |    |    |    |    |    |   |   |

| BIT         | 7           | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------------|-------------|---|---|---|---|---|---|---|
| Field       | RepSOC[7:0] |   |   |   |   |   |   |   |
| Reset       | 0x3200      |   |   |   |   |   |   |   |
| Access Type | Write, Read |   |   |   |   |   |   |   |

| BITFIELD | BITS | DESCRIPTION                                                                                                                                                                                                                                                                                                                                       | DECODE                                                                                                                                        |
|----------|------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------|
| RepSOC   | 15:0 | Reported state-of-charge. RepSOC is a filtered version of the AvSOC register that prevents large jumps in the reported value caused by changes in the application, such as abrupt changes in load current. RepSOC corresponds to RepCap and FullCapRep. RepSOC is intended to be the final state of charge percentage output for application use. | Type = percent<br>Scalar = 0.00390625<br>Lsbunit = %<br>Offset = 0.0<br>Signed = False<br>MaximumScaled = 255.99609375<br>MinimumScaled = 0.0 |

**IDVolt (0x8)**

| BIT         | 15           | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
|-------------|--------------|----|----|----|----|----|---|---|
| Field       | IDVolt[15:8] |    |    |    |    |    |   |   |
| Reset       | 0x0000       |    |    |    |    |    |   |   |
| Access Type | Write, Read  |    |    |    |    |    |   |   |

| BIT         | 7           | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------------|-------------|---|---|---|---|---|---|---|
| Field       | IDVolt[7:0] |   |   |   |   |   |   |   |
| Reset       | 0x0000      |   |   |   |   |   |   |   |
| Access Type | Write, Read |   |   |   |   |   |   |   |

| BITFIELD | BITS | DESCRIPTION                                                                                                                                   |
|----------|------|-----------------------------------------------------------------------------------------------------------------------------------------------|
| IDVolt   | 15:0 | Battery ID. When an external thermister is not used, connect a fixed resistor on THM for battery identification. Enable through Config.FTHRM. |

**MaxMinTemp (0x9)**

Maximum and Minimum temperature register. This register updates the maximum or minimum temperature reading since the last fuel-gauge reset or until cleared by host software.

| BIT         | 15                  | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
|-------------|---------------------|----|----|----|----|----|---|---|
| Field       | MaxTemperature[7:0] |    |    |    |    |    |   |   |
| Reset       | 0x80                |    |    |    |    |    |   |   |
| Access Type | Write, Read         |    |    |    |    |    |   |   |
|             |                     |    |    |    |    |    |   |   |
| BIT         | 7                   | 6  | 5  | 4  | 3  | 2  | 1 | 0 |
| Field       | MinTemperature[7:0] |    |    |    |    |    |   |   |
| Reset       | 0x7F                |    |    |    |    |    |   |   |
| Access Type | Write, Read         |    |    |    |    |    |   |   |

| BITLED         | BITS | DESCRIPTION                                                                                                                                                                                                                                                                                                                                                                                                                         | DECODE                                                                                                                                  |
|----------------|------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------|
| MaxTemperature | 15:8 | Maximum temperature register reading. The MaxTemperature register maintains the maximum Temperature register value since the last fuel-gauge reset or until cleared by host software. At power-up, the maximum value is set to 0x80 (most negative). The value is changed to the Temperature register reading after the first update. Host software can reset this register by writing it to its power-up value of 0x80.            | Type = temperature<br>Scalar = 1.0<br>Lsbunit = 1°C<br>Offset = 0.0<br>Signed = True<br>MaximumScaled = 127.0<br>MinimumScaled = -128.0 |
| MinTemperature | 7:0  | Minimum temperature register reading. The MinTemperature register maintains the minimum temperature register value since the last fuel-gauge reset or until cleared by host software. At power-up, the minimum value is set to 0x7F (most positive). Therefore, the value is changed to the temperature register reading after the first update. Host software can reset this register by writing it to its power-up value of 0x7F. | Type = temperature<br>Scalar = 1.0<br>Lsbunit = 1°C<br>Offset = 0.0<br>Signed = True<br>MaximumScaled = 127.0<br>MinimumScaled = -128.0 |

### MaxMinCurr (0xA)

Maximum and minimum of current register. This register updates the maximum or minimum values from the last IC reset or until cleared by host software.

| BIT         | 15              | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
|-------------|-----------------|----|----|----|----|----|---|---|
| Field       | MaxCurrent[7:0] |    |    |    |    |    |   |   |
| Reset       | 0x80            |    |    |    |    |    |   |   |
| Access Type | Write, Read     |    |    |    |    |    |   |   |

| BIT         | 7               | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------------|-----------------|---|---|---|---|---|---|---|
| Field       | MinCurrent[7:0] |   |   |   |   |   |   |   |
| Reset       | 0x7F            |   |   |   |   |   |   |   |
| Access Type | Write, Read     |   |   |   |   |   |   |   |

| BITFIELD   | BITS | DESCRIPTION                                                                                                                                                                                                                                                                                                                                                                                                        | DECODE                                                                                                                                                     |
|------------|------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
| MaxCurrent | 15:8 | Maximum current register reading. The MaxCurrent register maintains the maximum Current register values since the last reset or until cleared by host software. At power-up, the maximum current value is set to 0x80h (most negative). Therefore, the value is changed to the Current register reading after the first update. Host software can reset this register by writing it to its power-up value of 0x80. | Type = current<br>Scalar = 40<br>Lsbunit = mA (10mΩ R <sub>SENSE</sub> )<br>Offset = 0.0<br>Signed = True<br>MaximumScaled = 50.8<br>MinimumScaled = -51.2 |
| MinCurrent | 7:0  | Minimum current register reading. The MinCurrent register maintains the minimum Current register values since the last reset or until cleared by host software. At power-up, the minimum current value is set to 0x7Fh (most positive). Therefore, the value is changed to the Current register reading after the first update. Host software can reset this register by writing it to its power-up value of 0x7F. | Type = current<br>Scalar = 40<br>Lsbunit = mA (10mΩ R <sub>SENSE</sub> )<br>Offset = 0.0<br>Signed = True<br>MaximumScaled = 50.8<br>MinimumScaled = -51.2 |

**MaxMinVolt (0xB)**

Host software can reset this register by writing it to its power-up value of 0x00FF. The maximum and minimum voltages are each stored as 8-bit values with a 20mV resolution.

| BIT         | 15            | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
|-------------|---------------|----|----|----|----|----|---|---|
| Field       | MaxVCELL[7:0] |    |    |    |    |    |   |   |
| Reset       | 0x00          |    |    |    |    |    |   |   |
| Access Type | Write, Read   |    |    |    |    |    |   |   |
| BIT         | 7             | 6  | 5  | 4  | 3  | 2  | 1 | 0 |
| Field       | MinVCELL[7:0] |    |    |    |    |    |   |   |
| Reset       | 0xFF          |    |    |    |    |    |   |   |
| Access Type | Write, Read   |    |    |    |    |    |   |   |

| BITFIELD | BITS | DESCRIPTION                                                                                                                                                                                                                                                                                                                                                                                      | DECODE                                                                                                                           |
|----------|------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|----------------------------------------------------------------------------------------------------------------------------------|
| MaxVCELL | 15:8 | Maximum VCell register reading. The MaxVCELL register maintains the maximum current register values from the last reset or until cleared by host software. At power-up, the maximum current value is set to 0x00h. Therefore, the value is changed to the VCell register reading after the first update. Host software can reset this register by writing it to its power-up value of 0x00.      | Type = voltage<br>Scalar = 20<br>Lsbunit = mV<br>Offset = 0.0<br>Signed = False<br>MaximumScaled = 5100.0<br>MinimumScaled = 0.0 |
| MinVCELL | 7:0  | Minimum VCell register reading. The MinCurrent register maintains the minimum Current register values since the last reset or until cleared by host software. At power-up, the minimum current value is set to 0xFFh. Therefore, the value is changed to the Current register reading after the first update. Host software can reset this register by writing it to its power-up value of 0xFF. | Type=voltage<br>Scalar=20<br>Lsbunit=mV<br>Offset=0.0<br>Signed=False<br>MaximumScaled=5100.0<br>MinimumScaled=0.0               |

**Config (0xC)**

The Config registers hold all shutdown enable, alert enable, and temperature enable control bits. Writing a bit location enables the corresponding function within one task period.

| BIT         | 15          | 14          | 13          | 12          | 11          | 10          | 9           | 8           |
|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|
| Field       | –           | SS          | TS          | VS          | IS          | –           | –           | Tex         |
| Reset       | –           | 0b0         | 0b1         | 0b0         | 0b0         | –           | –           | 0b0         |
| Access Type | –           | Write, Read | Write, Read | Write, Read | Write, Read | –           | –           | Write, Read |
|             |             |             |             |             |             |             |             |             |
| BIT         | 7           | 6           | 5           | 4           | 3           | 2           | 1           | 0           |
| Field       | PinConfig   | –           | –           | –           | FTHRM       | Aen         | Bei         | Ber         |
| Reset       | 0b0         | –           | –           | –           | 0b0         | 0b0         | 0b0         | 0b0         |
| Access Type | Write, Read | –           | –           | –           | Write, Read | Write, Read | Write, Read | Write, Read |

| BITFIELD | BITS | DESCRIPTION                                                                                                                                                                | DECODE                    |
|----------|------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------------------------|
| SS       | 14   | SOC ALRT sticky. When SS = 1, SOC alerts can only be cleared through software. When SS = 0, SOC alerts are cleared automatically when the threshold is no longer exceeded. | 0x0: SS off<br>0x1: SS on |
| TS       | 13   | Temperature ALRT sticky. When TS = 1, temperature alerts can only be cleared through                                                                                       | 0x0: TS off<br>0x1: TS on |

| BITFIELD  | BITS | DESCRIPTION                                                                                                                                                                                                                                                                                                                                                                         | DECODE                                  |
|-----------|------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----------------------------------------|
|           |      | software. When TS = 0, temperature alerts are cleared automatically when the threshold is no longer exceeded.                                                                                                                                                                                                                                                                       |                                         |
| VS        | 12   | Voltage ALERT sticky. When VS = 1, voltage alerts can only be cleared through software. When VS = 0, voltage alerts are cleared automatically when the threshold is no longer exceeded.                                                                                                                                                                                             | 0x0: VS off<br>0x1: VS on               |
| IS        | 11   | Current ALERT sticky. When IS = 1, current alerts can only be cleared through software. When IS = 0, current alerts are cleared automatically when the threshold is no longer exceeded.                                                                                                                                                                                             | 0x0: IS off<br>0x1: IS on               |
| Tex       | 8    | External temperature overwrite. When set to 1, the temperature register stops updating. The fuel gauge requires external temperature measurements to be written from the host. When set to 0, the IC's own measurements are used instead. This bit is ignored when nADCCfg.ThEn = 0.                                                                                                | 0x0: Tex false<br>0x1: Tex true         |
| PinConfig | 7    | ICHG/VCHG pin configuration reset. Detect the ICHG and VCHG pin and reset the related registers according to the ICHG/VCHG resistance. Set to 0x1 to reset the related registers. Auto-cleared when the process is completed.                                                                                                                                                       | 0x0: PinConfig off<br>0x1: PinConfig on |
| FTHRM     | 3    | Force thermistor bias. This allows the host to control the bias of the thermistor switch or enable fast detection of battery removal. Set FTHRM = 1 to always enable the thermistor bias switch. With a standard 10kΩ thermistor, this adds an additional ~200μA to the current drain of the circuit.                                                                               | 0x0: FTHRM off<br>0x1: FTHRM on         |
| Aen       | 2    | Enable alert on fuel-gauge outputs. When Aen = 1, a violation of any of the alert threshold register values by temperature, voltage, or SOC triggers an alert. This bit only affects the ALERT pin operation. The Smx, Smn, Tmx, Tmn, Vmx, Vmn, Imx, and Imn bits of the Status register (00h) are not disabled. The Charger interrupts ALERT operation is not enabled by this bit. | 0x0: Aen disabled<br>0x1: Aen enabled   |
| Bei       | 1    | Enable alert on battery insertion. When Bei = 1, a battery-insertion condition, as detected by the THM pin voltage, triggers an alert.                                                                                                                                                                                                                                              | 0x0: Bei disabled<br>0x1: Bei enabled   |
| Ber       | 0    | Enable alert on battery removal. When Ber = 1, a battery-removal condition, as detected by the THM pin voltage, triggers an alert.                                                                                                                                                                                                                                                  | 0x0: Ber disabled<br>0x1: Ber enabled   |



**MixSOC (0xD)**

| BIT         | 15           | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
|-------------|--------------|----|----|----|----|----|---|---|
| Field       | MixSOC[15:8] |    |    |    |    |    |   |   |
| Reset       | 0x3200       |    |    |    |    |    |   |   |
| Access Type | Write, Read  |    |    |    |    |    |   |   |
|             |              |    |    |    |    |    |   |   |
| BIT         | 7            | 6  | 5  | 4  | 3  | 2  | 1 | 0 |
| Field       | MixSOC[7:0]  |    |    |    |    |    |   |   |
| Reset       | 0x3200       |    |    |    |    |    |   |   |
| Access Type | Write, Read  |    |    |    |    |    |   |   |

| BITFIELD | BITS | DESCRIPTION                                                                                                                                                                                                         | DECODE                                                                                                                                        |
|----------|------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------|
| MixSOC   | 15:0 | Uncompensated SOC from MixCap. The MixSOC register holds the calculated present state-of-charge of the cell before any empty compensation adjustments are performed. MixSOC corresponds with MixCap and FullCapNom. | Type = percent<br>Scalar = 0.00390625<br>Lsbunit = %<br>Offset = 0.0<br>Signed = False<br>MaximumScaled = 255.99609375<br>MinimumScaled = 0.0 |

**AvSOC (0xE)**

| BIT         | 15          | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
|-------------|-------------|----|----|----|----|----|---|---|
| Field       | AvSOC[15:8] |    |    |    |    |    |   |   |
| Reset       | 0x3200      |    |    |    |    |    |   |   |
| Access Type | Write, Read |    |    |    |    |    |   |   |
|             |             |    |    |    |    |    |   |   |
| BIT         | 7           | 6  | 5  | 4  | 3  | 2  | 1 | 0 |
| Field       | AvSOC[7:0]  |    |    |    |    |    |   |   |
| Reset       | 0x3200      |    |    |    |    |    |   |   |
| Access Type | Write, Read |    |    |    |    |    |   |   |

| BITFIELD | BITS | DESCRIPTION                                                                                                                                                                                                                                                                                                                                                                                                                                                 | DECODE                                                                                                                                         |
|----------|------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------|
| AvSOC    | 15:0 | Available, unfiltered state of charge. The AvSOC register holds the calculated available state-of-charge of the cell based on all inputs from the ModelGauge m5 algorithm, including empty compensation. The AvSOC percentage corresponds with AvCap and FullCapNom. The AvSOC register value is an unfiltered calculation. Jumps in the reported value can be caused by changes in the application, such as abrupt changes in load current or temperature. | Type = percent<br>Scalar = 0.00390625<br>Lsb unit = %<br>Offset = 0.0<br>Signed = False<br>MaximumScaled = 255.99609375<br>MinimumScaled = 0.0 |

## MiscCfg (0xF)

The MiscCfg control register enables various other functions of the device.

| BIT         | 15           | 14 | 13 | 12          | 11          | 10          | 9            | 8 |
|-------------|--------------|----|----|-------------|-------------|-------------|--------------|---|
| Field       | FUS[3:0]     |    |    |             | Reserved    | Reserved    | MixRate[4:3] |   |
| Reset       | 0x3          |    |    |             | 0b0         | 0b0         | 0b00011      |   |
| Access Type | Write, Read  |    |    |             | Write, Read | Write, Read | Write, Read  |   |
|             |              |    |    |             |             |             |              |   |
| BIT         | 7            | 6  | 5  | 4           | 3           | 2           | 1            | 0 |
| Field       | MixRate[2:0] |    |    | Reserved    | –           | –           | SACFG[1:0]   |   |
| Reset       | 0b00011      |    |    | 0b1         | –           | –           | 0b00         |   |
| Access Type | Write, Read  |    |    | Write, Read | –           | –           | Write, Read  |   |

| BITFIELD | BITS  | DESCRIPTION                                                                                                                                                                                                                                                 | DECODE                                                                                                                                                          |
|----------|-------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------|
| FUS      | 15:12 | Full update slope. This field prevents jumps in the RepSOC and FullCapRep registers by setting the rate of adjustment of FullCapRep near the end of a charge cycle.                                                                                         | Type = percent<br>Scalar = 2.0<br>Lsbunit = % per minutes<br>Offset = 0.0<br>Signed = False<br>MaximumScaled = 32.0<br>MinimumScaled = 2.0                      |
| Reserved | 11    | Reserved, do not modify, keep this at 0x0.                                                                                                                                                                                                                  | Reserved                                                                                                                                                        |
| Reserved | 10    | Reserved, do not modify, keep this at 0x0.                                                                                                                                                                                                                  | Reserved                                                                                                                                                        |
| MixRate  | 9:5   | Mixing rate. This value sets the strength of the servo mixing rate after the final mixing state has been reached (> 2.08 complete cycles). Setting this value to 0b0000 disables servo mixing, and the IC continues with time-constant mixing indefinitely. | Type = capacity<br>Scalar = 0.625<br>Lsbunit = mA (10mΩ R <sub>SENSE</sub> )<br>Offset = 0.0<br>Signed = False<br>MaximumScaled = 19.375<br>MinimumScaled = 0.0 |
| Reserved | 4     | Reserved, do not modify, keep this at 0x1.                                                                                                                                                                                                                  | Reserved                                                                                                                                                        |

| BITFIELD | BITS | DESCRIPTION                                                                                                                           | DECODE                                                                                                                                                                                                                                                 |
|----------|------|---------------------------------------------------------------------------------------------------------------------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| SACFG    | 1:0  | SOC alert config. SOC Alerts can be generated by monitoring any of the SOC registers as follows.<br>SACFG defaults to 00 at power-up. | 0x0: SOC Alerts are generated based on the RepSOC register.<br>0x1: SOC Alerts are generated based on the AvSOC register.<br>0x2: SOC Alerts are generated based on the MixSOC register.<br>0x3: SOC Alerts are generated based on the VFSOC register. |

**FullCapRep (0x10)**

| BIT         | 15               | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
|-------------|------------------|----|----|----|----|----|---|---|
| Field       | FullCapRep[15:8] |    |    |    |    |    |   |   |
| Reset       | 0x05DC           |    |    |    |    |    |   |   |
| Access Type | Write, Read      |    |    |    |    |    |   |   |
|             |                  |    |    |    |    |    |   |   |
| BIT         | 7                | 6  | 5  | 4  | 3  | 2  | 1 | 0 |
| Field       | FullCapRep[7:0]  |    |    |    |    |    |   |   |
| Reset       | 0x05DC           |    |    |    |    |    |   |   |
| Access Type | Write, Read      |    |    |    |    |    |   |   |

| BITFIELD   | BITS | DESCRIPTION                                                                                                                                                                                                                                                                                             | DECODE                                                                                                                                                          |
|------------|------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------|
| FullCapRep | 15:0 | Full capacity. This register reports the full capacity that goes with RepCap, generally used for reporting to the GUI. Most applications should only monitor FullCapRep, instead of FullCap or FullCapNom. A new full-capacity value is calculated at the end of every charge cycle in the application. | Type = capacity<br>Scalar = 0.5<br>Lsbunit = mAh (10mΩ R <sub>SENSE</sub> )<br>Offset = 0.0<br>Signed = False<br>MaximumScaled = 32767.5<br>MinimumScaled = 0.0 |

**QRTTable00 (0x12)**

The QRTTable00 to QRTTable30 register locations contain characterization information regarding cell capacity that is unavailable under certain application conditions.

| BIT         | 15               | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
|-------------|------------------|----|----|----|----|----|---|---|
| Field       | QRTTable00[15:8] |    |    |    |    |    |   |   |
| Reset       | 0x3C00           |    |    |    |    |    |   |   |
| Access Type | Write, Read      |    |    |    |    |    |   |   |

| BIT         | 7               | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------------|-----------------|---|---|---|---|---|---|---|
| Field       | QRTTable00[7:0] |   |   |   |   |   |   |   |
| Reset       | 0x3C00          |   |   |   |   |   |   |   |
| Access Type | Write, Read     |   |   |   |   |   |   |   |

| BITFIELD   | BITS | DESCRIPTION                                                                                                                                                            |
|------------|------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| QRTTable00 | 15:0 | The QRTTable00 to QRTTable30 register locations contain characterization information regarding cell capacity that is unavailable under certain application conditions. |

**RSlow (0x14)**

| BIT         | 15          | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
|-------------|-------------|----|----|----|----|----|---|---|
| Field       | RSlow[15:8] |    |    |    |    |    |   |   |
| Reset       | 0x0290      |    |    |    |    |    |   |   |
| Access Type | Write, Read |    |    |    |    |    |   |   |

| BIT         | 7           | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------------|-------------|---|---|---|---|---|---|---|
| Field       | RSlow[7:0]  |   |   |   |   |   |   |   |
| Reset       | 0x0290      |   |   |   |   |   |   |   |
| Access Type | Write, Read |   |   |   |   |   |   |   |

| BITFIELD | BITS | DESCRIPTION             | DECODE                                                                                                                                                |
|----------|------|-------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------|
| RSlow    | 15:0 | Slow battery impedance. | Type = resistance<br>Scalar = 0.244140625<br>Lsbunit = mΩ<br>Offset = 0.0<br>Signed = False<br>MaximumScaled = 15.999755859375<br>MinimumScaled = 0.0 |

**Age (0x16)**

| BIT   | 15        | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
|-------|-----------|----|----|----|----|----|---|---|
| Field | Age[15:8] |    |    |    |    |    |   |   |

|             |             |   |   |   |   |   |   |   |
|-------------|-------------|---|---|---|---|---|---|---|
| Reset       | 0x6400      |   |   |   |   |   |   |   |
| Access Type | Write, Read |   |   |   |   |   |   |   |
|             |             |   |   |   |   |   |   |   |
| BIT         | 7           | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Field       | Age[7:0]    |   |   |   |   |   |   |   |
| Reset       | 0x6400      |   |   |   |   |   |   |   |
| Access Type | Write, Read |   |   |   |   |   |   |   |

| <b>BITFIELD</b> | <b>BITS</b> | <b>DESCRIPTION</b>                                                                                                                                                                                                                                                                                                                                                                                                                                                       | <b>DECODE</b>                                                                                                                                 |
|-----------------|-------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------|
| Age             | 15:0        | Age. The Age register contains a calculated percentage value of the application's present cell capacity compared to its original design capacity. The result can be used by the host to gauge the battery pack's health as compared to a new pack of the same type. The equation for the register output is Age Register(%) = 100% x (FullCapRep Register / DesignCap Register). For example, if DesignCap = 2000mAh and FullCapRep = 1800mAh, then Age=90% (or 0x5A00). | Type = percent<br>Scalar = 0.00390625<br>Lsbunit = %<br>Offset = 0.0<br>Signed = False<br>MaximumScaled = 255.99609375<br>MinimumScaled = 0.0 |

**Cycles (0x17)**

| BIT         | 15           | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
|-------------|--------------|----|----|----|----|----|---|---|
| Field       | Cycles[15:8] |    |    |    |    |    |   |   |
| Reset       | 0x0000       |    |    |    |    |    |   |   |
| Access Type | Write, Read  |    |    |    |    |    |   |   |
|             |              |    |    |    |    |    |   |   |
| BIT         | 7            | 6  | 5  | 4  | 3  | 2  | 1 | 0 |
| Field       | Cycles[7:0]  |    |    |    |    |    |   |   |
| Reset       | 0x0000       |    |    |    |    |    |   |   |
| Access Type | Write, Read  |    |    |    |    |    |   |   |

| BITFIELD | BITS | DESCRIPTION                                                                                                                                                                                                                                                                                                                                                                                                               | DECODE                                                                                                                           |
|----------|------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|----------------------------------------------------------------------------------------------------------------------------------|
| Cycles   | 15:0 | Cycles. The Cycles register maintains a total count of the number of charge/discharge cycles of the cell. The result is stored as a fraction of a full cycle. For example, a full charge/discharge cycle results in the Cycles register incrementing by 100%. The Cycles register accumulates fractional or whole cycles. For example, if a battery is cycled 10% x 10 times, then it is equivalent to 100% of one cycle. | Type = cycles<br>Scalar = 1.0<br>Lsbunit = %<br>Offset = 0.0<br>Signed = False<br>MaximumScaled = 65535.0<br>MinimumScaled = 0.0 |

**DesignCap (0x18)**

| BIT         | 15              | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
|-------------|-----------------|----|----|----|----|----|---|---|
| Field       | DesignCap[15:8] |    |    |    |    |    |   |   |
| Reset       | 0x05DC          |    |    |    |    |    |   |   |
| Access Type | Write, Read     |    |    |    |    |    |   |   |
|             |                 |    |    |    |    |    |   |   |
| BIT         | 7               | 6  | 5  | 4  | 3  | 2  | 1 | 0 |
| Field       | DesignCap[7:0]  |    |    |    |    |    |   |   |
| Reset       | 0x05DC          |    |    |    |    |    |   |   |
| Access Type | Write, Read     |    |    |    |    |    |   |   |

| BITFIELD  | BITS | DESCRIPTION                                                                                                                                                                                                | DECODE                                                                                                                                                          |
|-----------|------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------|
| DesignCap | 15:0 | Design capacity. The DesignCap register holds the nominal capacity of the cell. This value is used to determine the age and health of the cell by comparing it against the measured present cell capacity. | Type = capacity<br>Scalar = 0.5<br>Lsbunit = mAh (10mΩ R <sub>SENSE</sub> )<br>Offset = 0.0<br>Signed = False<br>MaximumScaled = 32767.5<br>MinimumScaled = 0.0 |

**AvgVCell (0x19)**

| BIT         | 15             | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
|-------------|----------------|----|----|----|----|----|---|---|
| Field       | AvgVCell[15:8] |    |    |    |    |    |   |   |
| Reset       | 0xB400         |    |    |    |    |    |   |   |
| Access Type | Write, Read    |    |    |    |    |    |   |   |
|             |                |    |    |    |    |    |   |   |

| BIT         | 7             | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------------|---------------|---|---|---|---|---|---|---|
| Field       | AvgVCell[7:0] |   |   |   |   |   |   |   |
| Reset       | 0xB400        |   |   |   |   |   |   |   |
| Access Type | Write, Read   |   |   |   |   |   |   |   |

| BITFIELD | BITS | DESCRIPTION                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | DECODE                                                                                                                                         |
|----------|------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------|
| AvgVCell | 15:0 | Average cell voltage. The AvgVCell register reports an average of the VCell register readings. The time period for averaging is configurable from a 12-second to 24-minute time period. See the FilterCfg.VOLT for details on setting the time filter. The first VCell register reading after power-up or exiting shutdown mode sets the starting point of the AvgVCell register. Note that when a cell relaxation event is detected, the averaging period changes to the period defined by the RelaxCfg.dt setting. The register reverts to its normal averaging period when a charge or discharge current is detected. | Type = voltage<br>Scalar = 78.125<br>Lsbunit = $\mu$ V<br>Offset = 0.0<br>Signed = False<br>MaximumScaled = 5119921.875<br>MinimumScaled = 0.0 |

**VCell (0x1A)**

| BIT         | 15          | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
|-------------|-------------|----|----|----|----|----|---|---|
| Field       | VCell[15:8] |    |    |    |    |    |   |   |
| Reset       | 0xB400      |    |    |    |    |    |   |   |
| Access Type | Write, Read |    |    |    |    |    |   |   |

| BIT         | 7           | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------------|-------------|---|---|---|---|---|---|---|
| Field       | VCell[7:0]  |   |   |   |   |   |   |   |
| Reset       | 0xB400      |   |   |   |   |   |   |   |
| Access Type | Write, Read |   |   |   |   |   |   |   |

| BITFIELD | BITS | DESCRIPTION                                                            | DECODE                                                                                                                                         |
|----------|------|------------------------------------------------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------|
| VCell    | 15:0 | Cell Voltage. VCell reports the voltage measured between BATT and GND. | Type = voltage<br>Scalar = 78.125<br>Lsbunit = $\mu$ V<br>Offset = 0.0<br>Signed = False<br>MaximumScaled = 5119921.875<br>MinimumScaled = 0.0 |

**Temp (0x1B)**

| BIT         | 15          | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
|-------------|-------------|----|----|----|----|----|---|---|
| Field       | Temp[15:8]  |    |    |    |    |    |   |   |
| Reset       | 0x1600      |    |    |    |    |    |   |   |
| Access Type | Write, Read |    |    |    |    |    |   |   |
|             |             |    |    |    |    |    |   |   |
| BIT         | 7           | 6  | 5  | 4  | 3  | 2  | 1 | 0 |
| Field       | Temp[7:0]   |    |    |    |    |    |   |   |
| Reset       | 0x1600      |    |    |    |    |    |   |   |
| Access Type | Write, Read |    |    |    |    |    |   |   |

| BITFIELD | BITS | DESCRIPTION                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          | DECODE                                                                                                                                                |
|----------|------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------|
| Temp     | 15:0 | Temperature. The IC can be configured to measure its own internal die temperature or an external NTC thermistor. Set nADCCfg.ThEn = 1 (default) to enable thermistor measurement. Thermistor conversions are initiated by periodically connecting the THM and BATT pins internally. Measurement results of the THM pin are compared to the voltage of the BATT pin and converted to a ratiometric value from 0% to 100%. The active pullup is disabled when temperature measurements are complete. This reduces the current consumption. Set nADCCfg.ThEn = 0 to enable die temperature measurement. | Type = temperature<br>Scalar = 0.00390625<br>Lsbunit = 1°C<br>Offset = 0.0<br>Signed = True<br>MaximumScaled = 127.99609375<br>MinimumScaled = -128.0 |

**Current (0x1C)**

| BIT         | 15            | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
|-------------|---------------|----|----|----|----|----|---|---|
| Field       | Current[15:8] |    |    |    |    |    |   |   |
| Reset       | 0x0000        |    |    |    |    |    |   |   |
| Access Type | Write, Read   |    |    |    |    |    |   |   |
|             |               |    |    |    |    |    |   |   |
| BIT         | 7             | 6  | 5  | 4  | 3  | 2  | 1 | 0 |
| Field       | Current[7:0]  |    |    |    |    |    |   |   |



|                    |             |
|--------------------|-------------|
| <b>Reset</b>       | 0x0000      |
| <b>Access Type</b> | Write, Read |

| BITFIELD | BITS | DESCRIPTION                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | DECODE                                                                                                                                                                                |
|----------|------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Current  | 15:0 | Battery current. The IC can be configured to measure the current flow through the battery through the internal current sense or the voltage across the external sense resistor over a $\pm 51.2\text{mV}$ range, and the result is stored as a two's complement value in the Current register. Set <code>nADCCfg.RsnsEn = 0</code> (default) to measure the current through internal sense (equivalent to $10\text{m}\Omega$ ). If the external sense is preferred ( <code>nADCCfg.RsnsEn = 1</code> ), it is highly recommended to use $10\text{m}\Omega$ to avoid rescaling charger registers. | Type = current<br>Scalar = 0.15625<br>Lsbunit = mA ( $10\text{m}\Omega R_{\text{SENSE}}$ )<br>Offset = 0.0<br>Signed = True<br>MaximumScaled = 51198.4375<br>MinimumScaled = -51200.0 |

**AvgCurrent (0x1D)**

| BIT         | 15               | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
|-------------|------------------|----|----|----|----|----|---|---|
| Field       | AvgCurrent[15:8] |    |    |    |    |    |   |   |
| Reset       | 0x0000           |    |    |    |    |    |   |   |
| Access Type | Write, Read      |    |    |    |    |    |   |   |
|             |                  |    |    |    |    |    |   |   |
| BIT         | 7                | 6  | 5  | 4  | 3  | 2  | 1 | 0 |
| Field       | AvgCurrent[7:0]  |    |    |    |    |    |   |   |
| Reset       | 0x0000           |    |    |    |    |    |   |   |
| Access Type | Write, Read      |    |    |    |    |    |   |   |

| BITFIELD   | BITS | DESCRIPTION                                                                                                                                                           | DECODE                                                                                                                                                                                |
|------------|------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| AvgCurrent | 15:0 | Average current. The AvgCurrent register reports an average of Current register readings. See the <code>FilterCfg.CURR</code> for details on setting the time filter. | Type = current<br>Scalar = 0.15625<br>Lsbunit = mA ( $10\text{m}\Omega R_{\text{SENSE}}$ )<br>Offset = 0.0<br>Signed = True<br>MaximumScaled = 51198.4375<br>MinimumScaled = -51200.0 |

**VEmpty (0x1F)**

The VEmpty register sets thresholds related to empty detection during operation.

| BIT         | 15          | 14          | 13 | 12 | 11 | 10 | 9 | 8 |
|-------------|-------------|-------------|----|----|----|----|---|---|
| Field       | VE[8:1]     |             |    |    |    |    |   |   |
| Reset       | 0b101001010 |             |    |    |    |    |   |   |
| Access Type | Write, Read |             |    |    |    |    |   |   |
|             |             |             |    |    |    |    |   |   |
| BIT         | 7           | 6           | 5  | 4  | 3  | 2  | 1 | 0 |
| Field       | VE[0]       | VR[6:0]     |    |    |    |    |   |   |
| Reset       | 0b101001010 | 0b1100001   |    |    |    |    |   |   |
| Access Type | Write, Read | Write, Read |    |    |    |    |   |   |

| BITFIELD | BITS | DESCRIPTION                                                                                                                                                                                                                          | DECODE                                                                                                                           |
|----------|------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|----------------------------------------------------------------------------------------------------------------------------------|
| VE       | 15:7 | Empty voltage target. The fuel gauge provides capacity and percentage relative to the empty voltage target, eventually declaring 0% at VE.                                                                                           | Type = voltage<br>Scalar = 10 Lsbunit = mV<br>Offset = 0.0<br>Signed = False<br>MaximumScaled = 5100.0<br>MinimumScaled = 0.0    |
| VR       | 6:0  | Recovery voltage. Sets the voltage level for clearing empty detection. Once the cell voltage rises above this point, empty voltage detection is reenabled. This value defaults to 3.88V, which is recommended for most applications. | Type = voltage<br>Scalar = 40<br>Lsbunit = mV<br>Offset = 0.0<br>Signed = False<br>MaximumScaled = 5080.0<br>MinimumScaled = 0.0 |

DevName (0x21)

| BIT         | 15            | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
|-------------|---------------|----|----|----|----|----|---|---|
| Field       | DevName[15:8] |    |    |    |    |    |   |   |
| Reset       | 0x5030        |    |    |    |    |    |   |   |
| Access Type | Write, Read   |    |    |    |    |    |   |   |
|             |               |    |    |    |    |    |   |   |
| BIT         | 7             | 6  | 5  | 4  | 3  | 2  | 1 | 0 |
| Field       | DevName[7:0]  |    |    |    |    |    |   |   |
| Reset       | 0x5030        |    |    |    |    |    |   |   |
| Access Type | Write, Read   |    |    |    |    |    |   |   |

| BITFIELD | BITS | DESCRIPTION                                                                                                                                                                            | DECODE           |
|----------|------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------|
| DevName  | 15:0 | Device Name. Device name. The DevName register holds device type and firmware revision information. This allows host software to identify the type of IC being communicated to easily. | 0x5030: MAX77972 |

**QRTTable10 (0x22)**

The QRTTable00 to QRTTable30 register locations contain characterization information regarding cell capacity that is not available under certain application conditions.

| BIT         | 15              | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
|-------------|-----------------|----|----|----|----|----|---|---|
| Field       | QRTable00[15:8] |    |    |    |    |    |   |   |
| Reset       | 0x1B80          |    |    |    |    |    |   |   |
| Access Type | Write, Read     |    |    |    |    |    |   |   |
|             |                 |    |    |    |    |    |   |   |
| BIT         | 7               | 6  | 5  | 4  | 3  | 2  | 1 | 0 |
| Field       | QRTable00[7:0]  |    |    |    |    |    |   |   |
| Reset       | 0x1B80          |    |    |    |    |    |   |   |
| Access Type | Write, Read     |    |    |    |    |    |   |   |

| BITFIELD   | BITS | DESCRIPTION                                                                                                                                                              |
|------------|------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| QRTTable00 | 15:0 | The QRTTable00 to QRTTable30 register locations contain characterization information regarding cell capacity that is not available under certain application conditions. |

**FullCapNom (0x23)**

| BIT         | 15               | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
|-------------|------------------|----|----|----|----|----|---|---|
| Field       | FullCapNom[15:8] |    |    |    |    |    |   |   |
| Reset       | 0x05DC           |    |    |    |    |    |   |   |
| Access Type | Write, Read      |    |    |    |    |    |   |   |
|             |                  |    |    |    |    |    |   |   |
| BIT         | 7                | 6  | 5  | 4  | 3  | 2  | 1 | 0 |
| Field       | FullCapNom[7:0]  |    |    |    |    |    |   |   |

|                    |             |
|--------------------|-------------|
| <b>Reset</b>       | 0x05DC      |
| <b>Access Type</b> | Write, Read |

| BITFIELD   | BITS | DESCRIPTION                                                                                                                                                                                                                                                                                                                    | DECODE                                                                                                                                                          |
|------------|------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------|
| FullCapNom | 15:0 | Calculated cell full capacity. This register holds the calculated full capacity of the cell, not including temperature and empty compensation. A new full-capacity nominal value is calculated each time a cell relaxation event is detected. This register is used to calculate other outputs of the ModelGauge m5 algorithm. | Type = capacity<br>Scalar = 0.5<br>Lsbunit = mAh (10mΩ R <sub>SENSE</sub> )<br>Offset = 0.0<br>Signed = False<br>MaximumScaled = 32767.5<br>MinimumScaled = 0.0 |

**FullCap (0x24)**

| BIT         | 15            | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
|-------------|---------------|----|----|----|----|----|---|---|
| Field       | FullCap[15:8] |    |    |    |    |    |   |   |
| Reset       | 0x05DC        |    |    |    |    |    |   |   |
| Access Type | Write, Read   |    |    |    |    |    |   |   |
|             |               |    |    |    |    |    |   |   |
| BIT         | 7             | 6  | 5  | 4  | 3  | 2  | 1 | 0 |
| Field       | FullCap[7:0]  |    |    |    |    |    |   |   |
| Reset       | 0x05DC        |    |    |    |    |    |   |   |
| Access Type | Write, Read   |    |    |    |    |    |   |   |

| BITFIELD | BITS | DESCRIPTION                                                                                                                                                                                                                                                       | DECODE                                                                                                                                                          |
|----------|------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------|
| FullCap  | 15:0 | This register holds the calculated full capacity of the cell based on all inputs from the ModelGauge m5 EZ algorithm, including empty compensation. A new full-capacity value is calculated continuously as application conditions change (temperature and load). | Type = capacity<br>Scalar = 0.5<br>Lsbunit = mAh (10mΩ R <sub>SENSE</sub> )<br>Offset = 0.0<br>Signed = False<br>MaximumScaled = 32767.5<br>MinimumScaled = 0.0 |

**VFRemCap (0x25)**

| BIT          | 15             | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
|--------------|----------------|----|----|----|----|----|---|---|
| <b>Field</b> | VFRemCap[15:8] |    |    |    |    |    |   |   |

|             |               |   |   |   |   |   |   |   |
|-------------|---------------|---|---|---|---|---|---|---|
| Reset       | 0x0000        |   |   |   |   |   |   |   |
| Access Type | Write, Read   |   |   |   |   |   |   |   |
|             |               |   |   |   |   |   |   |   |
| BIT         | 7             | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Field       | VFRemCap[7:0] |   |   |   |   |   |   |   |
| Reset       | 0x0000        |   |   |   |   |   |   |   |
| Access Type | Write, Read   |   |   |   |   |   |   |   |

| <b>BITFIELD</b> | <b>BITS</b> | <b>DESCRIPTION</b>                                                                                                                                                          | <b>DECODE</b>                                                                                                                                                 |
|-----------------|-------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
| VFRemCap        | 15:0        | Remaining capacity by the voltage fuel gauge.<br>VFRemCap holds the remaining capacity of the cell as determined by the voltage fuel gauge before any compensation applies. | Type = capacity<br>Scalar=0.5<br>Lsbunit = mAh (10mΩ R <sub>SENSE</sub> )<br>Offset = 0.0<br>Signed = False<br>MaximumScaled = 32767.5<br>MinimumScaled = 0.0 |

**MixCap (0x26)**

| BIT         | 15           | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
|-------------|--------------|----|----|----|----|----|---|---|
| Field       | MixCap[15:8] |    |    |    |    |    |   |   |
| Reset       | 0x0000       |    |    |    |    |    |   |   |
| Access Type | Write, Read  |    |    |    |    |    |   |   |
|             |              |    |    |    |    |    |   |   |
| BIT         | 7            | 6  | 5  | 4  | 3  | 2  | 1 | 0 |
| Field       | MixCap[7:0]  |    |    |    |    |    |   |   |
| Reset       | 0x0000       |    |    |    |    |    |   |   |
| Access Type | Write, Read  |    |    |    |    |    |   |   |

| <b>BITFIELD</b> | <b>BITS</b> | <b>DESCRIPTION</b>                                                                                                                               | <b>DECODE</b>                                                                                                                                                   |
|-----------------|-------------|--------------------------------------------------------------------------------------------------------------------------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------|
| MixCap          | 15:0        | Mixed capacity. The MixCap register holds the calculated remaining capacity of the cell before any empty compensation adjustments are performed. | Type = capacity<br>Scalar = 0.5<br>Lsbunit = mAh (10mΩ R <sub>SENSE</sub> )<br>Offset = 0.0<br>Signed = False<br>MaximumScaled = 32767.5<br>MinimumScaled = 0.0 |

AvCap (0x27)

| BIT         | 15          | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
|-------------|-------------|----|----|----|----|----|---|---|
| Field       | AvCap[15:8] |    |    |    |    |    |   |   |
| Reset       | 0x0000      |    |    |    |    |    |   |   |
| Access Type | Write, Read |    |    |    |    |    |   |   |
|             |             |    |    |    |    |    |   |   |
| BIT         | 7           | 6  | 5  | 4  | 3  | 2  | 1 | 0 |
| Field       | AvCap[7:0]  |    |    |    |    |    |   |   |
| Reset       | 0x0000      |    |    |    |    |    |   |   |
| Access Type | Write, Read |    |    |    |    |    |   |   |

| BITFIELD | BITS | DESCRIPTION                                                                                                                                                                                                                                                                                                                                         | DECODE                                                                                                                                                        |
|----------|------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
| AvCap    | 15:0 | Available capacity. The AvCap and AvSOC registers hold the calculated available capacity and percentage of the battery based on all inputs from the ModelGauge m5 algorithm, including empty compensation. These registers provide unfiltered results. Jumps in the reported values can be caused by abrupt changes in load current or temperature. | Type = capacity<br>Scalar = 0.5<br>Lsbunit=mAh (10mΩ R <sub>SENSE</sub> )<br>Offset = 0.0<br>Signed = False<br>MaximumScaled = 32767.5<br>MinimumScaled = 0.0 |

ChargingCurrent (0x28)

| BIT         | 15                    | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
|-------------|-----------------------|----|----|----|----|----|---|---|
| Field       | ChargingCurrent[15:8] |    |    |    |    |    |   |   |
| Reset       | 0x2800                |    |    |    |    |    |   |   |
| Access Type | Write, Read           |    |    |    |    |    |   |   |
|             |                       |    |    |    |    |    |   |   |
| BIT         | 7                     | 6  | 5  | 4  | 3  | 2  | 1 | 0 |
| Field       | ChargingCurrent[7:0]  |    |    |    |    |    |   |   |
| Reset       | 0x2800                |    |    |    |    |    |   |   |
| Access Type | Write, Read           |    |    |    |    |    |   |   |

| BITFIELD        | BITS | DESCRIPTION                                                       | DECODE                                                                                                                                          |
|-----------------|------|-------------------------------------------------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------|
| ChargingCurrent | 15:0 | Charging Current. Charging current setting at the operating step. | 0: 0mA<br>0x280 to 0x4EC0: ChargingCurrent (hex) x 0.15625mA, 50mA per step, round down.<br>0x41C1 to 0x7FFF: 3150mA<br>0x8000 to 0xFFFF: 100mA |

**IChgTerm (0x29)**

| BIT         | 15             | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
|-------------|----------------|----|----|----|----|----|---|---|
| Field       | IChgTerm[15:8] |    |    |    |    |    |   |   |
| Reset       | 0x0280         |    |    |    |    |    |   |   |
| Access Type | Write, Read    |    |    |    |    |    |   |   |
|             |                |    |    |    |    |    |   |   |
| BIT         | 7              | 6  | 5  | 4  | 3  | 2  | 1 | 0 |
| Field       | IChgTerm[7:0]  |    |    |    |    |    |   |   |
| Reset       | 0x0280         |    |    |    |    |    |   |   |
| Access Type | Write, Read    |    |    |    |    |    |   |   |

| BITFIELD | BITS | DESCRIPTION                           | DECODE                                                                              |
|----------|------|---------------------------------------|-------------------------------------------------------------------------------------|
| IChgTerm | 15:0 | Charge termination current threshold. | 0x0 to 0x7F: 20mA<br>0x80 to 0xC80: IChgTerm x 0.015625mA<br>0xC80 to 0xFFFF: 500mA |

**ChargingVoltage (0x2A)**

| BIT         | 15                    | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
|-------------|-----------------------|----|----|----|----|----|---|---|
| Field       | ChargingVoltage[15:8] |    |    |    |    |    |   |   |
| Reset       | 0xCD00                |    |    |    |    |    |   |   |
| Access Type | Write, Read           |    |    |    |    |    |   |   |
|             |                       |    |    |    |    |    |   |   |
| BIT         | 7                     | 6  | 5  | 4  | 3  | 2  | 1 | 0 |
| Field       | ChargingVoltage[7:0]  |    |    |    |    |    |   |   |
| Reset       | 0xCD00                |    |    |    |    |    |   |   |
| Access Type | Write, Read           |    |    |    |    |    |   |   |

| BITFIELD        | BITS | DESCRIPTION                                               | DECODE                                                                                                                                                                                                                                                                                                  |
|-----------------|------|-----------------------------------------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| ChargingVoltage | 15:0 | Battery regulation voltage setting at the operating step. | 0x0 to 0xAEFF: 3.4V<br>0xAF00 to 0xB17F: 3.5V<br>0xB180 to 0xB3FF: 3.55V<br>0xB400 to 0xCAAF: ChargingVoltage (hex) x 0.078125mV, 100mV per step, round down.<br>0xCAB0 to 0xCCFF: 4.05V<br>0xCD00 to 0xE800: ChargingVoltage (hex) x 0.078125mV, 10mV per step, round down.<br>0xE801 to 0xFFFF: 4.64V |

## QResidual (0x2E)

| BIT         | 15              | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
|-------------|-----------------|----|----|----|----|----|---|---|
| Field       | QResidual[15:8] |    |    |    |    |    |   |   |
| Reset       | 0x0000          |    |    |    |    |    |   |   |
| Access Type | Write, Read     |    |    |    |    |    |   |   |
|             |                 |    |    |    |    |    |   |   |
| BIT         | 7               | 6  | 5  | 4  | 3  | 2  | 1 | 0 |
| Field       | QResidual[7:0]  |    |    |    |    |    |   |   |
| Reset       | 0x0000          |    |    |    |    |    |   |   |
| Access Type | Write, Read     |    |    |    |    |    |   |   |

| BITFIELD  | BITS | DESCRIPTION                                                                                                                                                                                                                                                                                                                                                   | DECODE                                                                                                                                                       |
|-----------|------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
| QResidual | 15:0 | Capacity not accessible. The QResidual register provides the calculated amount of charge in mAh that is presently inside of but cannot be removed from the cell under present application conditions (load and temperature). This value is subtracted from the MixCap value to determine the capacity available to the user under present conditions (AvCap). | Type = capacity<br>Scalar = 0.5<br>Lsbunit = mAh (10mΩ R <sub>SENSE</sub> )<br>Offset = 0.0 Signed = False<br>MaximumScaled = 32767.5<br>MinimumScaled = 0.0 |

## LearnCfg (0x2F)

The ChargingVoltage register reports the prescribed charging voltage.

| BIT   | 15        | 14            | 13 | 12            | 11 | 10            | 9 | 8 |
|-------|-----------|---------------|----|---------------|----|---------------|---|---|
| Field | FiltEmpty | Reserved[1:0] |    | Reserved[2:0] |    | Reserved[1:0] |   |   |
| Reset | 0b0       | 0b10          |    | 0b001         |    | 0b10          |   |   |



|             |             |                 |   |             |               |   |             |             |
|-------------|-------------|-----------------|---|-------------|---------------|---|-------------|-------------|
| Access Type | Write, Read | Write, Read     |   | Write, Read |               |   | Write, Read |             |
|             |             |                 |   |             |               |   |             |             |
| BIT         | 7           | 6               | 5 | 4           | 3             | 2 | 1           | 0           |
| Field       | Reserved    | LearnStage[2:0] |   |             | Reserved[1:0] |   | MixEn       | Reserved    |
| Reset       | 0b0         | 0b000           |   |             | 0b01          |   | 0b1         | 0b0         |
| Access Type | Write, Read | Write, Read     |   |             | Write, Read   |   | Write, Read | Write, Read |

| BITFIELD   | BITS  | DESCRIPTION                                                                                                                                                                                                                                                                                                                                                                                                                                               | DECODE                                                                                                                                                                       |
|------------|-------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| FiltEmpty  | 15    | FiltEmpty chooses whether empty is determined by a filtered (AvgVCell) or unfiltered (VCell) voltage.                                                                                                                                                                                                                                                                                                                                                     | 0x0: Detect empty using VCell.<br>0x1: Detect empty using AvgVCell.                                                                                                          |
| Reserved   | 14:13 | Reserved, do not modify.                                                                                                                                                                                                                                                                                                                                                                                                                                  | Reserved                                                                                                                                                                     |
| Reserved   | 12:10 | Reserved, do not modify.                                                                                                                                                                                                                                                                                                                                                                                                                                  | Reserved                                                                                                                                                                     |
| Reserved   | 9:8   | Reserved, do not modify.                                                                                                                                                                                                                                                                                                                                                                                                                                  | Reserved                                                                                                                                                                     |
| Reserved   | 7     | Reserved, do not modify.                                                                                                                                                                                                                                                                                                                                                                                                                                  | Reserved                                                                                                                                                                     |
| LearnStage | 6:4   | Learn stage. The Learn Stage value controls the influence of the voltage fuel gauge on the mixing algorithm. The Learn Stage defaults to 0h, making the voltage fuel gauge dominate. The Learn Stage then advances to 7h over the course of two full cell cycles to make the coulomb counter dominate. The host software can write the Learn Stage value to 7h to advance to the final stage at any time. Writing any value between 1h and 6h is ignored. | 0x0: Learn Stage 0<br>0x1: Learn Stage 1<br>0x2: Learn Stage 2<br>0x3: Learn Stage 3<br>0x4: Learn Stage 4<br>0x5: Learn Stage 5<br>0x6: Learn Stage 6<br>0x7: Learn Stage 7 |
| Reserved   | 3:2   | Reserved, do not modify.                                                                                                                                                                                                                                                                                                                                                                                                                                  | Reserved                                                                                                                                                                     |
| MixEn      | 1     | Mix Enable.                                                                                                                                                                                                                                                                                                                                                                                                                                               | 0x0: MixEn disabled<br>0x1: MixEn enabled                                                                                                                                    |
| Reserved   | 0     | Reserved, do not modify.                                                                                                                                                                                                                                                                                                                                                                                                                                  | Reserved                                                                                                                                                                     |

**QRTTable20 (0x32)**

| BIT         | 15              | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
|-------------|-----------------|----|----|----|----|----|---|---|
| Field       | QRTable20[15:8] |    |    |    |    |    |   |   |
| Reset       | 0x0B04          |    |    |    |    |    |   |   |
| Access Type | Write, Read     |    |    |    |    |    |   |   |
|             |                 |    |    |    |    |    |   |   |
| BIT         | 7               | 6  | 5  | 4  | 3  | 2  | 1 | 0 |

|             |                 |
|-------------|-----------------|
| Field       | QRTTable20[7:0] |
| Reset       | 0x0B04          |
| Access Type | Write, Read     |

| BITFIELD   | BITS | DESCRIPTION                                                                                                                                                            |
|------------|------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| QRTTable20 | 15:0 | The QRTTable00 to QRTTable30 register locations contain characterization information regarding cell capacity that is unavailable under certain application conditions. |

**DieTemp (0x34)**

| BIT         | 15            | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
|-------------|---------------|----|----|----|----|----|---|---|
| Field       | DieTemp[15:8] |    |    |    |    |    |   |   |
| Reset       | 0x0000        |    |    |    |    |    |   |   |
| Access Type | Write, Read   |    |    |    |    |    |   |   |
|             |               |    |    |    |    |    |   |   |
| BIT         | 7             | 6  | 5  | 4  | 3  | 2  | 1 | 0 |
| Field       | DieTemp[7:0]  |    |    |    |    |    |   |   |
| Reset       | 0x0000        |    |    |    |    |    |   |   |
| Access Type | Write, Read   |    |    |    |    |    |   |   |

| BITFIELD | BITS | DESCRIPTION                                                                                                                                                                                 | DECODE                                                                                                                                                |
|----------|------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------|
| DieTemp  | 15:0 | Die temperature. The DieTemp register provides the internal die temperature measurement. If nADCCfg.ThEn = 0, both DieTemp and Temperature registers have the value of the die temperature. | Type = temperature<br>Scalar = 0.00390625<br>Lsbunit = 1°C<br>Offset = 0.0<br>Signed = True<br>MaximumScaled = 127.99609375<br>MinimumScaled = -128.0 |

**AvgTA (0x35)**

| BIT         | 15          | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
|-------------|-------------|----|----|----|----|----|---|---|
| Field       | AvgTA[15:8] |    |    |    |    |    |   |   |
| Reset       | 0x1600      |    |    |    |    |    |   |   |
| Access Type | Write, Read |    |    |    |    |    |   |   |

| BIT         | 7           | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------------|-------------|---|---|---|---|---|---|---|
| Field       | AvgTA[7:0]  |   |   |   |   |   |   |   |
| Reset       | 0x1600      |   |   |   |   |   |   |   |
| Access Type | Write, Read |   |   |   |   |   |   |   |

| BITFIELD | BITS | DESCRIPTION                                                                                                | DECODE                                                                                                                                                |
|----------|------|------------------------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------|
| AvgTA    | 15:0 | Average temp reading. The AvgTA register reports an average of the readings from the Temperature register. | Type = temperature<br>Scalar = 0.00390625<br>Lsbunit = 1°C<br>Offset = 0.0<br>Signed = True<br>MaximumScaled = 127.99609375<br>MinimumScaled = -128.0 |

**SOCHold (0x39)**

The SOCHold register configures the operation of the hold before the empty feature and also the enable bit for 99% hold during charge.

| BIT         | 15 | 14 | 13 | 12          | 11                 | 10 | 9 | 8 |
|-------------|----|----|----|-------------|--------------------|----|---|---|
| Field       | —  | —  | —  | HoldEn99    | EmptyVoltHold[6:3] |    |   |   |
| Reset       | —  | —  | —  | 0b1         | 0b0000000          |    |   |   |
| Access Type | —  | —  | —  | Write, Read | Write, Read        |    |   |   |

| BIT         | 7                  | 6 | 5 | 4                 | 3 | 2 | 1 | 0 |
|-------------|--------------------|---|---|-------------------|---|---|---|---|
| Field       | EmptyVoltHold[2:0] |   |   | EmptySOCHold[4:0] |   |   |   |   |
| Reset       | 0b0000000          |   |   | 0b00010           |   |   |   |   |
| Access Type | Write, Read        |   |   | Write, Read       |   |   |   |   |

| BITFIELD      | BITS | DESCRIPTION                                                                                                                         | DECODE                                                                                                                           |
|---------------|------|-------------------------------------------------------------------------------------------------------------------------------------|----------------------------------------------------------------------------------------------------------------------------------|
| HoldEn99      | 12   | Enable bit for 99% hold feature during charging. When enabled, RepSOC holds a maximum value of 99% until Full Qualified is reached. | 0x0: HoldEn99 disabled<br>0x1: HoldEn99 enabled                                                                                  |
| EmptyVoltHold | 11:5 | The positive voltage offset will be added to VEmpty. At VCell = VE + EmptyVoltHold point, the empty detection/learning is occurred. | Type = voltage<br>Scalar = 10<br>Lsbunit = mV<br>Offset = 0.0<br>signed = False<br>MaximumScaled = 1270.0<br>MinimumScaled = 0.0 |

| BITLED       | BITS | DESCRIPTION                                                                                                                                                                | DECODE                                                                                                                         |
|--------------|------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------------------------------------------------------------------------------------------------------------------|
| EmptySOCHold | 4:0  | It is the RepSOC at which RepSOC is held constant until the EmptyVoltHold condition is crossed. After empty detection occurs, the RepSOC update will continue as expected. | Type = percent<br>Scalar = 0.5<br>Lsbunit = %<br>Offset = 0.0<br>signed = False<br>MaximumScaled = 15.5<br>MinimumScaled = 0.0 |

**ProtStatus (0x3A)**

The Protection Status register contains the Fault States of the Protection State Machine.

| BIT         | 15 | 14          | 13          | 12          | 11 | 10 | 9 | 8 |
|-------------|----|-------------|-------------|-------------|----|----|---|---|
| Field       | –  | TooHotC     | Full        | TooColdC    | –  | –  | – | – |
| Reset       | –  | 0b0         | 0b0         | 0b0         | –  | –  | – | – |
| Access Type | –  | Write, Read | Write, Read | Write, Read | –  | –  | – | – |
|             |    |             |             |             |    |    |   |   |
| BIT         | 7  | 6           | 5           | 4           | 3  | 2  | 1 | 0 |
| Field       | –  | –           | –           | –           | –  | –  | – | – |
| Reset       | –  | –           | –           | –           | –  | –  | – | – |
| Access Type | –  | –           | –           | –           | –  | –  | – | – |

| BITLED   | BITS | DESCRIPTION                      | DECODE                                                                   |
|----------|------|----------------------------------|--------------------------------------------------------------------------|
| TooHotC  | 14   | TooHot protection for charging.  | 0x0: Not in TooHot state.<br>0x1: TooHot stop charging.                  |
| Full     | 13   | Full detected.                   | 0x0: Not in Full state.<br>0x1: Full qualified.                          |
| TooColdC | 12   | TooCold protection for charging. | 0x0: Not in the TooCold protection state.<br>0x1: TooCold stop charging. |

**FStat2 (0x3C)**

The FStat2 register is a read-only register that monitors the status of the ModelGauge algorithm. Do not write to this register location.

| BIT         | 15          | 14 | 13          | 12          | 11            | 10          | 9           | 8           |
|-------------|-------------|----|-------------|-------------|---------------|-------------|-------------|-------------|
| Field       | Reserved    | –  | Reserved    | FDet        | OCV_OutLimits | Reserved    | Reserved    | Reserved    |
| Reset       | 0b0         | –  | 0b1         | 0b0         | 0b1           | 0b0         | 0b0         | 0b0         |
| Access Type | Write, Read | –  | Write, Read | Write, Read | Write, Read   | Write, Read | Write, Read | Write, Read |
|             |             |    |             |             |               |             |             |             |

| BIT         | 7 | 6 | 5 | 4 | 3 | 2             | 1 | 0           |
|-------------|---|---|---|---|---|---------------|---|-------------|
| Field       | – | – | – | – | – | Reserved[1:0] |   | Reserved    |
| Reset       | – | – | – | – | – | 0b00          |   | 0b0         |
| Access Type | – | – | – | – | – | Write, Read   |   | Write, Read |

| BITFIELD      | BITS | DESCRIPTION                                                                                                                                                 | DECODE                                                           |
|---------------|------|-------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------------------------------------------------|
| Reserved      | 15   | Reserved, do not modify.                                                                                                                                    | Reserved                                                         |
| Reserved      | 13   | Reserved, do not modify.                                                                                                                                    | Reserved                                                         |
| FDet          | 12   | FDET is set to 1 when full is detected. FDET is cleared when loading starts or charging restarts.                                                           | 0x0: FDet not detected.<br>0x1: FDet detected.                   |
| OCV_OutLimits | 11   | Battery voltage is out of the keep-out region. It is valid only when a special chemistry battery is used when ModelCfg.ModelID = 0x6 or nNVCfg2.enSC = 0x1. | 0x0: OCV_OutLimits not detected.<br>0x1: OCV_OutLimits detected. |
| Reserved      | 10   | Reserved, do not modify.                                                                                                                                    | Reserved                                                         |
| Reserved      | 9    | Reserved, do not modify.                                                                                                                                    | Reserved                                                         |
| Reserved      | 8    | Reserved, do not modify.                                                                                                                                    | Reserved                                                         |
| Reserved      | 2:1  | Reserved, do not modify.                                                                                                                                    | Reserved                                                         |
| Reserved      | 0    | Reserved, do not modify.                                                                                                                                    | Reserved                                                         |

**FStat (0x3D)**

The FStat register is a read-only register that monitors the status of the ModelGauge algorithm. Do not write to this register location.

| BIT         | 15 | 14          | 13 | 12 | 11 | 10          | 9           | 8           |
|-------------|----|-------------|----|----|----|-------------|-------------|-------------|
| Field       | –  | Reserved    | –  | –  | –  | Reserved    | RelDt       | EDet        |
| Reset       | –  | 0b0         | –  | –  | –  | 0b0         | 0b0         | 0b0         |
| Access Type | –  | Write, Read | –  | –  | –  | Write, Read | Write, Read | Write, Read |

| BIT         | 7           | 6           | 5           | 4 | 3           | 2 | 1           | 0           |
|-------------|-------------|-------------|-------------|---|-------------|---|-------------|-------------|
| Field       | FQ          | RelDt2      | Reserved    | – | Reserved    | – | Reserved    | DNR         |
| Reset       | 0b0         | 0b0         | 0b0         | – | 0b0         | – | 0b0         | 0b0         |
| Access Type | Write, Read | Write, Read | Write, Read | – | Write, Read | – | Write, Read | Write, Read |

| BITFIELD | BITS | DESCRIPTION                                                                                                                                                                                                                                 | DECODE                                  |
|----------|------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----------------------------------------|
| Reserved | 14   | Reserved, do not modify.                                                                                                                                                                                                                    | Reserved                                |
| Reserved | 10   | Reserved, do not modify.                                                                                                                                                                                                                    | Reserved                                |
| RelDt    | 9    | Relaxed cell detection. This bit is set to 1 whenever the ModelGauge m5 algorithm detects that the cell is in a fully relaxed state. This bit is cleared to 0 whenever a current greater than the Load threshold is detected.               | 0x0: RelDt false<br>0x1: RelDt true     |
| EDet     | 8    | Empty detection. This bit is set to 1 when the IC detects that the cell empty point has been reached. This bit is reset to 0 when the cell voltage rises above the recovery threshold.                                                      | 0x0: EDet false.<br>0x1: EDet true.     |
| FQ       | 7    | Fully qualified. This bit is set when all charge termination conditions have been met. Both Current and AvgCurrent are less than 1.25 times of IChgTerm while charging.                                                                     | 0x0: FQ false.<br>0x1: FQ true.         |
| RelDt2   | 6    | Long relaxation. This bit is set to a 1 whenever the ModelGauge m5 algorithm detects that the cell has been relaxed for a period of 48 to 96 minutes or longer. This bit is cleared to 0 whenever the cell is no longer in a relaxed state. | 0x0: RelDt2 false.<br>0x1: RelDt2 true. |
| Reserved | 5    | Reserved, do not modify.                                                                                                                                                                                                                    | Reserved                                |
| Reserved | 3    | Reserved, do not modify.                                                                                                                                                                                                                    | Reserved                                |
| Reserved | 1    | Reserved, do not modify.                                                                                                                                                                                                                    | Reserved                                |
| DNR      | 0    | Data not ready. This bit is set to 1 at cell insertion and remains set until the output registers have been updated. Afterwards, the IC clears this bit indicating the fuel gauge calculations are up to date.                              | 0x0: DNR false.<br>0x1: DNR true.       |

**FProtStat (0x3E)**

This register stores step charging status.

| BIT         | 15 | 14 | 13 | 12 | 11 | 10 | 9           | 8 |
|-------------|----|----|----|----|----|----|-------------|---|
| Field       | —  | —  | —  | —  | —  | —  | StepID[2:1] |   |
| Reset       | —  | —  | —  | —  | —  | —  | 0b000       |   |
| Access Type | —  | —  | —  | —  | —  | —  | Write, Read |   |
|             |    |    |    |    |    |    |             |   |
| BIT         | 7  | 6  | 5  | 4  | 3  | 2  | 1           | 0 |

|                    |             |   |             |   |   |             |
|--------------------|-------------|---|-------------|---|---|-------------|
| <b>Field</b>       | StepID[0]   | – | IsDis       | – | – | Tempid[2:0] |
| <b>Reset</b>       | 0b000       | – | 0b1         | – | – | 0b000       |
| <b>Access Type</b> | Write, Read | – | Write, Read | – | – | Write, Read |

| BITFIELD | BITS | DESCRIPTION                    | DECODE                                                                                                                   |
|----------|------|--------------------------------|--------------------------------------------------------------------------------------------------------------------------|
| StepID   | 9:7  | Indicates Step-Charge Region.  | 0x0: Step 0.<br>0x1: Step 1.<br>0x2: Step 2.<br>0x3: Step 3.<br>0x4: Step 4.                                             |
| IsDis    | 5    | Battery discharging state.     | 0x0: Battery is not in discharging state.<br>0x1: Battery is in discharging state.                                       |
| Tempid   | 2:0  | JEITA temperature zone status. | 0x4: TooCold.<br>0x5: Cold2.<br>0x6: Cold1.<br>0x7: Cool.<br>0x0: Room.<br>0x1: Warm.<br>0x2: Hot1.<br>0x3: Hot2/TooHot. |

**Timer (0x3F)**

| BIT         | 15          | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
|-------------|-------------|----|----|----|----|----|---|---|
| Field       | Timer[15:8] |    |    |    |    |    |   |   |
| Reset       | 0x0000      |    |    |    |    |    |   |   |
| Access Type | Write, Read |    |    |    |    |    |   |   |
|             |             |    |    |    |    |    |   |   |
| BIT         | 7           | 6  | 5  | 4  | 3  | 2  | 1 | 0 |
| Field       | Timer[7:0]  |    |    |    |    |    |   |   |
| Reset       | 0x0000      |    |    |    |    |    |   |   |
| Access Type | Write, Read |    |    |    |    |    |   |   |

| BITFIELD | BITS | DESCRIPTION                                                                                                    | DECODE                                                                                                                          |
|----------|------|----------------------------------------------------------------------------------------------------------------|---------------------------------------------------------------------------------------------------------------------------------|
| Timer    | 15:0 | This register holds timing information for the fuel gauge. It is available to the user for debugging purposes. | Type = time<br>Scalar = 175.8<br>Lsbunit = ms<br>Offset = 0.0<br>Signed = False<br>MaximumScaled = 3.2Hr<br>MinimumScaled = 0.0 |

**QRTTable30 (0x42)**

| BIT         | 15              | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
|-------------|-----------------|----|----|----|----|----|---|---|
| Field       | QRTable30[15:8] |    |    |    |    |    |   |   |
| Reset       | 0x0885          |    |    |    |    |    |   |   |
| Access Type | Write, Read     |    |    |    |    |    |   |   |
|             |                 |    |    |    |    |    |   |   |
| BIT         | 7               | 6  | 5  | 4  | 3  | 2  | 1 | 0 |
| Field       | QRTable30[7:0]  |    |    |    |    |    |   |   |
| Reset       | 0x0885          |    |    |    |    |    |   |   |
| Access Type | Write, Read     |    |    |    |    |    |   |   |

| BITFIELD   | BITS | DESCRIPTION                                                                                                                                                            |
|------------|------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| QRTTable30 | 15:0 | The QRTTable00 to QRTTable30 register locations contain characterization information regarding cell capacity that is unavailable under certain application conditions. |

**dQAcc (0x45)**

| BIT         | 15          | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
|-------------|-------------|----|----|----|----|----|---|---|
| Field       | dQAcc[15:8] |    |    |    |    |    |   |   |
| Reset       | 0x00BB      |    |    |    |    |    |   |   |
| Access Type | Write, Read |    |    |    |    |    |   |   |
|             |             |    |    |    |    |    |   |   |
| BIT         | 7           | 6  | 5  | 4  | 3  | 2  | 1 | 0 |
| Field       | dQAcc[7:0]  |    |    |    |    |    |   |   |
| Reset       | 0x00BB      |    |    |    |    |    |   |   |
| Access Type | Write, Read |    |    |    |    |    |   |   |

| BITFIELD | BITS | DESCRIPTION                                                                                                                   | DECODE                                                                                                        |
|----------|------|-------------------------------------------------------------------------------------------------------------------------------|---------------------------------------------------------------------------------------------------------------|
| dQAcc    | 15:0 | This register tracks changes in battery charge between relaxation points. It is available to the user for debugging purposes. | Type = capacity<br>Scalar = 0.5<br>Lsbunit = mAh (10mΩ R <sub>SENSE</sub> )<br>Offset = 0.0<br>Signed = False |



| BITFIELD | BITS | DESCRIPTION | DECODE                                         |
|----------|------|-------------|------------------------------------------------|
|          |      |             | MaximumScaled = 32767.5<br>MinimumScaled = 0.0 |

**dPAcc (0x46)**

| BIT         | 15          | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
|-------------|-------------|----|----|----|----|----|---|---|
| Field       | dPAcc[15:8] |    |    |    |    |    |   |   |
| Reset       | 0x0320      |    |    |    |    |    |   |   |
| Access Type | Write, Read |    |    |    |    |    |   |   |
|             |             |    |    |    |    |    |   |   |
| BIT         | 7           | 6  | 5  | 4  | 3  | 2  | 1 | 0 |
| Field       | dPAcc[7:0]  |    |    |    |    |    |   |   |
| Reset       | 0x0320      |    |    |    |    |    |   |   |
| Access Type | Write, Read |    |    |    |    |    |   |   |

| BITFIELD | BITS | DESCRIPTION                                                                                                                            | DECODE                                                                                                                                        |
|----------|------|----------------------------------------------------------------------------------------------------------------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------|
| dPAcc    | 15:0 | This register tracks changes in battery state-of-charge between relaxation points. It is available to the user for debugging purposes. | Type = percent<br>Scalar = 0.00390625<br>Lsbunit = %<br>Offset = 0.0<br>Signed = False<br>MaximumScaled = 255.99609375<br>MinimumScaled = 0.0 |

**QH (0x4D)**

| BIT         | 15          | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
|-------------|-------------|----|----|----|----|----|---|---|
| Field       | QH[15:8]    |    |    |    |    |    |   |   |
| Reset       | 0x0000      |    |    |    |    |    |   |   |
| Access Type | Write, Read |    |    |    |    |    |   |   |
|             |             |    |    |    |    |    |   |   |
| BIT         | 7           | 6  | 5  | 4  | 3  | 2  | 1 | 0 |
| Field       | QH[7:0]     |    |    |    |    |    |   |   |
| Reset       | 0x0000      |    |    |    |    |    |   |   |

|             |             |
|-------------|-------------|
| Access Type | Write, Read |
|-------------|-------------|

| BITFIELD | BITS | DESCRIPTION                                                                                                                                                                                                                    | DECODE                                                                                                                                                        |
|----------|------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
| QH       | 15:0 | The QH register displays the raw coulomb count generated by the device. This register is used internally as an input to the mixing algorithm. Monitoring changes in QH over time can be useful for debugging device operation. | Type = capacity<br>Scalar=0.5<br>Lsbunit = mAh (10mΩ R <sub>SENSE</sub> )<br>Offset = 0.0<br>Signed = False<br>MaximumScaled = 32767.5<br>MinimumScaled = 0.0 |

**ICHGIN (0x51)**

| BIT         | 15           | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
|-------------|--------------|----|----|----|----|----|---|---|
| Field       | ICHGIN[15:8] |    |    |    |    |    |   |   |
| Reset       | 0x0000       |    |    |    |    |    |   |   |
| Access Type | Write, Read  |    |    |    |    |    |   |   |
|             |              |    |    |    |    |    |   |   |
| BIT         | 7            | 6  | 5  | 4  | 3  | 2  | 1 | 0 |
| Field       | ICHGIN[7:0]  |    |    |    |    |    |   |   |
| Reset       | 0x0000       |    |    |    |    |    |   |   |
| Access Type | Write, Read  |    |    |    |    |    |   |   |

| BITFIELD | BITS | DESCRIPTION                                                        | DECODE                                                                                                                                                                     |
|----------|------|--------------------------------------------------------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| ICHGIN   | 15:0 | The CHGIN current register reports input current from the adapter. | Type = current<br>Scalar = 0.15625<br>Lsb unit = mA (10mΩ R <sub>SENSE</sub> )<br>Offset = 0.0<br>Signed = True<br>MaximumScaled = 51198.4375<br>MinimumScaled = -51200.0. |

**VSys (0x52)**

| BIT         | 15          | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
|-------------|-------------|----|----|----|----|----|---|---|
| Field       | VSys[15:8]  |    |    |    |    |    |   |   |
| Reset       | 0x0000      |    |    |    |    |    |   |   |
| Access Type | Write, Read |    |    |    |    |    |   |   |
|             |             |    |    |    |    |    |   |   |

| BIT         | 7                      | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------------|------------------------|---|---|---|---|---|---|---|
| Field       | V <sub>Sys</sub> [7:0] |   |   |   |   |   |   |   |
| Reset       | 0x0000                 |   |   |   |   |   |   |   |
| Access Type | Write, Read            |   |   |   |   |   |   |   |

| BITFIELD         | BITS | DESCRIPTION | DECODE                                                                                                                                          |
|------------------|------|-------------|-------------------------------------------------------------------------------------------------------------------------------------------------|
| V <sub>Sys</sub> | 15:0 | SYS Voltage | Type = voltage<br>Scalar = 78.125<br>Lsbunit = $\mu$ V<br>Offset = 0.0<br>Signed = False<br>MaximumScaled = 5119921.875<br>MinimumScaled = 0.0. |

**OCVTable0 (0x80)**

| BIT         | 15              | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
|-------------|-----------------|----|----|----|----|----|---|---|
| Field       | OCVTable0[15:8] |    |    |    |    |    |   |   |
| Reset       | 0x9760          |    |    |    |    |    |   |   |
| Access Type | Write, Read     |    |    |    |    |    |   |   |
|             |                 |    |    |    |    |    |   |   |
| BIT         | 7               | 6  | 5  | 4  | 3  | 2  | 1 | 0 |
| Field       | OCVTable0[7:0]  |    |    |    |    |    |   |   |
| Reset       | 0x9760          |    |    |    |    |    |   |   |
| Access Type | Write, Read     |    |    |    |    |    |   |   |

| BITFIELD  | BITS | DESCRIPTION                                                                                                                                         |
|-----------|------|-----------------------------------------------------------------------------------------------------------------------------------------------------|
| OCVTable0 | 15:0 | OCVTable0 - OCVTable15 stores cell characterization information used by the ModelGauge algorithm to determine capacity versus operating conditions. |

**OCVTable1 (0x81)**

| BIT   | 15              | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
|-------|-----------------|----|----|----|----|----|---|---|
| Field | OCVTable1[15:8] |    |    |    |    |    |   |   |
| Reset | 0xA510          |    |    |    |    |    |   |   |

|             |                |   |   |   |   |   |   |   |
|-------------|----------------|---|---|---|---|---|---|---|
| Access Type | Write, Read    |   |   |   |   |   |   |   |
|             |                |   |   |   |   |   |   |   |
| BIT         | 7              | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Field       | OCVTable1[7:0] |   |   |   |   |   |   |   |
| Reset       | 0xA510         |   |   |   |   |   |   |   |
| Access Type | Write, Read    |   |   |   |   |   |   |   |

| <b>BITFIELD</b> | <b>BITS</b> | <b>DESCRIPTION</b>                                                                                                                                  |
|-----------------|-------------|-----------------------------------------------------------------------------------------------------------------------------------------------------|
| OCVTable1       | 15:0        | OCVTable0 - OCVTable15 stores cell characterization information used by the ModelGauge algorithm to determine capacity versus operating conditions. |

**OCVTable2 (0x82)**

| BIT         | 15              | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
|-------------|-----------------|----|----|----|----|----|---|---|
| Field       | OCVTable2[15:8] |    |    |    |    |    |   |   |
| Reset       | 0xB100          |    |    |    |    |    |   |   |
| Access Type | Write, Read     |    |    |    |    |    |   |   |
|             |                 |    |    |    |    |    |   |   |
| BIT         | 7               | 6  | 5  | 4  | 3  | 2  | 1 | 0 |
| Field       | OCVTable2[7:0]  |    |    |    |    |    |   |   |
| Reset       | 0xB100          |    |    |    |    |    |   |   |
| Access Type | Write, Read     |    |    |    |    |    |   |   |

| <b>BITFIELD</b> | <b>BITS</b> | <b>DESCRIPTION</b>                                                                                                                                  |
|-----------------|-------------|-----------------------------------------------------------------------------------------------------------------------------------------------------|
| OCVTable2       | 15:0        | OCVTable0 - OCVTable15 stores cell characterization information used by the ModelGauge algorithm to determine capacity versus operating conditions. |

**OCVTable3 (0x83)**

|              |                 |           |           |           |           |           |          |          |
|--------------|-----------------|-----------|-----------|-----------|-----------|-----------|----------|----------|
| <b>BIT</b>   | <b>15</b>       | <b>14</b> | <b>13</b> | <b>12</b> | <b>11</b> | <b>10</b> | <b>9</b> | <b>8</b> |
| <b>Field</b> | OCVTable3[15:8] |           |           |           |           |           |          |          |
| <b>Reset</b> | 0xB600          |           |           |           |           |           |          |          |

|             |                |   |   |   |   |   |   |   |
|-------------|----------------|---|---|---|---|---|---|---|
| Access Type | Write, Read    |   |   |   |   |   |   |   |
|             |                |   |   |   |   |   |   |   |
| BIT         | 7              | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Field       | OCVTable3[7:0] |   |   |   |   |   |   |   |
| Reset       | 0xB600         |   |   |   |   |   |   |   |
| Access Type | Write, Read    |   |   |   |   |   |   |   |

| <b>BITFIELD</b> | <b>BITS</b> | <b>DESCRIPTION</b>                                                                                                                                  |
|-----------------|-------------|-----------------------------------------------------------------------------------------------------------------------------------------------------|
| OCVTable3       | 15:0        | OCVTable0 - OCVTable15 stores cell characterization information used by the ModelGauge algorithm to determine capacity versus operating conditions. |

**OCVTable4 (0x84)**

| BIT         | 15              | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
|-------------|-----------------|----|----|----|----|----|---|---|
| Field       | OCVTable4[15:8] |    |    |    |    |    |   |   |
| Reset       | 0xB7A0          |    |    |    |    |    |   |   |
| Access Type | Write, Read     |    |    |    |    |    |   |   |
|             |                 |    |    |    |    |    |   |   |
| BIT         | 7               | 6  | 5  | 4  | 3  | 2  | 1 | 0 |
| Field       | OCVTable4[7:0]  |    |    |    |    |    |   |   |
| Reset       | 0xB7A0          |    |    |    |    |    |   |   |
| Access Type | Write, Read     |    |    |    |    |    |   |   |

| <b>BITFIELD</b> | <b>BITS</b> | <b>DESCRIPTION</b>                                                                                                                                  |
|-----------------|-------------|-----------------------------------------------------------------------------------------------------------------------------------------------------|
| OCVTable4       | 15:0        | OCVTable0 - OCVTable15 stores cell characterization information used by the ModelGauge algorithm to determine capacity versus operating conditions. |

**OCVTable5 (0x85)**

|              |                 |           |           |           |           |           |          |          |
|--------------|-----------------|-----------|-----------|-----------|-----------|-----------|----------|----------|
| <b>BIT</b>   | <b>15</b>       | <b>14</b> | <b>13</b> | <b>12</b> | <b>11</b> | <b>10</b> | <b>9</b> | <b>8</b> |
| <b>Field</b> | OCVTable5[15:8] |           |           |           |           |           |          |          |
| <b>Reset</b> | 0xB900          |           |           |           |           |           |          |          |

|             |                |   |   |   |   |   |   |   |
|-------------|----------------|---|---|---|---|---|---|---|
| Access Type | Write, Read    |   |   |   |   |   |   |   |
|             |                |   |   |   |   |   |   |   |
| BIT         | 7              | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Field       | OCVTable5[7:0] |   |   |   |   |   |   |   |
| Reset       | 0xB900         |   |   |   |   |   |   |   |
| Access Type | Write, Read    |   |   |   |   |   |   |   |

| <b>BITFIELD</b> | <b>BITS</b> | <b>DESCRIPTION</b>                                                                                                                                  |
|-----------------|-------------|-----------------------------------------------------------------------------------------------------------------------------------------------------|
| OCVTable5       | 15:0        | OCVTable0 - OCVTable15 stores cell characterization information used by the ModelGauge algorithm to determine capacity versus operating conditions. |

**OCVTable6 (0x86)**

|             |                 |    |    |    |    |    |   |   |
|-------------|-----------------|----|----|----|----|----|---|---|
| BIT         | 15              | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| Field       | OCVTable6[15:8] |    |    |    |    |    |   |   |
| Reset       | 0xBA70          |    |    |    |    |    |   |   |
| Access Type | Write, Read     |    |    |    |    |    |   |   |
|             |                 |    |    |    |    |    |   |   |
| BIT         | 7               | 6  | 5  | 4  | 3  | 2  | 1 | 0 |
| Field       | OCVTable6[7:0]  |    |    |    |    |    |   |   |
| Reset       | 0xBA70          |    |    |    |    |    |   |   |
| Access Type | Write, Read     |    |    |    |    |    |   |   |

| <b>BITFIELD</b> | <b>BITS</b> | <b>DESCRIPTION</b>                                                                                                                                  |
|-----------------|-------------|-----------------------------------------------------------------------------------------------------------------------------------------------------|
| OCVTable6       | 15:0        | OCVTable0 - OCVTable15 stores cell characterization information used by the ModelGauge algorithm to determine capacity versus operating conditions. |

**OCVTable7 (0x87)**

|              |                 |           |           |           |           |           |          |          |
|--------------|-----------------|-----------|-----------|-----------|-----------|-----------|----------|----------|
| <b>BIT</b>   | <b>15</b>       | <b>14</b> | <b>13</b> | <b>12</b> | <b>11</b> | <b>10</b> | <b>9</b> | <b>8</b> |
| <b>Field</b> | OCVTable7[15:8] |           |           |           |           |           |          |          |
| <b>Reset</b> | 0xBC70          |           |           |           |           |           |          |          |

|             |                |   |   |   |   |   |   |   |
|-------------|----------------|---|---|---|---|---|---|---|
| Access Type | Write, Read    |   |   |   |   |   |   |   |
|             |                |   |   |   |   |   |   |   |
| BIT         | 7              | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Field       | OCVTable7[7:0] |   |   |   |   |   |   |   |
| Reset       | 0xBC70         |   |   |   |   |   |   |   |
| Access Type | Write, Read    |   |   |   |   |   |   |   |

| <b>BITFIELD</b> | <b>BITS</b> | <b>DESCRIPTION</b>                                                                                                                                  |
|-----------------|-------------|-----------------------------------------------------------------------------------------------------------------------------------------------------|
| OCVTable7       | 15:0        | OCVTable0 - OCVTable15 stores cell characterization information used by the ModelGauge algorithm to determine capacity versus operating conditions. |

**OCVTable8 (0x88)**

| BIT         | 15              | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
|-------------|-----------------|----|----|----|----|----|---|---|
| Field       | OCVTable8[15:8] |    |    |    |    |    |   |   |
| Reset       | 0xBDE0          |    |    |    |    |    |   |   |
| Access Type | Write, Read     |    |    |    |    |    |   |   |
|             |                 |    |    |    |    |    |   |   |
| BIT         | 7               | 6  | 5  | 4  | 3  | 2  | 1 | 0 |
| Field       | OCVTable8[7:0]  |    |    |    |    |    |   |   |
| Reset       | 0xBDE0          |    |    |    |    |    |   |   |
| Access Type | Write, Read     |    |    |    |    |    |   |   |

| <b>BITFIELD</b> | <b>BITS</b> | <b>DESCRIPTION</b>                                                                                                                                  |
|-----------------|-------------|-----------------------------------------------------------------------------------------------------------------------------------------------------|
| OCVTable8       | 15:0        | OCVTable0 - OCVTable15 stores cell characterization information used by the ModelGauge algorithm to determine capacity versus operating conditions. |

**OCVTable9 (0x89)**

|              |                 |           |           |           |           |           |          |          |
|--------------|-----------------|-----------|-----------|-----------|-----------|-----------|----------|----------|
| <b>BIT</b>   | <b>15</b>       | <b>14</b> | <b>13</b> | <b>12</b> | <b>11</b> | <b>10</b> | <b>9</b> | <b>8</b> |
| <b>Field</b> | OCVTable9[15:8] |           |           |           |           |           |          |          |
| <b>Reset</b> | 0xBFC0          |           |           |           |           |           |          |          |

|             |                |   |   |   |   |   |   |   |
|-------------|----------------|---|---|---|---|---|---|---|
| Access Type | Write, Read    |   |   |   |   |   |   |   |
|             |                |   |   |   |   |   |   |   |
| BIT         | 7              | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Field       | OCVTable9[7:0] |   |   |   |   |   |   |   |
| Reset       | 0xBFC0         |   |   |   |   |   |   |   |
| Access Type | Write, Read    |   |   |   |   |   |   |   |

| <b>BITFIELD</b> | <b>BITS</b> | <b>DESCRIPTION</b>                                                                                                                                  |
|-----------------|-------------|-----------------------------------------------------------------------------------------------------------------------------------------------------|
| OCVTable9       | 15:0        | OCVTable0 - OCVTable15 stores cell characterization information used by the ModelGauge algorithm to determine capacity versus operating conditions. |

**OCVTable10 (0x8A)**

| BIT         | 15               | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
|-------------|------------------|----|----|----|----|----|---|---|
| Field       | OCVTable10[15:8] |    |    |    |    |    |   |   |
| Reset       | 0xC250           |    |    |    |    |    |   |   |
| Access Type | Write, Read      |    |    |    |    |    |   |   |
|             |                  |    |    |    |    |    |   |   |
| BIT         | 7                | 6  | 5  | 4  | 3  | 2  | 1 | 0 |
| Field       | OCVTable10[7:0]  |    |    |    |    |    |   |   |
| Reset       | 0xC250           |    |    |    |    |    |   |   |
| Access Type | Write, Read      |    |    |    |    |    |   |   |

| <b>BITFIELD</b> | <b>BITS</b> | <b>DESCRIPTION</b>                                                                                                                                  |
|-----------------|-------------|-----------------------------------------------------------------------------------------------------------------------------------------------------|
| OCVTable10      | 15:0        | OCVTable0 - OCVTable15 stores cell characterization information used by the ModelGauge algorithm to determine capacity versus operating conditions. |

**OCVTable11 (0x8B)**

|              |                  |           |           |           |           |           |          |          |
|--------------|------------------|-----------|-----------|-----------|-----------|-----------|----------|----------|
| <b>BIT</b>   | <b>15</b>        | <b>14</b> | <b>13</b> | <b>12</b> | <b>11</b> | <b>10</b> | <b>9</b> | <b>8</b> |
| <b>Field</b> | OCVTable11[15:8] |           |           |           |           |           |          |          |
| <b>Reset</b> | 0xC510           |           |           |           |           |           |          |          |



|             |                 |   |   |   |   |   |   |   |
|-------------|-----------------|---|---|---|---|---|---|---|
| Access Type | Write, Read     |   |   |   |   |   |   |   |
|             |                 |   |   |   |   |   |   |   |
| BIT         | 7               | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Field       | OCVTable11[7:0] |   |   |   |   |   |   |   |
| Reset       | 0xC510          |   |   |   |   |   |   |   |
| Access Type | Write, Read     |   |   |   |   |   |   |   |

| <b>BITFIELD</b> | <b>BITS</b> | <b>DESCRIPTION</b>                                                                                                                                  |
|-----------------|-------------|-----------------------------------------------------------------------------------------------------------------------------------------------------|
| OCVTable11      | 15:0        | OCVTable0 - OCVTable15 stores cell characterization information used by the ModelGauge algorithm to determine capacity versus operating conditions. |

**OCVTable12 (0x8C)**

| BIT         | 15               | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
|-------------|------------------|----|----|----|----|----|---|---|
| Field       | OCVTable12[15:8] |    |    |    |    |    |   |   |
| Reset       | 0xC990           |    |    |    |    |    |   |   |
| Access Type | Write, Read      |    |    |    |    |    |   |   |
|             |                  |    |    |    |    |    |   |   |
| BIT         | 7                | 6  | 5  | 4  | 3  | 2  | 1 | 0 |
| Field       | OCVTable12[7:0]  |    |    |    |    |    |   |   |
| Reset       | 0xC990           |    |    |    |    |    |   |   |
| Access Type | Write, Read      |    |    |    |    |    |   |   |

| <b>BITFIELD</b> | <b>BITS</b> | <b>DESCRIPTION</b>                                                                                                                                  |
|-----------------|-------------|-----------------------------------------------------------------------------------------------------------------------------------------------------|
| OCVTable12      | 15:0        | OCVTable0 - OCVTable15 stores cell characterization information used by the ModelGauge algorithm to determine capacity versus operating conditions. |

**OCVTable13 (0x8D)**

|              |                  |           |           |           |           |           |          |          |
|--------------|------------------|-----------|-----------|-----------|-----------|-----------|----------|----------|
| <b>BIT</b>   | <b>15</b>        | <b>14</b> | <b>13</b> | <b>12</b> | <b>11</b> | <b>10</b> | <b>9</b> | <b>8</b> |
| <b>Field</b> | OCVTable13[15:8] |           |           |           |           |           |          |          |
| <b>Reset</b> | 0xCEA0           |           |           |           |           |           |          |          |

|             |                 |   |   |   |   |   |   |   |
|-------------|-----------------|---|---|---|---|---|---|---|
| Access Type | Write, Read     |   |   |   |   |   |   |   |
|             |                 |   |   |   |   |   |   |   |
| BIT         | 7               | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Field       | OCVTable13[7:0] |   |   |   |   |   |   |   |
| Reset       | 0xCEA0          |   |   |   |   |   |   |   |
| Access Type | Write, Read     |   |   |   |   |   |   |   |

| <b>BITFIELD</b> | <b>BITS</b> | <b>DESCRIPTION</b>                                                                                                                                  |
|-----------------|-------------|-----------------------------------------------------------------------------------------------------------------------------------------------------|
| OCVTable13      | 15:0        | OCVTable0 - OCVTable15 stores cell characterization information used by the ModelGauge algorithm to determine capacity versus operating conditions. |

**OCVTable14 (0x8E)**

| BIT         | 15               | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
|-------------|------------------|----|----|----|----|----|---|---|
| Field       | OCVTable14[15:8] |    |    |    |    |    |   |   |
| Reset       | 0xD040           |    |    |    |    |    |   |   |
| Access Type | Write, Read      |    |    |    |    |    |   |   |
|             |                  |    |    |    |    |    |   |   |
| BIT         | 7                | 6  | 5  | 4  | 3  | 2  | 1 | 0 |
| Field       | OCVTable14[7:0]  |    |    |    |    |    |   |   |
| Reset       | 0xD040           |    |    |    |    |    |   |   |
| Access Type | Write, Read      |    |    |    |    |    |   |   |

| <b>BITFIELD</b> | <b>BITS</b> | <b>DESCRIPTION</b>                                                                                                                                  |
|-----------------|-------------|-----------------------------------------------------------------------------------------------------------------------------------------------------|
| OCVTable14      | 15:0        | OCVTable0 - OCVTable15 stores cell characterization information used by the ModelGauge algorithm to determine capacity versus operating conditions. |

**OCVTable15 (0x8F)**

|              |                  |           |           |           |           |           |          |          |
|--------------|------------------|-----------|-----------|-----------|-----------|-----------|----------|----------|
| <b>BIT</b>   | <b>15</b>        | <b>14</b> | <b>13</b> | <b>12</b> | <b>11</b> | <b>10</b> | <b>9</b> | <b>8</b> |
| <b>Field</b> | OCVTable15[15:8] |           |           |           |           |           |          |          |
| <b>Reset</b> | 0xD750           |           |           |           |           |           |          |          |

|             |                 |   |   |   |   |   |   |   |
|-------------|-----------------|---|---|---|---|---|---|---|
| Access Type | Write, Read     |   |   |   |   |   |   |   |
|             |                 |   |   |   |   |   |   |   |
| BIT         | 7               | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Field       | OCVTable15[7:0] |   |   |   |   |   |   |   |
| Reset       | 0xD750          |   |   |   |   |   |   |   |
| Access Type | Write, Read     |   |   |   |   |   |   |   |

| <b>BITFIELD</b> | <b>BITS</b> | <b>DESCRIPTION</b>                                                                                                                                  |
|-----------------|-------------|-----------------------------------------------------------------------------------------------------------------------------------------------------|
| OCVTable15      | 15:0        | OCVTable0 - OCVTable15 stores cell characterization information used by the ModelGauge algorithm to determine capacity versus operating conditions. |

**XTable0 (0x90)**

| BIT         | 15            | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
|-------------|---------------|----|----|----|----|----|---|---|
| Field       | XTable0[15:8] |    |    |    |    |    |   |   |
| Reset       | 0x0060        |    |    |    |    |    |   |   |
| Access Type | Write, Read   |    |    |    |    |    |   |   |
|             |               |    |    |    |    |    |   |   |
| BIT         | 7             | 6  | 5  | 4  | 3  | 2  | 1 | 0 |
| Field       | XTable0[7:0]  |    |    |    |    |    |   |   |
| Reset       | 0x0060        |    |    |    |    |    |   |   |
| Access Type | Write, Read   |    |    |    |    |    |   |   |

| <b>BITFIELD</b> | <b>BITS</b> | <b>DESCRIPTION</b>                                                                                                                              |
|-----------------|-------------|-------------------------------------------------------------------------------------------------------------------------------------------------|
| XTable0         | 15:0        | XTable0 - XTable15 stores cell characterization information used by the ModelGauge algorithm to determine capacity versus operating conditions. |

**XTable1 (0x91)**

|              |               |           |           |           |           |           |          |          |
|--------------|---------------|-----------|-----------|-----------|-----------|-----------|----------|----------|
| <b>BIT</b>   | <b>15</b>     | <b>14</b> | <b>13</b> | <b>12</b> | <b>11</b> | <b>10</b> | <b>9</b> | <b>8</b> |
| <b>Field</b> | XTable1[15:8] |           |           |           |           |           |          |          |
| <b>Reset</b> | 0x0120        |           |           |           |           |           |          |          |

|             |              |   |   |   |   |   |   |   |
|-------------|--------------|---|---|---|---|---|---|---|
| Access Type | Write, Read  |   |   |   |   |   |   |   |
|             |              |   |   |   |   |   |   |   |
| BIT         | 7            | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Field       | XTable1[7:0] |   |   |   |   |   |   |   |
| Reset       | 0x0120       |   |   |   |   |   |   |   |
| Access Type | Write, Read  |   |   |   |   |   |   |   |

| <b>BITFIELD</b> | <b>BITS</b> | <b>DESCRIPTION</b>                                                                                                                              |
|-----------------|-------------|-------------------------------------------------------------------------------------------------------------------------------------------------|
| XTable1         | 15:0        | XTable0 - XTable15 stores cell characterization information used by the ModelGauge algorithm to determine capacity versus operating conditions. |

**XTable2 (0x92)**

|             |               |    |    |    |    |    |   |   |
|-------------|---------------|----|----|----|----|----|---|---|
| BIT         | 15            | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| Field       | XTable2[15:8] |    |    |    |    |    |   |   |
| Reset       | 0x0240        |    |    |    |    |    |   |   |
| Access Type | Write, Read   |    |    |    |    |    |   |   |
|             |               |    |    |    |    |    |   |   |
| BIT         | 7             | 6  | 5  | 4  | 3  | 2  | 1 | 0 |
| Field       | XTable2[7:0]  |    |    |    |    |    |   |   |
| Reset       | 0x0240        |    |    |    |    |    |   |   |
| Access Type | Write, Read   |    |    |    |    |    |   |   |

| <b>BITFIELD</b> | <b>BITS</b> | <b>DESCRIPTION</b>                                                                                                                              |
|-----------------|-------------|-------------------------------------------------------------------------------------------------------------------------------------------------|
| XTable2         | 15:0        | XTable0 - XTable15 stores cell characterization information used by the ModelGauge algorithm to determine capacity versus operating conditions. |

**XTable3 (0x93)**

|              |               |           |           |           |           |           |          |          |
|--------------|---------------|-----------|-----------|-----------|-----------|-----------|----------|----------|
| <b>BIT</b>   | <b>15</b>     | <b>14</b> | <b>13</b> | <b>12</b> | <b>11</b> | <b>10</b> | <b>9</b> | <b>8</b> |
| <b>Field</b> | XTable3[15:8] |           |           |           |           |           |          |          |
| <b>Reset</b> | 0x0D80        |           |           |           |           |           |          |          |

|             |              |   |   |   |   |   |   |   |
|-------------|--------------|---|---|---|---|---|---|---|
| Access Type | Write, Read  |   |   |   |   |   |   |   |
|             |              |   |   |   |   |   |   |   |
| BIT         | 7            | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Field       | XTable3[7:0] |   |   |   |   |   |   |   |
| Reset       | 0x0D80       |   |   |   |   |   |   |   |
| Access Type | Write, Read  |   |   |   |   |   |   |   |

| <b>BITFIELD</b> | <b>BITS</b> | <b>DESCRIPTION</b>                                                                                                                              |
|-----------------|-------------|-------------------------------------------------------------------------------------------------------------------------------------------------|
| XTable3         | 15:0        | XTable0 - XTable15 stores cell characterization information used by the ModelGauge algorithm to determine capacity versus operating conditions. |

**XTable4 (0x94)**

|             |               |    |    |    |    |    |   |   |
|-------------|---------------|----|----|----|----|----|---|---|
| BIT         | 15            | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| Field       | XTable4[15:8] |    |    |    |    |    |   |   |
| Reset       | 0x08B0        |    |    |    |    |    |   |   |
| Access Type | Write, Read   |    |    |    |    |    |   |   |
|             |               |    |    |    |    |    |   |   |
| BIT         | 7             | 6  | 5  | 4  | 3  | 2  | 1 | 0 |
| Field       | XTable4[7:0]  |    |    |    |    |    |   |   |
| Reset       | 0x08B0        |    |    |    |    |    |   |   |
| Access Type | Write, Read   |    |    |    |    |    |   |   |

| <b>BITFIELD</b> | <b>BITS</b> | <b>DESCRIPTION</b>                                                                                                                              |
|-----------------|-------------|-------------------------------------------------------------------------------------------------------------------------------------------------|
| XTable4         | 15:0        | XTable0 - XTable15 stores cell characterization information used by the ModelGauge algorithm to determine capacity versus operating conditions. |

**XTable5 (0x95)**

|              |               |           |           |           |           |           |          |          |
|--------------|---------------|-----------|-----------|-----------|-----------|-----------|----------|----------|
| <b>BIT</b>   | <b>15</b>     | <b>14</b> | <b>13</b> | <b>12</b> | <b>11</b> | <b>10</b> | <b>9</b> | <b>8</b> |
| <b>Field</b> | XTable5[15:8] |           |           |           |           |           |          |          |
| <b>Reset</b> | 0x0590        |           |           |           |           |           |          |          |

|             |              |   |   |   |   |   |   |   |
|-------------|--------------|---|---|---|---|---|---|---|
| Access Type | Write, Read  |   |   |   |   |   |   |   |
|             |              |   |   |   |   |   |   |   |
| BIT         | 7            | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Field       | XTable5[7:0] |   |   |   |   |   |   |   |
| Reset       | 0x0590       |   |   |   |   |   |   |   |
| Access Type | Write, Read  |   |   |   |   |   |   |   |

| <b>BITFIELD</b> | <b>BITS</b> | <b>DESCRIPTION</b>                                                                                                                              |
|-----------------|-------------|-------------------------------------------------------------------------------------------------------------------------------------------------|
| XTable5         | 15:0        | XTable0 - XTable15 stores cell characterization information used by the ModelGauge algorithm to determine capacity versus operating conditions. |

**XTable6 (0x96)**

|             |               |    |    |    |    |    |   |   |
|-------------|---------------|----|----|----|----|----|---|---|
| BIT         | 15            | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| Field       | XTable6[15:8] |    |    |    |    |    |   |   |
| Reset       | 0x1200        |    |    |    |    |    |   |   |
| Access Type | Write, Read   |    |    |    |    |    |   |   |
|             |               |    |    |    |    |    |   |   |
| BIT         | 7             | 6  | 5  | 4  | 3  | 2  | 1 | 0 |
| Field       | XTable6[7:0]  |    |    |    |    |    |   |   |
| Reset       | 0x1200        |    |    |    |    |    |   |   |
| Access Type | Write, Read   |    |    |    |    |    |   |   |

| <b>BITFIELD</b> | <b>BITS</b> | <b>DESCRIPTION</b>                                                                                                                              |
|-----------------|-------------|-------------------------------------------------------------------------------------------------------------------------------------------------|
| XTable6         | 15:0        | XTable0 - XTable15 stores cell characterization information used by the ModelGauge algorithm to determine capacity versus operating conditions. |

**XTable7 (0x97)**

|              |               |           |           |           |           |           |          |          |
|--------------|---------------|-----------|-----------|-----------|-----------|-----------|----------|----------|
| <b>BIT</b>   | <b>15</b>     | <b>14</b> | <b>13</b> | <b>12</b> | <b>11</b> | <b>10</b> | <b>9</b> | <b>8</b> |
| <b>Field</b> | XTable7[15:8] |           |           |           |           |           |          |          |
| <b>Reset</b> | 0x3210        |           |           |           |           |           |          |          |

|             |              |   |   |   |   |   |   |   |
|-------------|--------------|---|---|---|---|---|---|---|
| Access Type | Write, Read  |   |   |   |   |   |   |   |
|             |              |   |   |   |   |   |   |   |
| BIT         | 7            | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Field       | XTable7[7:0] |   |   |   |   |   |   |   |
| Reset       | 0x3210       |   |   |   |   |   |   |   |
| Access Type | Write, Read  |   |   |   |   |   |   |   |

| <b>BITFIELD</b> | <b>BITS</b> | <b>DESCRIPTION</b>                                                                                                                              |
|-----------------|-------------|-------------------------------------------------------------------------------------------------------------------------------------------------|
| XTable7         | 15:0        | XTable0 - XTable15 stores cell characterization information used by the ModelGauge algorithm to determine capacity versus operating conditions. |

**XTable8 (0x98)**

| BIT         | 15            | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
|-------------|---------------|----|----|----|----|----|---|---|
| Field       | XTable8[15:8] |    |    |    |    |    |   |   |
| Reset       | 0x0EE0        |    |    |    |    |    |   |   |
| Access Type | Write, Read   |    |    |    |    |    |   |   |
|             |               |    |    |    |    |    |   |   |
| BIT         | 7             | 6  | 5  | 4  | 3  | 2  | 1 | 0 |
| Field       | XTable8[7:0]  |    |    |    |    |    |   |   |
| Reset       | 0x0EE0        |    |    |    |    |    |   |   |
| Access Type | Write, Read   |    |    |    |    |    |   |   |

| <b>BITFIELD</b> | <b>BITS</b> | <b>DESCRIPTION</b>                                                                                                                              |
|-----------------|-------------|-------------------------------------------------------------------------------------------------------------------------------------------------|
| XTable8         | 15:0        | XTable0 - XTable15 stores cell characterization information used by the ModelGauge algorithm to determine capacity versus operating conditions. |

**XTable9 (0x99)**

|              |               |           |           |           |           |           |          |          |
|--------------|---------------|-----------|-----------|-----------|-----------|-----------|----------|----------|
| <b>BIT</b>   | <b>15</b>     | <b>14</b> | <b>13</b> | <b>12</b> | <b>11</b> | <b>10</b> | <b>9</b> | <b>8</b> |
| <b>Field</b> | XTable9[15:8] |           |           |           |           |           |          |          |
| <b>Reset</b> | 0x0A40        |           |           |           |           |           |          |          |

|             |              |   |   |   |   |   |   |   |
|-------------|--------------|---|---|---|---|---|---|---|
| Access Type | Write, Read  |   |   |   |   |   |   |   |
|             |              |   |   |   |   |   |   |   |
| BIT         | 7            | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Field       | XTable9[7:0] |   |   |   |   |   |   |   |
| Reset       | 0x0A40       |   |   |   |   |   |   |   |
| Access Type | Write, Read  |   |   |   |   |   |   |   |

| <b>BITFIELD</b> | <b>BITS</b> | <b>DESCRIPTION</b>                                                                                                                              |
|-----------------|-------------|-------------------------------------------------------------------------------------------------------------------------------------------------|
| XTable9         | 15:0        | XTable0 - XTable15 stores cell characterization information used by the ModelGauge algorithm to determine capacity versus operating conditions. |

**XTable10 (0x9A)**

| BIT         | 15             | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
|-------------|----------------|----|----|----|----|----|---|---|
| Field       | XTable10[15:8] |    |    |    |    |    |   |   |
| Reset       | 0x0000         |    |    |    |    |    |   |   |
| Access Type | Write, Read    |    |    |    |    |    |   |   |
|             |                |    |    |    |    |    |   |   |
| BIT         | 7              | 6  | 5  | 4  | 3  | 2  | 1 | 0 |
| Field       | XTable10[7:0]  |    |    |    |    |    |   |   |
| Reset       | 0x0000         |    |    |    |    |    |   |   |
| Access Type | Write, Read    |    |    |    |    |    |   |   |

| <b>BITFIELD</b> | <b>BITS</b> | <b>DESCRIPTION</b>                                                                                                                              |
|-----------------|-------------|-------------------------------------------------------------------------------------------------------------------------------------------------|
| XTable10        | 15:0        | XTable0 - XTable15 stores cell characterization information used by the ModelGauge algorithm to determine capacity versus operating conditions. |

**XTable11 (0x9B)**

|              |                |           |           |           |           |           |          |          |
|--------------|----------------|-----------|-----------|-----------|-----------|-----------|----------|----------|
| <b>BIT</b>   | <b>15</b>      | <b>14</b> | <b>13</b> | <b>12</b> | <b>11</b> | <b>10</b> | <b>9</b> | <b>8</b> |
| <b>Field</b> | XTable11[15:8] |           |           |           |           |           |          |          |
| <b>Reset</b> | 0x08E0         |           |           |           |           |           |          |          |



|             |               |   |   |   |   |   |   |   |
|-------------|---------------|---|---|---|---|---|---|---|
| Access Type | Write, Read   |   |   |   |   |   |   |   |
|             |               |   |   |   |   |   |   |   |
| BIT         | 7             | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Field       | XTable11[7:0] |   |   |   |   |   |   |   |
| Reset       | 0x08E0        |   |   |   |   |   |   |   |
| Access Type | Write, Read   |   |   |   |   |   |   |   |

| <b>BITFIELD</b> | <b>BITS</b> | <b>DESCRIPTION</b>                                                                                                                              |
|-----------------|-------------|-------------------------------------------------------------------------------------------------------------------------------------------------|
| XTable11        | 15:0        | XTable0 - XTable15 stores cell characterization information used by the ModelGauge algorithm to determine capacity versus operating conditions. |

**XTable12 (0x9C)**

|             |                |    |    |    |    |    |   |   |
|-------------|----------------|----|----|----|----|----|---|---|
| BIT         | 15             | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| Field       | XTable12[15:8] |    |    |    |    |    |   |   |
| Reset       | 0x0800         |    |    |    |    |    |   |   |
| Access Type | Write, Read    |    |    |    |    |    |   |   |
|             |                |    |    |    |    |    |   |   |
| BIT         | 7              | 6  | 5  | 4  | 3  | 2  | 1 | 0 |
| Field       | XTable12[7:0]  |    |    |    |    |    |   |   |
| Reset       | 0x0800         |    |    |    |    |    |   |   |
| Access Type | Write, Read    |    |    |    |    |    |   |   |

| <b>BITFIELD</b> | <b>BITS</b> | <b>DESCRIPTION</b>                                                                                                                              |
|-----------------|-------------|-------------------------------------------------------------------------------------------------------------------------------------------------|
| XTable12        | 15:0        | XTable0 - XTable15 stores cell characterization information used by the ModelGauge algorithm to determine capacity versus operating conditions. |

**XTable13 (0x9D)**

|              |                |           |           |           |           |           |          |          |
|--------------|----------------|-----------|-----------|-----------|-----------|-----------|----------|----------|
| <b>BIT</b>   | <b>15</b>      | <b>14</b> | <b>13</b> | <b>12</b> | <b>11</b> | <b>10</b> | <b>9</b> | <b>8</b> |
| <b>Field</b> | XTable13[15:8] |           |           |           |           |           |          |          |
| <b>Reset</b> | 0x0780         |           |           |           |           |           |          |          |

|             |               |   |   |   |   |   |   |   |
|-------------|---------------|---|---|---|---|---|---|---|
| Access Type | Write, Read   |   |   |   |   |   |   |   |
|             |               |   |   |   |   |   |   |   |
| BIT         | 7             | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Field       | XTable13[7:0] |   |   |   |   |   |   |   |
| Reset       | 0x0780        |   |   |   |   |   |   |   |
| Access Type | Write, Read   |   |   |   |   |   |   |   |

| <b>BITFIELD</b> | <b>BITS</b> | <b>DESCRIPTION</b>                                                                                                                              |
|-----------------|-------------|-------------------------------------------------------------------------------------------------------------------------------------------------|
| XTable13        | 15:0        | XTable0 - XTable15 stores cell characterization information used by the ModelGauge algorithm to determine capacity versus operating conditions. |

**XTable14 (0x9E)**

| BIT         | 15             | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
|-------------|----------------|----|----|----|----|----|---|---|
| Field       | XTable14[15:8] |    |    |    |    |    |   |   |
| Reset       | 0x06B0         |    |    |    |    |    |   |   |
| Access Type | Write, Read    |    |    |    |    |    |   |   |
|             |                |    |    |    |    |    |   |   |
| BIT         | 7              | 6  | 5  | 4  | 3  | 2  | 1 | 0 |
| Field       | XTable14[7:0]  |    |    |    |    |    |   |   |
| Reset       | 0x06B0         |    |    |    |    |    |   |   |
| Access Type | Write, Read    |    |    |    |    |    |   |   |

| <b>BITFIELD</b> | <b>BITS</b> | <b>DESCRIPTION</b>                                                                                                                              |
|-----------------|-------------|-------------------------------------------------------------------------------------------------------------------------------------------------|
| XTable14        | 15:0        | XTable0 - XTable15 stores cell characterization information used by the ModelGauge algorithm to determine capacity versus operating conditions. |

**XTable15 (0x9F)**

|              |                |           |           |           |           |           |          |          |
|--------------|----------------|-----------|-----------|-----------|-----------|-----------|----------|----------|
| <b>BIT</b>   | <b>15</b>      | <b>14</b> | <b>13</b> | <b>12</b> | <b>11</b> | <b>10</b> | <b>9</b> | <b>8</b> |
| <b>Field</b> | XTable15[15:8] |           |           |           |           |           |          |          |
| <b>Reset</b> | 0x06B0         |           |           |           |           |           |          |          |

|             |               |   |   |   |   |   |   |   |
|-------------|---------------|---|---|---|---|---|---|---|
| Access Type | Write, Read   |   |   |   |   |   |   |   |
|             |               |   |   |   |   |   |   |   |
| BIT         | 7             | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Field       | XTable15[7:0] |   |   |   |   |   |   |   |
| Reset       | 0x06B0        |   |   |   |   |   |   |   |
| Access Type | Write, Read   |   |   |   |   |   |   |   |

| <b>BITFIELD</b> | <b>BITS</b> | <b>DESCRIPTION</b>                                                                                                                              |
|-----------------|-------------|-------------------------------------------------------------------------------------------------------------------------------------------------|
| XTable15        | 15:0        | XTable0 - XTable15 stores cell characterization information used by the ModelGauge algorithm to determine capacity versus operating conditions. |

**ModelCfg (0xA3)**

The ModelCfg register controls basic options of the EZ algorithm.

|                    |              |           |           |           |           |             |          |             |
|--------------------|--------------|-----------|-----------|-----------|-----------|-------------|----------|-------------|
| <b>BIT</b>         | <b>15</b>    | <b>14</b> | <b>13</b> | <b>12</b> | <b>11</b> | <b>10</b>   | <b>9</b> | <b>8</b>    |
| <b>Field</b>       | Refresh      | –         | –         | –         | –         | VChg        | –        | Reserved    |
| <b>Reset</b>       | 0b0          | –         | –         | –         | –         | 0b1         | –        | 0b0         |
| <b>Access Type</b> | Write, Read  | –         | –         | –         | –         | Write, Read | –        | Write, Read |
|                    |              |           |           |           |           |             |          |             |
| <b>BIT</b>         | <b>7</b>     | <b>6</b>  | <b>5</b>  | <b>4</b>  | <b>3</b>  | <b>2</b>    | <b>1</b> | <b>0</b>    |
| <b>Field</b>       | ModelID[3:0] |           |           |           | –         | –           | –        | –           |
| <b>Reset</b>       | 0x0          |           |           |           | –         | –           | –        | –           |
| <b>Access Type</b> | Write, Read  |           |           |           | –         | –           | –        | –           |

| <b>BITFIELD</b> | <b>BITS</b> | <b>DESCRIPTION</b>                                                                               | <b>DECODE</b>                                                                                                                                                                                         |
|-----------------|-------------|--------------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Refresh         | 15          | Set Refresh to 1 to command the model reload. Auto clear to 0 after the ez config is loaded.     | 0x0: Refresh off.<br>0x1: Refresh on.                                                                                                                                                                 |
| VChg            | 10          | ModelGauge ez config charge termination voltage option.                                          | 0x0: Charge termination voltage is 4.2V.<br>0x1: Charge termination voltage is higher than 4.25V (4.3V to 4.4V).                                                                                      |
| Reserved        | 8           | Reserved, do not modify.                                                                         | Reserved                                                                                                                                                                                              |
| ModelID         | 7:4         | Choose from one of the following Lithium models. For the majority of batteries, use ModelID = 0. | 0: Used for most lithium cobalt-oxide variants (a large majority of lithium in the marketplace). Supported by EZ without characterization.<br>2: Used for lithium NCR or NCA cells such as Panasonic. |

| BITFIELD | BITS | DESCRIPTION | DECODE                                                                                                                                                                                       |
|----------|------|-------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|          |      |             | Custom characterization is recommended in this case.<br>6: Used for lithium iron-phosphate (LiFePO4). Custom characterization is recommended in this case.<br>Other: Reserved. Do not write. |

**MaxPeakPower (0xA4)**

| BIT         | 15                 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
|-------------|--------------------|----|----|----|----|----|---|---|
| Field       | MaxPeakPower[15:8] |    |    |    |    |    |   |   |
| Reset       | 0x0000             |    |    |    |    |    |   |   |
| Access Type | Write, Read        |    |    |    |    |    |   |   |
|             |                    |    |    |    |    |    |   |   |
| BIT         | 7                  | 6  | 5  | 4  | 3  | 2  | 1 | 0 |
| Field       | MaxPeakPower[7:0]  |    |    |    |    |    |   |   |
| Reset       | 0x0000             |    |    |    |    |    |   |   |
| Access Type | Write, Read        |    |    |    |    |    |   |   |

| BITFIELD     | BITS | DESCRIPTION                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          | DECODE                                                                                                                           |
|--------------|------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|----------------------------------------------------------------------------------------------------------------------------------|
| MaxPeakPower | 15:0 | The fuel gauge computes and returns the maximum instantaneous peak output power of the battery pack, which is available for up to 10ms, given the external resistance and required minimum system voltage. The MaxPeakPower value is expected to be negative and has to be updated at least once every second. MaxPeakPower is initialized to the present value of MaxPeakPower on reset or power-up. The internal configuration of the fuel gauge should allow the maximum value of this parameter to be configured, which accounts for various system limitations, such as limiting the cell discharge current to the 4C rate and allowing for the safe operating area specifications for devices in the power path, such as MOSFETs. It is suggested that these parameters be user-defined. MaxPeakPower = MPPCurrent x AvgVCell. | Type = power<br>Scalar = 0.8<br>Lsbunit = mW<br>Offset = 0.0<br>signed = false<br>MaximumScaled = 52428.0<br>MinimumScaled = 0.0 |

**SusPeakPower (0xA5)**

| BIT | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
|-----|----|----|----|----|----|----|---|---|
|-----|----|----|----|----|----|----|---|---|

|             |                    |   |   |   |   |   |   |   |
|-------------|--------------------|---|---|---|---|---|---|---|
| Field       | SusPeakPower[15:8] |   |   |   |   |   |   |   |
| Reset       | 0x0000             |   |   |   |   |   |   |   |
| Access Type | Write, Read        |   |   |   |   |   |   |   |
|             |                    |   |   |   |   |   |   |   |
| BIT         | 7                  | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Field       | SusPeakPower[7:0]  |   |   |   |   |   |   |   |
| Reset       | 0x0000             |   |   |   |   |   |   |   |
| Access Type | Write, Read        |   |   |   |   |   |   |   |

| BITLEN       | BIT  | DESCRIPTION                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             | DECODE                                                                                                                           |
|--------------|------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|----------------------------------------------------------------------------------------------------------------------------------|
| SusPeakPower | 15:0 | The fuel gauge computes and returns the sustained peak output power of the battery pack in cW, which is available for up to 10s, given the external resistance and required minimum voltage of the voltage regulator. The SusPeakPower value is expected to be negative and has to be updated at least once every second. SusPeakPower is initialized to the present value of SusPeakPower on reset or power-up. The internal configuration of the fuel gauge should allow the maximum value of this parameter to be configured, which accounts for various system limitations, such as limiting the cell discharge current to the 2C rate and allowing for the safe operating area specifications for devices in the power path, such as MOSFETs. It is suggested that these parameters be user-defined. $SusPeakPower = SPPCurrent \times AvgVCell$ . | Type = power<br>Scalar = 0.8<br>Lsbunit = mW<br>Offset = 0.0<br>signed = false<br>MaximumScaled = 52428.0<br>MinimumScaled = 0.0 |

**PackResistance (0xA6)**

|             |                      |    |    |    |    |    |   |   |
|-------------|----------------------|----|----|----|----|----|---|---|
| BIT         | 15                   | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| Field       | PackResistance[15:8] |    |    |    |    |    |   |   |
| Reset       | 0x0000               |    |    |    |    |    |   |   |
| Access Type | Write, Read          |    |    |    |    |    |   |   |
|             |                      |    |    |    |    |    |   |   |
| BIT         | 7                    | 6  | 5  | 4  | 3  | 2  | 1 | 0 |
| Field       | PackResistance[7:0]  |    |    |    |    |    |   |   |

|                    |             |
|--------------------|-------------|
| <b>Reset</b>       | 0x0000      |
| <b>Access Type</b> | Write, Read |

| BITFIELD       | BITS | DESCRIPTION                                                                                                                                                                                                                                                                                                                                                                                        | DECODE                                                                                                                                                |
|----------------|------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------|
| PackResistance | 15:0 | The PackResistance register configures the total noncell pack resistance value to account for the resistances due to cell interconnect, sense resistor, FET, fuse, connector, and other impedances between the cells and output of the battery pack. The cell's internal resistance should NOT be included. PackResistance is initialized to a default value from the nPackResistance at power up. | Type = resistance<br>Scalar = 0.244140625<br>Lsbunit = mΩ<br>Offset = 0.0<br>Signed = False<br>MaximumScaled = 15.999755859375<br>MinimumScaled = 0.0 |

## SysResistance (0xA7)

| BIT                | 15                  | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
|--------------------|---------------------|----|----|----|----|----|---|---|
| <b>Field</b>       | SysResistance[15:8] |    |    |    |    |    |   |   |
| <b>Reset</b>       | 0x0000              |    |    |    |    |    |   |   |
| <b>Access Type</b> | Write, Read         |    |    |    |    |    |   |   |
| BIT                | 7                   | 6  | 5  | 4  | 3  | 2  | 1 | 0 |
| <b>Field</b>       | SysResistance[7:0]  |    |    |    |    |    |   |   |
| <b>Reset</b>       | 0x0000              |    |    |    |    |    |   |   |
| <b>Access Type</b> | Write, Read         |    |    |    |    |    |   |   |

| BITFIELD      | BITS | DESCRIPTION                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             | DECODE                                                                                                                                  |
|---------------|------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------|
| SysResistance | 15:0 | The SysResistance register configures the total resistance value into fuel gauge to account for the resistances due to the resistance of power/ground metal, sense resistor, FET, and other parasitic resistance on the system main board. SysResistance is initialized to a default value of 0mΩ. The system designer is expected to overwrite the default value with the value from the system in question. This allows a single pack to be used in multiple systems which may have various values for SysResistance. | Type=resistance<br>Scalar=0.244140625<br>Lsbunit=mΩ<br>Offset=0.0<br>Signed=False<br>MaximumScaled=15.999755859375<br>MinimumScaled=0.0 |

**MinSysVoltage (0xA8)**

| BIT         | 15                  | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
|-------------|---------------------|----|----|----|----|----|---|---|
| Field       | MinSysVoltage[15:8] |    |    |    |    |    |   |   |
| Reset       | 0x0000              |    |    |    |    |    |   |   |
| Access Type | Write, Read         |    |    |    |    |    |   |   |
|             |                     |    |    |    |    |    |   |   |
| BIT         | 7                   | 6  | 5  | 4  | 3  | 2  | 1 | 0 |
| Field       | MinSysVoltage[7:0]  |    |    |    |    |    |   |   |
| Reset       | 0x0000              |    |    |    |    |    |   |   |
| Access Type | Write, Read         |    |    |    |    |    |   |   |

| BITFIELD      | BITS | DESCRIPTION                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       | DECODE                                                                                                                                                                       |
|---------------|------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| MinSysVoltage | 15:0 | <p>The MinSysVoltage register configures the required minimum system input voltage in mV into the fuel gauge. The system regulator will still operate normally if its input voltage is at this level. MinSysVoltage is initialized to a default value from the upper byte of the nDesignVoltage register at power up. The system designer can write the MinSysVoltage register directly during normal operation to change from the default setting. This allows a single pack to be used in multiple systems, which may have various values for MinSysVoltage. Writing MinSysVoltage above or below the empty point should not change the empty point. However, calculations for MPPCurrent, SPPCurrent, MaxPeakPower and SusPeakPower will report 0x0000 when VCell is less than the MinSysVoltage. For accurate performance, the system should normally update MinSysVoltage according to its requirements.</p> | <p>Type = voltage<br/> Scalar = 78.125<br/> Lsbunit = <math>\mu</math>V<br/> Offset = 0.0<br/> Signed = False<br/> MaximumScaled = 5119921.875<br/> MinimumScaled = 0.0.</p> |

**MPPCurrent (0xA9)**

| BIT         | 15               | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
|-------------|------------------|----|----|----|----|----|---|---|
| Field       | MPPCurrent[15:8] |    |    |    |    |    |   |   |
| Reset       | 0x0000           |    |    |    |    |    |   |   |
| Access Type | Write, Read      |    |    |    |    |    |   |   |

| BIT         | 7               | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------------|-----------------|---|---|---|---|---|---|---|
| Field       | MPPCurrent[7:0] |   |   |   |   |   |   |   |
| Reset       | 0x0000          |   |   |   |   |   |   |   |
| Access Type | Write, Read     |   |   |   |   |   |   |   |

| BITFIELD   | BITS | DESCRIPTION                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         | DECODE                                                                                                                                                                    |
|------------|------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| MPPCurrent | 15:0 | The fuel gauge computes and returns the maximum instantaneous peak current of the battery pack in the standard current register format, which is available for up to 10ms, given the external resistance and required minimum voltage of the voltage regulator. The MPPCurrent value is expected to be negative and has to be updated at least once every second. MPPCurrent is initialized to the present value of MPPCurrent on reset or power-up. $MPPCurrent = (AvgVCell - MinSySVoltage) / [(PackResistance + SysResistance) \times Rgain1]$ . | Type = current<br>Scalar = 0.15625<br>Lsbunit = mA (10mΩ R <sub>SENSE</sub> )<br>Offset = 0.0<br>Signed = True<br>MaximumScaled = 51198.4375<br>MinimumScaled = -51200.0. |

**SPPCurrent (0xAA)**

| BIT         | 15               | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
|-------------|------------------|----|----|----|----|----|---|---|
| Field       | SPPCurrent[15:8] |    |    |    |    |    |   |   |
| Reset       | 0x0000           |    |    |    |    |    |   |   |
| Access Type | Write, Read      |    |    |    |    |    |   |   |

| BIT         | 7               | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------------|-----------------|---|---|---|---|---|---|---|
| Field       | SPPCurrent[7:0] |   |   |   |   |   |   |   |
| Reset       | 0x0000          |   |   |   |   |   |   |   |
| Access Type | Write, Read     |   |   |   |   |   |   |   |

| BITFIELD   | BITS | DESCRIPTION                                                                                                                                              | DECODE                                                                                                         |
|------------|------|----------------------------------------------------------------------------------------------------------------------------------------------------------|----------------------------------------------------------------------------------------------------------------|
| SPPCurrent | 15:0 | The fuel gauge computes and returns the sustained peak current of the battery pack in the standard current register format, which is available for up to | Type = current<br>Scalar = 0.15625<br>Lsbunit = mA (10mΩ R <sub>SENSE</sub> )<br>Offset = 0.0<br>Signed = True |



| BITFIELD | BITS | DESCRIPTION                                                                                                                                                                                                                                                                                                                      | DECODE                                                  |
|----------|------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------------------------------------------------------|
|          |      | 10s, given the external resistance and required minimum system voltage. The SPPCurrent value is expected to be negative and has to be updated at least once every second. SPPCurrent is initialized to the present value of SPPCurrent on reset or power-up. $SPPCurrent = (AvgVCell - MinSySVoltage) / (RSlow \times Rgain2)$ . | MaximumScaled = 51198.4375<br>MinimumScaled = -51200.0. |

**Config2 (0xAB)**

| BIT         | 15          | 14          | 13 | 12          | 11            | 10 | 9 | 8 |
|-------------|-------------|-------------|----|-------------|---------------|----|---|---|
| Field       | LDMdI       | –           | –  | DPEn        | –             | –  | – | – |
| Reset       | 0b0         | –           | –  | 0b0         | –             | –  | – | – |
| Access Type | Write, Read | –           | –  | Write, Read | –             | –  | – | – |
|             |             |             |    |             |               |    |   |   |
| BIT         | 7           | 6           | 5  | 4           | 3             | 2  | 1 | 0 |
| Field       | dSOCEn      | TAIrtEn     | –  | –           | Reserved[1:0] |    | – | – |
| Reset       | 0b0         | 0b0         | –  | –           | 0b00          |    | – | – |
| Access Type | Write, Read | Write, Read | –  | –           | Write, Read   |    | – | – |

| BITFIELD | BITS | DESCRIPTION                                                                                                                                                                       | DECODE                                          |
|----------|------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------------------------------------------------|
| LDMdI    | 15   | The host sets this bit to 1 in order to initiate firmware to finish processing a newly loaded model. Firmware clears this bit to zero to indicate that model loading is finished. | 0x0: LDMdI False.<br>0x1: LDMdI True.           |
| DPEn     | 12   | Dynamic power enable.                                                                                                                                                             | 0x0: DPEn disabled.<br>0x1: DPEn enabled.       |
| dSOCEn   | 7    | SOC change alert enable. Set this bit to 1 to enable alert output with the Status.dSOCi bit function. Write this bit to 0 to disable alert output with the Status.dSOCi bit.      | 0x0: dSOCEn disabled.<br>0x1: dSOCEn enabled.   |
| TAIrtEn  | 6    | Temperature alert enable. Set this bit to 1 to enable temperature-based alerts. Write this bit to 0 to disable temperature alerts.                                                | 0x0: TAIrtEn disabled.<br>0x1: TAIrtEn enabled. |
| Reserved | 3:2  | Reserved, do not modify.                                                                                                                                                          | Reserved                                        |

**IAIntTh (0xAC)**

Sets upper and lower limits that generate an alert if exceeded by the Current register value.

| BIT         | 15          | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
|-------------|-------------|----|----|----|----|----|---|---|
| Field       | IMAX[7:0]   |    |    |    |    |    |   |   |
| Reset       | 0x7F        |    |    |    |    |    |   |   |
| Access Type | Write, Read |    |    |    |    |    |   |   |
|             |             |    |    |    |    |    |   |   |
| BIT         | 7           | 6  | 5  | 4  | 3  | 2  | 1 | 0 |
| Field       | IMIN[7:0]   |    |    |    |    |    |   |   |
| Reset       | 0x80        |    |    |    |    |    |   |   |
| Access Type | Write, Read |    |    |    |    |    |   |   |

| BITFIELD | BITS | DESCRIPTION                                                                                                                                                                                                                                                                                                                                            | DECODE                                                                                                                                                     |
|----------|------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
| IMAX     | 15:8 | Maximum current threshold. Maximum current reading. An alert is generated if the current register reading exceeds this value. Interrupt threshold limits are selectable with 0.4mV/R <sub>SENSE</sub> (with external sense resistor) or 40mA (with internal FET current sensing) resolution over the full operating range of the Current register.     | Type = current<br>Scalar = 40<br>Lsbunit = mA (10mΩ R <sub>SENSE</sub> )<br>Offset = 0.0<br>Signed = True<br>MaximumScaled = 50.8<br>MinimumScaled = -51.2 |
| IMIN     | 7:0  | Minimum current threshold. Minimum current reading. An alert is generated if the current register reading falls below this value. Interrupt threshold limits are selectable with 0.4mV/R <sub>SENSE</sub> (with external sense resistor) or 40mA (with internal FET current sensing) resolution over the full operating range of the Current register. | Type = current<br>Scalar = 40<br>Lsbunit = mA (10mΩ R <sub>SENSE</sub> )<br>Offset = 0.0<br>Signed = True<br>MaximumScaled = 50.8<br>MinimumScaled = -51.2 |

**Status2 (0xB0)**

The Status2 register maintains the status of hibernate mode.

| BIT         | 15 | 14 | 13 | 12          | 11 | 10 | 9 | 8 |
|-------------|----|----|----|-------------|----|----|---|---|
| Field       | —  | —  | —  | DPRReady    | —  | —  | — | — |
| Reset       | —  | —  | —  | 0b0         | —  | —  | — | — |
| Access Type | —  | —  | —  | Write, Read | —  | —  | — | — |
|             |    |    |    |             |    |    |   |   |

| BIT         | 7 | 6 | 5 | 4 | 3 | 2 | 1           | 0           |
|-------------|---|---|---|---|---|---|-------------|-------------|
| Field       | – | – | – | – | – | – | Hib         | Reserved    |
| Reset       | – | – | – | – | – | – | 0b0         | 0b0         |
| Access Type | – | – | – | – | – | – | Write, Read | Write, Read |

| BITFIELD | BITS | DESCRIPTION                                                                                                  | DECODE                                                 |
|----------|------|--------------------------------------------------------------------------------------------------------------|--------------------------------------------------------|
| DPRReady | 12   | If DPRReady = 1, Dynamic Power output registers are filled by the firmware and ready to be read by the host. | 0x0: DPRReady not detected.<br>0x1: DPRReady detected. |
| Hib      | 1    | Hibernate Status.                                                                                            | 0x0: Hib not detected<br>0x1: Hib detected             |
| Reserved | 0    | Reserved, do not modify.                                                                                     | Reserved                                               |

**Power (0xB1)**

| BIT         | 15          | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
|-------------|-------------|----|----|----|----|----|---|---|
| Field       | Power[15:8] |    |    |    |    |    |   |   |
| Reset       | 0x0000      |    |    |    |    |    |   |   |
| Access Type | Write, Read |    |    |    |    |    |   |   |

| BIT         | 7           | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------------|-------------|---|---|---|---|---|---|---|
| Field       | Power[7:0]  |   |   |   |   |   |   |   |
| Reset       | 0x0000      |   |   |   |   |   |   |   |
| Access Type | Write, Read |   |   |   |   |   |   |   |

| BITFIELD | BITS | DESCRIPTION                                                 | DECODE                                                                                                                                                       |
|----------|------|-------------------------------------------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Power    | 15:0 | Instant power calculation from Current and VCell registers. | Type = power<br>Scalar = 0.2<br>Lsbunit = mW (10mΩ R <sub>SENSE</sub> )<br>Offset = 0.0<br>Signed = False<br>MaximumScaled = 13107.0<br>MinimumScaled = 0.0. |

**AvgPower (0xB3)**

| BIT | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
|-----|----|----|----|----|----|----|---|---|
|-----|----|----|----|----|----|----|---|---|

|             |                |   |   |   |   |   |   |   |
|-------------|----------------|---|---|---|---|---|---|---|
| Field       | AvgPower[15:8] |   |   |   |   |   |   |   |
| Reset       | 0x0000         |   |   |   |   |   |   |   |
| Access Type | Write, Read    |   |   |   |   |   |   |   |
|             |                |   |   |   |   |   |   |   |
| BIT         | 7              | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Field       | AvgPower[7:0]  |   |   |   |   |   |   |   |
| Reset       | 0x0000         |   |   |   |   |   |   |   |
| Access Type | Write, Read    |   |   |   |   |   |   |   |

| BITFIELD | BITS | DESCRIPTION                                                       | DECODE                                                                                                                                                       |
|----------|------|-------------------------------------------------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
| AvgPower | 15:0 | Average power calculation from AvgCurrent and AvgVCell registers. | Type = power<br>Scalar = 0.2<br>Lsbunit = mW (10mΩ R <sub>SENSE</sub> )<br>Offset = 0.0<br>Signed = False<br>MaximumScaled = 13107.0<br>MinimumScaled = 0.0. |

**CGTempCo (0xB8)**

|             |                |    |    |    |    |    |   |   |
|-------------|----------------|----|----|----|----|----|---|---|
| BIT         | 15             | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| Field       | Reserved[15:8] |    |    |    |    |    |   |   |
| Reset       | 0x0025         |    |    |    |    |    |   |   |
| Access Type | Write, Read    |    |    |    |    |    |   |   |
|             |                |    |    |    |    |    |   |   |
| BIT         | 7              | 6  | 5  | 4  | 3  | 2  | 1 | 0 |
| Field       | Reserved[7:0]  |    |    |    |    |    |   |   |
| Reset       | 0x0025         |    |    |    |    |    |   |   |
| Access Type | Write, Read    |    |    |    |    |    |   |   |

| BITFIELD | BITS | DESCRIPTION                                             |
|----------|------|---------------------------------------------------------|
| Reserved | 15:0 | Temperature coefficient of battery current measurement. |

**FOTPSStat (0xBB)**

| BIT         | 15           | 14 | 13 | 12 | 11 | 10 | 9 | 8           |
|-------------|--------------|----|----|----|----|----|---|-------------|
| Field       | PatchID[3:0] |    |    |    | –  | –  | – | PinDraft    |
| Reset       | 0x4          |    |    |    | –  | –  | – | 0b1         |
| Access Type | Write, Read  |    |    |    | –  | –  | – | Write, Read |
|             |              |    |    |    |    |    |   |             |
| BIT         | 7            | 6  | 5  | 4  | 3  | 2  | 1 | 0           |
| Field       | Reserved     | –  | –  | –  | –  | –  | – | –           |
| Reset       | 0b0          | –  | –  | –  | –  | –  | – | –           |
| Access Type | Write, Read  | –  | –  | –  | –  | –  | – | –           |

| BITFIELD | BITS  | DESCRIPTION                         | DECODE                                                                                                                                                 |
|----------|-------|-------------------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------|
| PatchID  | 15:12 | Firmware Patch ID.                  |                                                                                                                                                        |
| PinDraft | 8     | ICHG/VCHG pin conversion indicator. | 0x0: ICHG/VCHG pin conversion is on going.<br>0x1: ICHG/VCHG pin is fully filtered and all related registers are updated according to ICHG/VCHG table. |
| Reserved | 7     | Reserved. Do not modify.            | Reserved                                                                                                                                               |

**TimerH (0xBE)**

| BIT         | 15           | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
|-------------|--------------|----|----|----|----|----|---|---|
| Field       | TimerH[15:8] |    |    |    |    |    |   |   |
| Reset       | 0x0000       |    |    |    |    |    |   |   |
| Access Type | Write, Read  |    |    |    |    |    |   |   |
|             |              |    |    |    |    |    |   |   |
| BIT         | 7            | 6  | 5  | 4  | 3  | 2  | 1 | 0 |
| Field       | TimerH[7:0]  |    |    |    |    |    |   |   |
| Reset       | 0x0000       |    |    |    |    |    |   |   |
| Access Type | Write, Read  |    |    |    |    |    |   |   |

| BITFIELD | BITS | DESCRIPTION                                                                                                                                   |
|----------|------|-----------------------------------------------------------------------------------------------------------------------------------------------|
| TimerH   | 15:0 | This register allows the IC to track the age of the cell. An LSB of 3.2 hours gives a full-scale range for the register of up to 23.94 years. |

**PinID (0xCC)**

High-byte indicates ICHG pin selection ID, low-byte indicates VCHG pin selection ID.

| BIT         | 15          | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
|-------------|-------------|----|----|----|----|----|---|---|
| Field       | iid[7:0]    |    |    |    |    |    |   |   |
| Reset       | 0x00        |    |    |    |    |    |   |   |
| Access Type | Write, Read |    |    |    |    |    |   |   |
|             |             |    |    |    |    |    |   |   |
| BIT         | 7           | 6  | 5  | 4  | 3  | 2  | 1 | 0 |
| Field       | vid[7:0]    |    |    |    |    |    |   |   |
| Reset       | 0x00        |    |    |    |    |    |   |   |
| Access Type | Write, Read |    |    |    |    |    |   |   |

| BITFIELD | BITS | DESCRIPTION            |
|----------|------|------------------------|
| iid      | 15:8 | ICHG pin selection ID. |
| vid      | 7:0  | VCHG pin selection ID. |

**nChgConfig0 (0xD0)**

This register maintains charging status and configuration settings.

| BIT         | 15          | 14          | 13            | 12    | 11          | 10            | 9 | 8 |
|-------------|-------------|-------------|---------------|-------|-------------|---------------|---|---|
| Field       | PQEN        | LSEL        | Reserved[1:0] |       | RECYCLE_EN  | FCHGTIME[2:0] |   |   |
| Reset       | 0b1         | 0b0         | 0b00          |       | 0b1         | 0b100         |   |   |
| Access Type | Write, Read | Write, Read | Write, Read   |       | Write, Read | Write, Read   |   |   |
|             |             |             |               |       |             |               |   |   |
| BIT         | 7           | 6           | 5             | 4     | 3           | 2             | 1 | 0 |
| Field       | –           | DISIBS      | –             | WDTEN | MODE[3:0]   |               |   |   |

|                    |   |             |   |             |             |
|--------------------|---|-------------|---|-------------|-------------|
| <b>Reset</b>       | – | 0b0         | – | 0b0         | 0x5         |
| <b>Access Type</b> | – | Write, Read | – | Write, Read | Write, Read |

| BITFIELD   | BITS  | DESCRIPTION                                                                                                        | DECODE                                                                                                                                                                                                                                                                            |
|------------|-------|--------------------------------------------------------------------------------------------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| PQEN       | 15    | Low-battery prequalification mode enable.                                                                          | 0x0: PQEN disabled.<br>0x1: PQEN enabled.                                                                                                                                                                                                                                         |
| LSEL       | 14    | Inductor selection.                                                                                                | 0x0: 0.47μH<br>0x1: 2.0μH                                                                                                                                                                                                                                                         |
| Reserved   | 13:12 | Reserved, Do not modify.                                                                                           | Reserved                                                                                                                                                                                                                                                                          |
| RECYCLE_EN | 11    | BAT to SYS over-current or DISIBS event recycle option do not modify.                                              | Reserved                                                                                                                                                                                                                                                                          |
| FCHGTIME   | 10:8  | Fast-Charge timer setting. The Fast-Charge timer starts at the end of Trickle and the beginning of CC Fast-Charge. | 0x0: Disabled<br>0x1: 3hr<br>0x2: 4hr<br>0x3: 5hr<br>0x4: 6hr<br>0x5: 7hr<br>0x6: 8hr<br>0x7: 10hr                                                                                                                                                                                |
| DISIBS     | 6     | BATT to SYS FET disable control to power cycle SYS. Auto cleared to 0.                                             | 0x0: BATT to SYS FET is controlled by the power path state machine.<br>0x1: SYS hard reset. QBAT FET is forced off, and SYS is discharged for 150ms.                                                                                                                              |
| WDTEN      | 4     | Watchdog timer enable.                                                                                             | 0x0: WDTEN disabled.<br>0x1: WDTEN enabled.                                                                                                                                                                                                                                       |
| MODE       | 3:0   | Smart power selector configuration.                                                                                | 0x0, 0x1: Battery Only. Buck is off.<br>0x4: Charger disabled. Buck is on to supply SYS.<br>0x5: Charger is controlled by step/JEITA charging algorithm.<br>0x8, 0x9: Reverse Boost to BYP.<br>0xA, 0xB: OTG to CHGIN.<br>0x2, 0x3, 0x6, 0x7, 0xC, 0xD, 0xE, 0xF: N/A. No change. |

## nChgConfig1 (0xD1)

| BIT         | 15            | 14           | 13 | 12 | 11           | 10 | 9 | 8 |
|-------------|---------------|--------------|----|----|--------------|----|---|---|
| Field       | –             | MINVSYS[2:0] |    |    | B2SOVRC[3:0] |    |   |   |
| Reset       | –             | 0b101        |    |    | 0xE          |    |   |   |
| Access Type | –             | Write, Read  |    |    | Write, Read  |    |   |   |
|             |               |              |    |    |              |    |   |   |
| BIT         | 7             | 6            | 5  | 4  | 3            | 2  | 1 | 0 |
| Field       | OTG_ILIM[1:0] |              | –  | –  | –            | –  | – | – |
| Reset       | 0b11          |              | –  | –  | –            | –  | – | – |
| Access Type | Write, Read   |              | –  | –  | –            | –  | – | – |

| BITFIELD | BITS  | DESCRIPTION                                   | DECODE                                                                                                                                                                                                                                               |
|----------|-------|-----------------------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| MINVSYS  | 14:12 | Minimum system regulation voltage.            | 0x0: 3.0V<br>0x1: 3.1V<br>0x2: 3.2V<br>0x3: 3.3V<br>0x4: 3.4V<br>0x5: 3.5V<br>0x6: 3.6V<br>0x7: 3.7V<br><br>Settings below 3.4V ends trickle charge at V <sub>BATT</sub> 2.7V.<br>Settings above 3.4V ends trickle charge at V <sub>BATT</sub> 3.1V. |
| B2SOVRC  | 11:8  | BATT to SYS discharge over-current threshold. | 0x0: Disabled<br>0x1: 3.0A<br>0x2: 3.5A<br>0x3: 4.0A<br>0x4: 4.2A<br>0x5: 4.4A<br>0x6: 4.5A<br>0x7: 4.6A<br>0x8: 4.8A<br>0x9: 5.0A<br>0xa: 5.2A<br>0xb: 5.4A<br>0xc: 5.6A<br>0xd: 5.8A<br>0xe: 6.0A<br>0xf: 6.2A                                     |
| OTG_ILIM | 7:6   | CHGIN output current limit.                   | 0x0: 0.5A<br>0x1: 0.9A<br>0x2: 1.2A<br>0x3: 1.5A                                                                                                                                                                                                     |

**nChgConfig2 (0xD2)**

| BIT         | 15          | 14           | 13 | 12          | 11 | 10          | 9           | 8           |
|-------------|-------------|--------------|----|-------------|----|-------------|-------------|-------------|
| Field       | WD_QBATOFF  | REGTEMP[3:0] |    |             |    | FSW[1:0]    |             | FSHIP_MODE  |
| Reset       | 0b0         | 0x9          |    |             |    | 0b10        |             | 0b0         |
| Access Type | Write, Read | Write, Read  |    |             |    | Write, Read |             | Write, Read |
|             |             |              |    |             |    |             |             |             |
| BIT         | 7           | 6            | 5  | 4           | 3  | 2           | 1           | 0           |
| Field       | B2SOVRC_DTC | SLOWLX[1:0]  |    | DIS_AICL    | –  | –           | WDTCLR[1:0] |             |
| Reset       | 0b0         | 0b00         |    | 0b0         | –  | –           | 0b00        |             |
| Access Type | Write, Read | Write, Read  |    | Write, Read | –  | –           | Write, Read |             |

| BITFIELD   | BITS | DESCRIPTION                                | DECODE                                                       |
|------------|------|--------------------------------------------|--------------------------------------------------------------|
| WD_QBATOFF | 15   | QBAT FET control under watchdog condition. | 0x0: When watchdog timer expires, turn off only the charger. |



| BITFIELD    | BITS  | DESCRIPTION                                                                                                                                                                               | DECODE                                                                                                                                |
|-------------|-------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------------------------------------------------------------------------------------------------------------------------------------|
|             |       |                                                                                                                                                                                           | 0x1: When watchdog timer expires, turn off buck, charger, QBAT switch and cycle SYS power for 150ms.                                  |
| REGTEMP     | 14:11 | Junction temperature thermal regulation. The charger's target current limit starts to foldback, and the TREG bit is set if the junction temperature is greater than the REGTEMP setpoint. | 0x0: 85°C<br>0x1: 90°C<br>0x2: 95°C<br>0x3: 100°C<br>0x4: 105°C<br>0x5: 110°C<br>0x6: 115°C<br>0x7: 120°C<br>0x8: 125°C<br>0x9: 130°C |
| FSW         | 10:9  | Switching frequency options.                                                                                                                                                              | 0x0: 3MHz<br>0x1: 2MHz<br>0x2: 1.5MHz<br>0x3: Reserved                                                                                |
| FSHIP_MODE  | 8     | Factory ship mode.                                                                                                                                                                        | 0x0: No factory ship mode.<br>0x1: Send MAX77972 in factory ship mode in up to 175.8ms.                                               |
| B2SOVRC_DTC | 7     | BAT to SYS over-current protection debounce time.                                                                                                                                         | 0x0: 6ms (minimum)<br>0x1: 100ms (minimum)                                                                                            |
| SLOWLX      | 6:5   | LX slope control options.                                                                                                                                                                 | 0x0: Fastest LX slope without control.<br>0x1: Slower LX slope.<br>0x2: Further slower LX slope.<br>0x3: Slowest LX slope.            |
| DIS_AICL    | 4     | Disable AICL                                                                                                                                                                              | 0x0: AICL loop is not disabled.<br>0x1: AICL loop is disabled.                                                                        |
| WDTCLR      | 1:0   | Watchdog timer clear. Writing 0x1 to clear the watchdog timer when the watchdog timer is enabled. The watchdog timer needs to be clear periodically within the 80s.                       | 0x0, 0x2, or 0x3: The watchdog timer is not cleared.<br>0x1: The watchdog timer is cleared.                                           |

## nChgConfig3 (0xD3)

| BIT         | 15          | 14              | 13 | 12 | 11 | 10 | 9 | 8 |
|-------------|-------------|-----------------|----|----|----|----|---|---|
| Field       | —           | VBYPSET[6:0]    |    |    |    |    |   |   |
| Reset       | —           | 0b0000001       |    |    |    |    |   |   |
| Access Type | —           | Write, Read     |    |    |    |    |   |   |
|             |             |                 |    |    |    |    |   |   |
| BIT         | 7           | 6               | 5  | 4  | 3  | 2  | 1 | 0 |
| Field       | Reserved    | CHGIN_ILIM[6:0] |    |    |    |    |   |   |
| Reset       | 0b0         | 0b0010011       |    |    |    |    |   |   |
| Access Type | Write, Read | Write, Read     |    |    |    |    |   |   |

| BITFIELD   | BITS | DESCRIPTION                                                                                                              | DECODE                                                                   |
|------------|------|--------------------------------------------------------------------------------------------------------------------------|--------------------------------------------------------------------------|
| VBYPSET    | 14:8 | VBYP target output voltage in reverse boost mode.                                                                        | 0: 5.0V<br>1: 5.1V<br>2: 5.2V<br>3: 5.3V<br>4: 5.4V<br>0x5 to 0x3f: 5.5V |
| Reserved   | 7    | Reserved, do not modify, keep this at 0x0.                                                                               | Reserved                                                                 |
| CHGIN_ILIM | 6:0  | CHGIN input current limit. 7-bit adjustment from 100mA to 3.2A in 25mA steps. Note that the first 4 codes are all 100mA. | 0x0 to 0x3: 100mA<br>0x4 to 0x7F: (CHGIN_ILIM + 1) x 25mA                |

## nChgConfig4 (0xD4)

| BIT         | 15               | 14              | 13          | 12              | 11          | 10             | 9 | 8           |
|-------------|------------------|-----------------|-------------|-----------------|-------------|----------------|---|-------------|
| Field       | CHGIN_INLIM_Gate | SDPMaxCurr[1:0] |             | CDPMaxCurr      | DCDCpl      | DCPDet3A       | – | CHGDETEN    |
| Reset       | 0b0              | 0b00            |             | 0b0             | 0b1         | 0b0            | – | 0b1         |
| Access Type | Write, Read      | Write, Read     |             | Write, Read     | Write, Read | Write, Read    | – | Write, Read |
|             |                  |                 |             |                 |             |                |   |             |
| BIT         | 7                | 6               | 5           | 4               | 3           | 2              | 1 | 0           |
| Field       | NO_AUTOISSET     | DATAMUX         | Reserved    | VCHGIN_REG[1:0] |             | INLIM_CLK[1:0] |   | DISKIP      |
| Reset       | 0b0              | 0b0             | 0b1         | 0b00            |             | 0b10           |   | 0b0         |
| Access Type | Write, Read      | Write, Read     | Write, Read | Write, Read     |             | Write, Read    |   | Write, Read |

| BITFIELD         | BITS  | DESCRIPTION                                                             | DECODE                                                                                                                                                              |
|------------------|-------|-------------------------------------------------------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| CHGIN_INLIM_Gate | 15    | CHGIN_INLIM control options.                                            | 0x0: No gating of CHGIN_INLIM setting by BC1.2 FSM.<br>0x1: Gate changes in CHGIN_ILIM until BC1.2 FSM is completed.                                                |
| SDPMaxCurr       | 14:13 | SDP non-standard Type-C cable control. Requires CHGIN_INLIM_Gate = 0x1. | 0x0: No modification of CHGIN_INLIM.<br>0x1: CHGIN_INLIM = 500mA (0x0F).<br>0x2: CHGIN_INLIM = 1A (0x1E).<br>0x3: CHGIN_INLIM = 1.5A (0x2D).                        |
| CDPMaxCurr       | 12    | CDP non-standard Type-C control. Requires CHGIN_INLIM_Gate = 0x1.       | 0x0: No modification of CHGIN_INLIM.<br>0x1: CHGIN_INLIM = 1.5A (0x2D).                                                                                             |
| DCDCpl           | 11    | Data contact detection time out.                                        | 0x0: 2s<br>0x1: 900ms                                                                                                                                               |
| DCPDet3A         | 10    | 3A DCP Detection.                                                       | 0x0: DCPDet3A disabled.<br>0x1: DCPDet3A enabled.                                                                                                                   |
| CHGDETEN         | 8     | When set to 1, enables BC1.2.                                           | 0x0: BC1.2 does not run.<br>0x1: BC1.2 runs automatically when CHGIN is valid.                                                                                      |
| NO_AUTOISSET     | 7     | Disable USBC auto input current limit setting.                          | 0x0: The charger input current limit is set by the USBC register (USB_INLIM).<br>0x1: The charger input current limit is set by the charger register (CHGIN_INLIM). |

| BITFIELD   | BITS | DESCRIPTION                                                                                                                   | DECODE                                                                                                                                                                                                 |
|------------|------|-------------------------------------------------------------------------------------------------------------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| DATAMUX    | 6    | Set to 0 to enable the push button reset on the DATAMUX pin. Set to 1 to enable the USB data mux function on the DATAMUX pin. | 0x0: Push the button reset, and factory ship mode is on, DATAMUX is off.<br>0x1: DATAMUX on, push button reset off.                                                                                    |
| Reserved   | 5    | Reserved, Do not modify.                                                                                                      | Reserved                                                                                                                                                                                               |
| VCHGIN_REG | 4:3  | AICL loop CHGIN voltage threshold. The CHGIN to GND Minimum Turn-On Threshold (VCHGIN_UVLO) also scales with this adjustment. | 0x0: VCHGIN_REG = 4.5V and VCHGIN_UVLO = 4.7V.<br>0x1: VCHGIN_REG = 4.6V and VCHGIN_UVLO = 4.8V.<br>0x2: VCHGIN_REG = 4.7V and VCHGIN_UVLO = 4.9V.<br>0x3: VCHGIN_REG = 4.85V and VCHGIN_UVLO = 5.05V. |
| INLIM_CLK  | 2:1  | Input current limit soft start clock.                                                                                         | 0x0: 8μs<br>0x1: 256μs<br>0x2: 1024μs<br>0x3: 4096μs                                                                                                                                                   |
| DISKIP     | 0    | Charger skip mode disable.                                                                                                    | 0x0: Auto skip mode.<br>0x1: Disable skip mode.                                                                                                                                                        |

## nChgConfig5 (0xD5)

| BIT         | 15 | 14 | 13 | 12 | 11          | 10          | 9           | 8           |
|-------------|----|----|----|----|-------------|-------------|-------------|-------------|
| Field       | –  | –  | –  | –  | –           | –           | –           | –           |
| Reset       | –  | –  | –  | –  | –           | –           | –           | –           |
| Access Type | –  | –  | –  | –  | –           | –           | –           | –           |
|             |    |    |    |    |             |             |             |             |
| BIT         | 7  | 6  | 5  | 4  | 3           | 2           | 1           | 0           |
| Field       | –  | –  | –  | –  | RestartChg  | DeepShip    | ChgEnable   | CCDetEn     |
| Reset       | –  | –  | –  | –  | 0b0         | 0b0         | 0b1         | 0b0         |
| Access Type | –  | –  | –  | –  | Write, Read | Write, Read | Write, Read | Write, Read |

| BITFIELD   | BITS | DESCRIPTION                              | DECODE                                                                                                                                              |
|------------|------|------------------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------|
| RestartChg | 3    | Restart step charging from step 0.       | 0x0: No step charging restart.<br>0x1: Restart step charging from step 0 within 176ms. Auto clear to 0.                                             |
| DeepShip   | 2    | DeepShip mode.                           | 0x0: No DeepShip mode.<br>0x1: Enter DeepShip mode within 176ms.                                                                                    |
| ChgEnable  | 1    | Force charger to stop within upto 176ms. | 0x0: Disable charger (effective within 176ms).<br>0x1: Enable charger (effective within 176ms). JEITA and step-charging algorithm controls charger. |
| CCDetEn    | 0    | Enable CC pin detection                  | 0x0: CCDetEn disabled<br>0x1: CCDetEn enabled                                                                                                       |

**ChgDetails00 (0xD6)**

| BIT         | 15          | 14              | 13 | 12          | 11          | 10          | 9 | 8           |
|-------------|-------------|-----------------|----|-------------|-------------|-------------|---|-------------|
| Field       | AICL_OK     | CHGIN_OK        | –  | CHG_OK      | BAT_OK      | Reserved    | – | BYP_OK      |
| Reset       | 0b0         | 0b0             | –  | 0b0         | 0b0         | 0b0         | – | 0b0         |
| Access Type | Write, Read | Write, Read     | –  | Write, Read | Write, Read | Write, Read | – | Write, Read |
|             |             |                 |    |             |             |             |   |             |
| BIT         | 7           | 6               | 5  | 4           | 3           | 2           | 1 | 0           |
| Field       | –           | CHGIN_DTLS[1:0] |    | –           | –           | –           | – | CHGEN       |
| Reset       | –           | 0b00            |    | –           | –           | –           | – | 0b0         |
| Access Type | –           | Write, Read     |    | –           | –           | –           | – | Write, Read |

| BITFIELD   | BITS | DESCRIPTION                   | DECODE                                                                                                                                                                                                                                                                                                                           |
|------------|------|-------------------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| AICL_OK    | 15   | AICL loop status indicator.   | 0x0: AICL mode.<br>0x1: Not in AICL mode.                                                                                                                                                                                                                                                                                        |
| CHGIN_OK   | 14   | CHGIN input status indicator. | 0x0: CHGIN voltage is invalid.<br>0x1: CHGIN voltage is valid.                                                                                                                                                                                                                                                                   |
| CHG_OK     | 12   | Charger status indicator.     | 0x0: Charger is suspended : 1. CHGEN pin low; 2. Charger time out; 3. Thermal shutdown; 4. Watchdog timer expires.<br>0x1: Charger is charging or charger is turned off. charger can be turned off with conditions: 1. nChgConfig5.ChgEnable bit is set to 0; 2. Battery is full; 3. TooHot/TooCold charger suspension.          |
| BAT_OK     | 11   | Battery status indicator.     | 0x0: BAT_DTLS is not 0x3, 0x4, 0x7.<br>0x1: BAT_DTLS is 0x3, 0x4 or 0x7.                                                                                                                                                                                                                                                         |
| Reserved   | 10   | Reserved, Do not modify.      | Reserved                                                                                                                                                                                                                                                                                                                         |
| BYP_OK     | 8    | Bypass status indicator.      | 0x0: BYP_DTLS is not 0x0.<br>0x1: BYP_DTLS is 0x0.                                                                                                                                                                                                                                                                               |
| CHGIN_DTLS | 6:5  | Charger input status          | 0x0: VCHGIN is invalid.VCHGIN rising: VCHGIN < VCHGIN_UVLO. VCHGIN falling: VCHGIN < VCHGIN_REG (AICL).<br>0x1: VCHGIN is invalid.VCHGIN < VSYS + 0.2V and VCHGIN > VCHGIN_UVLO.<br>0x2: VCHGIN is invalid.VCHGIN > VCHGIN_OVLO.<br>0x3: VCHGIN is valid.VCHGIN > VCHGIN_UVLO and VCHGIN > VSYS + 0.2V and VCHGIN < VCHGIN_OVLO. |
| CHGEN      | 0    | ChgEn pin status.             | 0x0: ChgEn pin low.<br>0x1: ChgEn pin high.                                                                                                                                                                                                                                                                                      |

**ChgDetails01 (0xD7)**

| BIT   | 15   | 14            | 13 | 12 | 11            | 10 | 9 | 8 |
|-------|------|---------------|----|----|---------------|----|---|---|
| Field | TREG | BAT_DTLS[2:0] |    |    | CHG_DTLS[3:0] |    |   |   |
| Reset | 0b0  | 0b000         |    |    | 0x0           |    |   |   |

| Access Type | Write, Read | Write, Read |   |   | Write, Read   |   |   |   |
|-------------|-------------|-------------|---|---|---------------|---|---|---|
|             |             |             |   |   |               |   |   |   |
| BIT         | 7           | 6           | 5 | 4 | 3             | 2 | 1 | 0 |
| Field       | BAT_dis_OC  | –           | – | – | BYP_DTLS[3:0] |   |   |   |
| Reset       | 0b0         | –           | – | – | 0x0           |   |   |   |
| Access Type | Write, Read | –           | – | – | Write, Read   |   |   |   |

| BITFIELD   | BITS  | DESCRIPTION                                                                                                      | DECODE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |
|------------|-------|------------------------------------------------------------------------------------------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| TREG       | 15    | Temperature regulation status.                                                                                   | 0x0: The junction temperature is less than the threshold set by nChgConfig2.REGTEMP and the full charge current limit are available.<br>0x1: The junction temperature is greater than the threshold set by nChgConfig2.REGTEMP and the charge current limit may be folded back to reduce power dissipation.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |
| BAT_DTLS   | 14:12 | Battery details.                                                                                                 | 0x0: CHGEN pin is pulled low.<br>0x1: $V_{BATT} < V_{TRICKLE}$ . This condition is also reported in the CHG_DTLS as 0x0.<br>0x2: The battery is taking longer than expected to charge. This could be due to high system currents, an old battery, a damaged battery or something else. Charging has been suspended, and the charger is in its timer fault mode. This condition is also reported in the CHG_DTLS as 0x06.<br>0x3: The battery is okay, and its voltage is greater than the minimum system voltage, QBAT FET is on, and $V_{SYS}$ is approximately equal to $V_{BATT}$ .<br>0x4: The battery is okay, but its voltage is low: $V_{TRICKLE} < V_{BATT} < V_{SYSMIN}$ . QBAT is operating like an LDO to regulate $V_{SYS}$ to nChgConfig1.MINVSYS.<br>0x5: The battery voltage has been greater than the battery overvoltage flag threshold (ChargingVoltage + 200mV) for the last 30ms. Note that this flag is only generated when there is a valid CHGIN input.<br>0x7: Battery only. |
| CHG_DTLS   | 11:8  | Charger details                                                                                                  | 0x0: Charger is in dead-battery prequalification or low-battery prequalification mode. $V_{BATT} < V_{TRICKLE}$ and $T_J < T_{SHDN}$ .<br>0x1: The charger is in fast-charge constant current mode. $V_{TRICKLE} < V_{BATT} < V_{BATTREG}$ and $T_J < T_{SHDN}$ .<br>0x2: The charger is in fast-charge constant voltage mode. $V_{BATT} = \text{ChargingVoltage}$ and $T_J < T_{SHDN}$ .<br>0x6: Charger timer fault.<br>0x7: CHGEN pin is low.<br>0x8: The charger is off, the charger input is invalid and/or the charger is disabled.<br>0x9: The charger is in reverse boost mode and supplies power from the battery to the BYP pin.<br>0xA: Charger under die overtemperature protection. $T_J > T_{SHDN}$ .<br>0xB: The charger is off because the watchdog timer expired.<br>0xF: The charger is in OTG mode and supplies power from the battery to CHGIN.<br>Other: Reserved.                                                                                                              |
| BAT_dis_OC | 7     | Battery over-discharge protection (discharge current > 6A by default). Stay set to 1 until AP writes 0 to clear. | 0x0: Battery over-discharge not detected.<br>0x1: Battery over-discharge detected. Write 0 to BAT_dis_OC to clear.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |

| BITFIELD | BITS | DESCRIPTION                   | DECODE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
|----------|------|-------------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| BYP_DTLS | 3:0  | BYP and revers boost details. | 0: The BYP node is okay.<br>1: The BYP to CHGIN switch (OTG switch) current limit was reached within the last 37.5ms. The current limit is set by nChgConfig1.OTG_ILIM. Valid only in OTG mode (nChgConfig0.MODE = 0xA or 0xB). Write BYP_DTLS[1] to 0 to clear the fault.<br>2: The BYP reverse boost converter overcurrent and condition persists for 30ms.<br>4: The BYP buck converter has a negative overcurrent.<br>8: VBYP reached the VBYPSET target in reverse boost mode.<br>Other: Reserved. |

## UsbDetails (0xD8)

| BIT         | 15 | 14             | 13 | 12            | 11 | 10 | 9            | 8 |
|-------------|----|----------------|----|---------------|----|----|--------------|---|
| Field       | –  | CHGTYP[1:0]    |    | PRCHGTYP[2:0] |    |    | CC_CURR[1:0] |   |
| Reset       | –  | 0b00           |    | 0b000         |    |    | 0b00         |   |
| Access Type | –  | Write, Read    |    | Write, Read   |    |    | Write, Read  |   |
|             |    |                |    |               |    |    |              |   |
| BIT         | 7  | 6              | 5  | 4             | 3  | 2  | 1            | 0 |
| Field       | –  | USB_INLIM[6:0] |    |               |    |    |              |   |
| Reset       | –  | 0b0000000      |    |               |    |    |              |   |
| Access Type | –  | Write, Read    |    |               |    |    |              |   |

| BITFIELD  | BITS  | DESCRIPTION                                    | DECODE                                                                                                                                                                               |
|-----------|-------|------------------------------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| CHGTYP    | 14:13 | Readback BC1.2 standard adaptor detection.     | 0x0: No adaptor found.<br>0x1: SDP (500mA input current).<br>0x2: CDP (1.5A input current).<br>0x3: DCP (1.5A input current).                                                        |
| PRCHGTYP  | 12:10 | Readback type of proprietary adaptor detected. | 0x0: No proprietary charger.<br>0x1: Samsung 2A.<br>0x2: Apple 500mA.<br>0x3: Apple 1A.<br>0x4: Apple 2A.<br>0x5: Apple 12W (Input current = 2.5A).<br>0x6: DCP 3A.<br>0x7: Unknown. |
| CC_CURR   | 9:8   | Readback CC current capability detection.      | 0x0: Not connected.<br>0x1: 0.5A<br>0x2: 1.5A<br>0x3: 3.0A                                                                                                                           |
| USB_INLIM | 6:0   | Readback USB adaptor input current limit.      | 0x13: 0.5A<br>0x27: 1.0A<br>0x3b: 1.5A<br>0x4f: 2.0A<br>0x5f: 2.4A<br>0x77: 3.0A                                                                                                     |

**VByp (0xDB)**

| BIT         | 15          | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
|-------------|-------------|----|----|----|----|----|---|---|
| Field       | VByp[15:8]  |    |    |    |    |    |   |   |
| Reset       | 0x0000      |    |    |    |    |    |   |   |
| Access Type | Write, Read |    |    |    |    |    |   |   |
|             |             |    |    |    |    |    |   |   |
| BIT         | 7           | 6  | 5  | 4  | 3  | 2  | 1 | 0 |
| Field       | VByp[7:0]   |    |    |    |    |    |   |   |
| Reset       | 0x0000      |    |    |    |    |    |   |   |
| Access Type | Write, Read |    |    |    |    |    |   |   |

| BITFIELD | BITS | DESCRIPTION                    | DECODE                                                                                                                                 |
|----------|------|--------------------------------|----------------------------------------------------------------------------------------------------------------------------------------|
| VByp     | 15:0 | The ADC output of BYP voltage. | Type = voltage<br>Scalar = 0.625<br>Lsbunit = mV<br>Offset = 0.0<br>Signed = False<br>MaximumScaled = 40959.375<br>MinimumScaled = 0.0 |

**Command (0xE0)**

| BIT         | 15               | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
|-------------|------------------|----|----|----|----|----|---|---|
| Field       | CMD[15:8]        |    |    |    |    |    |   |   |
| Reset       | 0x0000           |    |    |    |    |    |   |   |
| Access Type | Write, Read, Ext |    |    |    |    |    |   |   |
|             |                  |    |    |    |    |    |   |   |
| BIT         | 7                | 6  | 5  | 4  | 3  | 2  | 1 | 0 |
| Field       | CMD[7:0]         |    |    |    |    |    |   |   |
| Reset       | 0x0000           |    |    |    |    |    |   |   |
| Access Type | Write, Read, Ext |    |    |    |    |    |   |   |

| BITFIELD | BITS | DESCRIPTION                                      | DECODE                                               |
|----------|------|--------------------------------------------------|------------------------------------------------------|
| CMD      | 15:0 | Command register to issue reset/wakeup commands. | 0x000F: Hardware reset.<br>0xC400: Same as SOFT_POR. |

**USR (0xE1)**

| BIT         | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8                   |
|-------------|----|----|----|----|----|----|---|---------------------|
| Field       | –  | –  | –  | –  | –  | –  | – | –                   |
| Reset       | –  | –  | –  | –  | –  | –  | – | –                   |
| Access Type | –  | –  | –  | –  | –  | –  | – | –                   |
|             |    |    |    |    |    |    |   |                     |
| BIT         | 7  | 6  | 5  | 4  | 3  | 2  | 1 | 0                   |
| Field       | –  | –  | –  | –  | –  | –  | – | NLOCK               |
| Reset       | –  | –  | –  | –  | –  | –  | – | 0b1                 |
| Access Type | –  | –  | –  | –  | –  | –  | – | Write, Read,<br>Ext |

| BITFIELD | BITS | DESCRIPTION                                                                                                                           | DECODE                           |
|----------|------|---------------------------------------------------------------------------------------------------------------------------------------|----------------------------------|
| NLOCK    | 0    | Lock for the non-volatile portion of the RAM. Write 0 twice consecutively to set it to 0. Write 1 twice consecutively to set it to 1. | 0x0: Not locked.<br>0x1: Locked. |

**VFOCV (0xFB)**

| BIT         | 15          | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
|-------------|-------------|----|----|----|----|----|---|---|
| Field       | VFOCV[15:8] |    |    |    |    |    |   |   |
| Reset       | 0x0000      |    |    |    |    |    |   |   |
| Access Type | Read Only   |    |    |    |    |    |   |   |
|             |             |    |    |    |    |    |   |   |
| BIT         | 7           | 6  | 5  | 4  | 3  | 2  | 1 | 0 |
| Field       | VFOCV[7:0]  |    |    |    |    |    |   |   |
| Reset       | 0x0000      |    |    |    |    |    |   |   |



|                    |           |
|--------------------|-----------|
| <b>Access Type</b> | Read Only |
|--------------------|-----------|

| BITLEVEL | BITS | DESCRIPTION                                                                                                                             | DECODE                                                                                                                                         |
|----------|------|-----------------------------------------------------------------------------------------------------------------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------|
| VFOCV    | 15:0 | Calculated open-circuit voltage of the cell as determined by the voltage fuel gauge. This value is used in other internal calculations. | Type = voltage<br>Scalar = 78.125<br>Lsbunit = $\mu$ V<br>Offset = 0.0<br>signed = False<br>MaximumScaled = 5119921.875<br>MinimumScaled = 0.0 |

**VFSOC (0xFF)**

| BIT         | 15          | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
|-------------|-------------|----|----|----|----|----|---|---|
| Field       | VFSOC[15:8] |    |    |    |    |    |   |   |
| Reset       | 0x0000      |    |    |    |    |    |   |   |
| Access Type | Write, Read |    |    |    |    |    |   |   |
|             |             |    |    |    |    |    |   |   |
| BIT         | 7           | 6  | 5  | 4  | 3  | 2  | 1 | 0 |
| Field       | VFSOC[7:0]  |    |    |    |    |    |   |   |
| Reset       | 0x0000      |    |    |    |    |    |   |   |
| Access Type | Write, Read |    |    |    |    |    |   |   |

| BITLEVEL | BITS | DESCRIPTION                                                                            | DECODE                                                                                                                                        |
|----------|------|----------------------------------------------------------------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------|
| VFSOC    | 15:0 | Calculated present state-of-charge of the battery according to the voltage fuel gauge. | Type = percent<br>Scalar = 0.00390625<br>Lsbunit = %<br>Offset = 0.0<br>signed = False<br>MaximumScaled = 255.99609375<br>MinimumScaled = 0.0 |

**FG\_DEBUG\_MAP**

Device address (8-bit): 0x6E

Device address (7-bit): 0x37

| ADDRESS  | NAME                             | MSB            |                   |           |                  |                     |                |   | LSB   |
|----------|----------------------------------|----------------|-------------------|-----------|------------------|---------------------|----------------|---|-------|
| FG_DEBUG |                                  |                |                   |           |                  |                     |                |   |       |
| 0x19D    | <a href="#">nFilterCfg[15:8]</a> | –              | –                 | TEMP[2:0] |                  |                     | MIX[3:1]       |   |       |
|          | <a href="#">nFilterCfg[7:0]</a>  | MIX[0]         | VOLT[2:0]         |           |                  | CURR[3:0]           |                |   |       |
| 0x1A6    | <a href="#">nRComp0[15:8]</a>    | nRComp0[15:8]  |                   |           |                  |                     |                |   |       |
|          | <a href="#">nRComp0[7:0]</a>     | nRComp0[7:0]   |                   |           |                  |                     |                |   |       |
| 0x1A7    | <a href="#">nTempCo[15:8]</a>    | nTempCo[15:8]  |                   |           |                  |                     |                |   |       |
|          | <a href="#">nTempCo[7:0]</a>     | nTempCo[7:0]   |                   |           |                  |                     |                |   |       |
| 0x1AB    | <a href="#">nRGain[15:8]</a>     | RGain1[7:0]    |                   |           |                  |                     |                |   |       |
|          | <a href="#">nRGain[7:0]</a>      | RGain2[3:0]    |                   |           |                  | SusToPeakRatio[3:0] |                |   |       |
| 0x1B6    | <a href="#">nRelaxCfg[15:8]</a>  | LOAD[6:0]      |                   |           |                  |                     |                |   | dV[4] |
|          | <a href="#">nRelaxCfg[7:0]</a>   | dV[3:0]        |                   |           |                  | dt[3:0]             |                |   |       |
| 0x1B7    | <a href="#">nConvgCfg[15:8]</a>  | RepLow[3:0]    |                   |           |                  | VoltLowOff[4:1]     |                |   |       |
|          | <a href="#">nConvgCfg[7:0]</a>   | VoltLowOff[0]  | MinSlopeX[3:0]    |           |                  | RepL_per_stage[2:0] |                |   |       |
| 0x1BA    | <a href="#">nNVCfg2[15:8]</a>    | –              | enSC              | –         | –                | –                   | –              | – | –     |
|          | <a href="#">nNVCfg2[7:0]</a>     | –              | –                 | –         | –                | –                   | –              | – | –     |
| 0x1BB    | <a href="#">nHibCfg[15:8]</a>    | EnHib          | HibEnterTime[2:0] |           |                  | HibThreshold[3:0]   |                |   |       |
|          | <a href="#">nHibCfg[7:0]</a>     | –              | –                 | –         | HibExitTime[1:0] |                     | HibScalar[2:0] |   |       |
| 0x1C2    | <a href="#">nChgCfg0[15:8]</a>   | StepChgMode    | –                 | –         | –                | –                   | –              | – | –     |
|          | <a href="#">nChgCfg0[7:0]</a>    | –              | –                 | –         | –                | –                   | –              | – | –     |
| 0x1C4    | <a href="#">nStepCurr[15:8]</a>  | StepCurr4[3:0] |                   |           |                  | StepCurr3[3:0]      |                |   |       |
|          | <a href="#">nStepCurr[7:0]</a>   | StepCurr2[3:0] |                   |           |                  | StepCurr1[3:0]      |                |   |       |
| 0x1C5    | <a href="#">nStepVolt[15:8]</a>  | StepVolt0[3:0] |                   |           |                  | StepVolt1[3:0]      |                |   |       |
|          | <a href="#">nStepVolt[7:0]</a>   | StepVolt2[3:0] |                   |           |                  | StepVolt3[3:0]      |                |   |       |
| 0x1C7    | <a href="#">nAlrtCfg[15:8]</a>   | –              | –                 | –         | –                | –                   | –              | – | –     |
|          | <a href="#">nAlrtCfg[7:0]</a>    | –              | –                 | –         | –                | –                   | Edge           | – | –     |
| 0x1C8    | <a href="#">nCGain[15:8]</a>     | CGain[9:2]     |                   |           |                  |                     |                |   |       |

| ADDRESS | NAME                                 | MSB                  |                |                |                     |                      |                     |          | LSB      |
|---------|--------------------------------------|----------------------|----------------|----------------|---------------------|----------------------|---------------------|----------|----------|
|         | <a href="#">nCGain[7:0]</a>          | CGain[1:0]           |                | COff[5:0]      |                     |                      |                     |          |          |
| 0x1C9   | <a href="#">nADCCfg[15:8]</a>        | Reserved[2:0]        |                |                | –                   | Reserved             | Reserved            | Reserved | Reserved |
|         | <a href="#">nADCCfg[7:0]</a>         | R100                 | –              | –              | ThEn                | –                    | RsnsEn              | Reserved | Reserved |
| 0x1CA   | <a href="#">nThermCfg[15:8]</a>      | nThermCfg[15:8]      |                |                |                     |                      |                     |          |          |
|         | <a href="#">nThermCfg[7:0]</a>       | nThermCfg[7:0]       |                |                |                     |                      |                     |          |          |
| 0x1CC   | <a href="#">nVChgCfg1[15:8]</a>      | WarmChargeVolt[3:0]  |                |                |                     | RoomChargeVolt[7:4]  |                     |          |          |
|         | <a href="#">nVChgCfg1[7:0]</a>       | RoomChargeVolt[3:0]  |                |                |                     | CoolChargeVolt[3:0]  |                     |          |          |
| 0x1CD   | <a href="#">nVChgCfg2[15:8]</a>      | Hot2ChargeVolt[3:0]  |                |                |                     | Hot1ChargeVolt[3:0]  |                     |          |          |
|         | <a href="#">nVChgCfg2[7:0]</a>       | Cold1ChargeVolt[3:0] |                |                |                     | Cold2ChargeVolt[3:0] |                     |          |          |
| 0x1CE   | <a href="#">nIChgCfg1[15:8]</a>      | WarmChargeCurr[4:0]  |                |                |                     |                      | RoomChargeCurr[5:3] |          |          |
|         | <a href="#">nIChgCfg1[7:0]</a>       | RoomChargeCurr[2:0]  |                |                | CoolChargeCurr[4:0] |                      |                     |          |          |
| 0x1CF   | <a href="#">nIChgCfg2[15:8]</a>      | Hot2ChargeCurr[3:0]  |                |                |                     | Hot1ChargeCurr[3:0]  |                     |          |          |
|         | <a href="#">nIChgCfg2[7:0]</a>       | Cold1ChargeVolt[3:0] |                |                |                     | Cold2ChargeCurr[3:0] |                     |          |          |
| 0x1D1   | <a href="#">nTPrtTh1[15:8]</a>       | Tcold2[3:0]          |                |                |                     | Tcold1[3:0]          |                     |          |          |
|         | <a href="#">nTPrtTh1[7:0]</a>        | Tcool[3:0]           |                |                |                     | Troom[3:0]           |                     |          |          |
| 0x1D5   | <a href="#">nTPrtTh2[15:8]</a>       | Ttoohot[3:0]         |                |                |                     | Thot2[3:0]           |                     |          |          |
|         | <a href="#">nTPrtTh2[7:0]</a>        | Thot1[3:0]           |                |                |                     | Twarm[3:0]           |                     |          |          |
| 0x1D6   | <a href="#">nProtMiscTh[15:8]</a>    | –                    | –              | –              | –                   | –                    | –                   | –        | –        |
|         | <a href="#">nProtMiscTh[7:0]</a>     | CurrDet[3:0]         |                |                |                     | –                    | –                   | –        | –        |
| 0x1D7   | <a href="#">nProtCfg[15:8]</a>       | –                    | –              | FullEn         | –                   | –                    | –                   | –        | –        |
|         | <a href="#">nProtCfg[7:0]</a>        | –                    | –              | –              | –                   | –                    | –                   | –        | –        |
| 0x1DC   | <a href="#">nDelayCfg[15:8]</a>      | –                    | –              | FullTimer[2:0] |                     | –                    | –                   | –        | –        |
|         | <a href="#">nDelayCfg[7:0]</a>       | –                    | –              | –              | –                   | –                    | –                   | –        | –        |
| 0x1E1   | <a href="#">nScOcvLim[15:8]</a>      | OCV_Low_Lim[8:1]     |                |                |                     |                      |                     |          |          |
|         | <a href="#">nScOcvLim[7:0]</a>       | OCV_Low_Lim[0]       | OCV_Delta[6:0] |                |                     |                      |                     |          |          |
| 0x1E3   | <a href="#">nDesignVoltage[15:8]</a> | Vmins[7:0]           |                |                |                     |                      |                     |          |          |

| ADDRESS | NAME                                | MSB |   |   |   |   |   |   | LSB |
|---------|-------------------------------------|-----|---|---|---|---|---|---|-----|
|         | <a href="#">nDesignVoltage[7:0]</a> | –   | – | – | – | – | – | – | –   |

## Register Details

### [nFilterCfg \(0x19D\)](#)

The nFilterCfg register sets the averaging time period for all A/D readings, for mixing OCV results and coulomb count results. It is recommended that these values are not changed unless absolutely required by the application. Table 14 shows the FilterCfg register format.

| BIT         | 15          | 14          | 13          | 12 | 11          | 10          | 9 | 8 |
|-------------|-------------|-------------|-------------|----|-------------|-------------|---|---|
| Field       | –           | –           | TEMP[2:0]   |    |             | MIX[3:1]    |   |   |
| Reset       | –           | –           | 0b001       |    |             | 0xD         |   |   |
| Access Type | –           | –           | Write, Read |    |             | Write, Read |   |   |
|             |             |             |             |    |             |             |   |   |
| BIT         | 7           | 6           | 5           | 4  | 3           | 2           | 1 | 0 |
| Field       | MIX[0]      | VOLT[2:0]   |             |    | CURR[3:0]   |             |   |   |
| Reset       | 0xD         | 0b010       |             |    | 0x4         |             |   |   |
| Access Type | Write, Read | Write, Read |             |    | Write, Read |             |   |   |

| BITFIELD | BITS  | DESCRIPTION                                                                                                          | DECODE                                                                    |
|----------|-------|----------------------------------------------------------------------------------------------------------------------|---------------------------------------------------------------------------|
| TEMP     | 13:11 | Sets the time constant for the AvgTA register. The default POR value of 0001b gives a time constant of 1.5min.       | $\text{AvgTA time constant} = 45\text{s} \times 2^{\text{TEMP}}$          |
| MIX      | 10:7  | Sets the time constant for the mixing algorithm. The default POR value of 1101b gives a time constant of 12.8 hours. | $\text{Mixing Period} = 45\text{s} \times 2^{(\text{MIX}-3)}$             |
| VOLT     | 6:4   | Sets the time constant for the AvgVCell register. The default POR value of 010b gives a time constant of 45.0s.      | $\text{AvgVCell time constant} = 45\text{s} \times 2^{(\text{VOLT}-2)}$   |
| CURR     | 3:0   | Sets the time constant for the AvgCurrent register. The default POR value of 0100b gives a time constant of 5.625s.  | $\text{AvgCurrent time constant} = 45\text{s} \times 2^{(\text{CURR}-7)}$ |

nRComp0 (0x1A6)

| BIT         | 15            | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
|-------------|---------------|----|----|----|----|----|---|---|
| Field       | nRComp0[15:8] |    |    |    |    |    |   |   |
| Reset       | 0x07A0        |    |    |    |    |    |   |   |
| Access Type | Write, Read   |    |    |    |    |    |   |   |
|             |               |    |    |    |    |    |   |   |
| BIT         | 7             | 6  | 5  | 4  | 3  | 2  | 1 | 0 |
| Field       | nRComp0[7:0]  |    |    |    |    |    |   |   |
| Reset       | 0x07A0        |    |    |    |    |    |   |   |
| Access Type | Write, Read   |    |    |    |    |    |   |   |

| BITFIELD | BITS | DESCRIPTION                                                                                                  |
|----------|------|--------------------------------------------------------------------------------------------------------------|
| nRComp0  | 15:0 | Critical characterization information to compute the open circuit voltage of a cell under loaded conditions. |

nTempCo (0x1A7)

| BIT         | 15            | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
|-------------|---------------|----|----|----|----|----|---|---|
| Field       | nTempCo[15:8] |    |    |    |    |    |   |   |
| Reset       | 0x223E        |    |    |    |    |    |   |   |
| Access Type | Write, Read   |    |    |    |    |    |   |   |
|             |               |    |    |    |    |    |   |   |
| BIT         | 7             | 6  | 5  | 4  | 3  | 2  | 1 | 0 |
| Field       | nTempCo[7:0]  |    |    |    |    |    |   |   |
| Reset       | 0x223E        |    |    |    |    |    |   |   |
| Access Type | Write, Read   |    |    |    |    |    |   |   |

| BITFIELD | BITS | DESCRIPTION                                                          |
|----------|------|----------------------------------------------------------------------|
| nTempCo  | 15:0 | Temperature compensation information for the nRComp0 register value. |

**nRGain (0x1AB)**

| BIT         | 15          | 14 | 13 | 12 | 11                  | 10 | 9 | 8 |
|-------------|-------------|----|----|----|---------------------|----|---|---|
| Field       | RGain1[7:0] |    |    |    |                     |    |   |   |
| Reset       | 0x80        |    |    |    |                     |    |   |   |
| Access Type | Write, Read |    |    |    |                     |    |   |   |
|             |             |    |    |    |                     |    |   |   |
| BIT         | 7           | 6  | 5  | 4  | 3                   | 2  | 1 | 0 |
| Field       | RGain2[3:0] |    |    |    | SusToPeakRatio[3:0] |    |   |   |
| Reset       | 0x8         |    |    |    | 0x0                 |    |   |   |
| Access Type | Write, Read |    |    |    | Write, Read         |    |   |   |

| BITFIELD       | BITS | DESCRIPTION                                                                                                    | DECODE                                                                                          |
|----------------|------|----------------------------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------------|
| RGain1         | 15:8 | Gain resistance used for maximum peak current and power calculation. The range of RGain1 is between 80~120%.   | $80\% + 0.15625\% \times \text{RGain1}$                                                         |
| RGain2         | 7:4  | Gain resistance used for sustained peak current and power calculation. The range of RGain2 is between 60~140%. | $60\% + 5\% \times \text{RGain2}$                                                               |
| SusToPeakRatio | 3:0  | Used to calculate the maximum ratio between SPPCurrent to MPPCurrent.                                          | $\text{SPPCurrent (MAX)} = \text{MPPCurrent} \times (0.75 - \text{SusToPeakRatio} \times 0.04)$ |

**nRelaxCfg (0x1B6)**

The RelaxCfg register defines how the IC detects if the cell is in a relaxed state.

| BIT         | 15          | 14 | 13 | 12 | 11      | 10 | 9 | 8           |
|-------------|-------------|----|----|----|---------|----|---|-------------|
| Field       | LOAD[6:0]   |    |    |    |         |    |   | dV[4]       |
| Reset       | 0b0000100   |    |    |    |         |    |   | 0b00011     |
| Access Type | Write, Read |    |    |    |         |    |   | Write, Read |
|             |             |    |    |    |         |    |   |             |
| BIT         | 7           | 6  | 5  | 4  | 3       | 2  | 1 | 0           |
| Field       | dV[3:0]     |    |    |    | dt[3:0] |    |   |             |
| Reset       | 0b00011     |    |    |    | 0x9     |    |   |             |

|                    |             |             |
|--------------------|-------------|-------------|
| <b>Access Type</b> | Write, Read | Write, Read |
|--------------------|-------------|-------------|

| BITFIELD | BITS | DESCRIPTION                                                                                                                                                                                                               | DECODE                                                                                                                                                  |
|----------|------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------|
| LOAD     | 15:9 | Sets the threshold against which the AvgCurrent register is compared. The AvgCurrent register must remain below this threshold value for the cell to be considered unloaded.                                              | Type = current<br>Scalar=5<br>Lsbunit = mA (10mΩ R <sub>SENSE</sub> )<br>Offset = 0.0<br>Signed = False<br>MaximumScaled = 635.0<br>MinimumScaled = 0.0 |
| dV       | 8:4  | Sets the threshold against which VCell is compared. If the cell's voltage changes by less than dV over two consecutive periods set by dT, it is considered relaxed.                                                       | Type = voltage<br>Scalar = 1.25<br>Lsbunit = mV<br>Offset = 0.0<br>Signed = False<br>MaximumScaled = 38.75<br>MinimumScaled = 0.0.                      |
| dt       | 3:0  | Sets the time period over which change in VCell is compared against nRelaxCfg.dV. If the cell voltage changes by less than nRelaxCfg.dV over two consecutive periods set by nRelaxCfg.dt, the cell is considered relaxed. | 0: Relaxation is never detected.<br>0x1 to 0xF: 175.8ms x 2 <sup>(dt - 1)</sup>                                                                         |

**nConvCfG (0x1B7)**

The nConvCfG register configures the operation of the converge-to-empty feature. Setting nConvCfG = 0x0000 disables the converge-to-empty functionality.

| BIT         | 15            | 14             | 13 | 12 | 11              | 10                  | 9 | 8 |
|-------------|---------------|----------------|----|----|-----------------|---------------------|---|---|
| Field       | RepLow[3:0]   |                |    |    | VoltLowOff[4:1] |                     |   |   |
| Reset       | 0x2           |                |    |    | 0b00100         |                     |   |   |
| Access Type | Write, Read   |                |    |    | Write, Read     |                     |   |   |
|             |               |                |    |    |                 |                     |   |   |
| BIT         | 7             | 6              | 5  | 4  | 3               | 2                   | 1 | 0 |
| Field       | VoltLowOff[0] | MinSlopeX[3:0] |    |    |                 | RepL_per_stage[2:0] |   |   |
| Reset       | 0b00100       | 0x8            |    |    |                 | 0b001               |   |   |
| Access Type | Write, Read   | Write, Read    |    |    |                 | Write, Read         |   |   |

| BITFIELD | BITS  | DESCRIPTION                                                   | DECODE                                                                                                                          |
|----------|-------|---------------------------------------------------------------|---------------------------------------------------------------------------------------------------------------------------------|
| RepLow   | 15:12 | Sets the threshold below which RepCap begins to bend upwards. | Type = percent<br>Scalar = 2.0<br>Lsbunit = %<br>Offset = 0.0<br>Signed = False<br>MaximumScaled = 30.0<br>MinimumScaled = 0.0. |

| BITFIELD       | BITS | DESCRIPTION                                                                                                                                                                                                                                                                 | DECODE                                                                                                                               |
|----------------|------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------------------------------------------------------------------------------------------------------------------------|
| VoltLowOff     | 11:7 | When the AvgVCell register value drops below the VEmpty + VoltLow threshold, RepCap begins to converge towards 0%.                                                                                                                                                          | Type = voltage<br>Scalar = 20.0<br>Lsbunit = mV<br>Offset = 0.0<br>Signed = False<br>MaximumScaled = 620.0<br>MinimumScaled = 0.0.   |
| MinSlopeX      | 6:3  | Sets the amount of slope-shallowing which occurs when RepSOC falls below RepLow.                                                                                                                                                                                            | Type = percent<br>Scalar = 0.0625<br>Lsbunit = %<br>Offset = 0.0<br>Signed = False<br>MaximumScaled = 0.9375<br>MinimumScaled = 0.0. |
| RepL_per_stage | 2:0  | Adjusts the RepLow threshold setting depending on the present learning stage using the following equation. This allows the RepLow threshold to be at higher levels for earlier learning states. RepLow Threshold = RepLow Field Setting + RemainingStages x RepL_per_stage. | Type = percent<br>Scalar = 1.0<br>Lsbunit = %<br>Offset = 0.0<br>Signed = False<br>MaximumScaled = 7.0<br>MinimumScaled = 0.0        |

**nNVCfg2 (0x1BA)**

| BIT         | 15 | 14          | 13 | 12 | 11 | 10 | 9 | 8 |
|-------------|----|-------------|----|----|----|----|---|---|
| Field       | –  | enSC        | –  | –  | –  | –  | – | – |
| Reset       | –  | 0b0         | –  | –  | –  | –  | – | – |
| Access Type | –  | Write, Read | –  | –  | –  | –  | – | – |
|             |    |             |    |    |    |    |   |   |
| BIT         | 7  | 6           | 5  | 4  | 3  | 2  | 1 | 0 |
| Field       | –  | –           | –  | –  | –  | –  | – | – |
| Reset       | –  | –           | –  | –  | –  | –  | – | – |
| Access Type | –  | –           | –  | –  | –  | –  | – | – |

| BITFIELD | BITS | DESCRIPTION                                                                                                                    | DECODE                                    |
|----------|------|--------------------------------------------------------------------------------------------------------------------------------|-------------------------------------------|
| enSC     | 14   | Enable special chemistry model. Set this bit to 1 if a special chemistry model is used. This bit enables the use of nScOcvLim. | 0x0: enSC disabled.<br>0x1: enSC enabled. |

**nHibCfg (0x1BB)**

The nHibCfg register controls hibernate mode functionality. The IC enters hibernate mode if the measured system current falls below the HibThreshold setting for longer than the HibEnterTime delay. While in hibernate mode, the IC reduces its operating current by slowing down its task period as defined by the HibScalar setting. The IC automatically



returns to an active mode of operation if current readings go above the HibThreshold setting for longer than the HibExitTime delay.

| BIT         | 15          | 14                | 13 | 12               | 11                | 10             | 9 | 8 |
|-------------|-------------|-------------------|----|------------------|-------------------|----------------|---|---|
| Field       | EnHib       | HibEnterTime[2:0] |    |                  | HibThreshold[3:0] |                |   |   |
| Reset       | 0b1         | 0b000             |    |                  | 0x9               |                |   |   |
| Access Type | Write, Read | Write, Read       |    |                  | Write, Read       |                |   |   |
|             |             |                   |    |                  |                   |                |   |   |
| BIT         | 7           | 6                 | 5  | 4                | 3                 | 2              | 1 | 0 |
| Field       | –           | –                 | –  | HibExitTime[1:0] |                   | HibScalar[2:0] |   |   |
| Reset       | –           | –                 | –  | 0b01             |                   | 0b001          |   |   |
| Access Type | –           | –                 | –  | Write, Read      |                   | Write, Read    |   |   |

| BITLEN       | BIT   | DESCRIPTION                                                                                                                                                                                                                                                                                                                                                                                                 | DECODE                                                                                                       |
|--------------|-------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------------------------------------------------------------------------------------------------|
| EnHib        | 15    | Enable Hibernate Mode. When set to 1, the IC enters hibernate mode if conditions are met. When set to 0, the IC always remains in active mode of operation.                                                                                                                                                                                                                                                 | 0x0: Hibernate disabled.<br>0x1: Hibernate enabled.                                                          |
| HibEnterTime | 14:12 | Sets the time period that consecutive current readings must remain below the HibThreshold value before the IC enters hibernate mode as defined by the following equation. The default HibEnterTime value of 000b causes the IC to enter hibernate mode if all current readings are below the HibThreshold for a period of 5.625 seconds, but the IC could enter hibernate mode as quickly as 2.812 seconds. | $2.812s \times 2^{(HibEnterTime)} < \text{Hibernate Mode Entry Time} < 2.812s \times 2^{(HibEnterTime + 1)}$ |
| HibThreshold | 11:8  | Sets the threshold level for entering or exiting hibernate mode. The threshold is calculated as a fraction of the full capacity of the cell.                                                                                                                                                                                                                                                                | $\text{Hibernate Mode Threshold(mA)} = (\text{FullCap(mAh)} / 0.8 \text{ hours}) / 2^{(HibThreshold)}$       |
| HibExitTime  | 4:3   | Sets the required time period of consecutive current readings above the HibThreshold value before the IC exits hibernate and returns to active mode of operation.                                                                                                                                                                                                                                           | $\text{Hibernate Mode Exit Time(s)} = (HibExitTime + 1) \times 702ms \times 2^{(HibExitTime)}$               |
| HibScalar    | 2:0   | Sets the task period while in hibernate mode.                                                                                                                                                                                                                                                                                                                                                               | $\text{Hibernate Mode Task Period(s)} = 702ms \times 2^{(HibScalar)}$                                        |

### nChgCfq0 (0x1C2)

Various charging settings.

| BIT | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
|-----|----|----|----|----|----|----|---|---|
|-----|----|----|----|----|----|----|---|---|

|             |             |   |   |   |   |   |   |   |
|-------------|-------------|---|---|---|---|---|---|---|
| Field       | StepChgMode | – | – | – | – | – | – | – |
| Reset       | 0b0         | – | – | – | – | – | – | – |
| Access Type | Write, Read | – | – | – | – | – | – | – |
|             |             |   |   |   |   |   |   |   |
| BIT         | 7           | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Field       | –           | – | – | – | – | – | – | – |
| Reset       | –           | – | – | – | – | – | – | – |
| Access Type | –           | – | – | – | – | – | – | – |

| BITLEN      | BIT | DESCRIPTION         | DECODE                                           |
|-------------|-----|---------------------|--------------------------------------------------|
| StepChgMode | 15  | Step-charging mode. | 0x0: CV step-charging.<br>0x1: CC step-charging. |

**nStepCurr (0x1C4)**

Step charge current at room temperature. Any step can be disabled by setting the associated nibbles to 0. Disable step charging by setting both nStepCurr and nStepVolt to 0x0000. Note: Setting nStepCurr and nStepVolt does not disable the JEITA charging control algorithm.

| BIT         | 15             | 14 | 13 | 12 | 11             | 10 | 9 | 8 |
|-------------|----------------|----|----|----|----------------|----|---|---|
| Field       | StepCurr4[3:0] |    |    |    | StepCurr3[3:0] |    |   |   |
| Reset       | 0x5            |    |    |    | 0x5            |    |   |   |
| Access Type | Write, Read    |    |    |    | Write, Read    |    |   |   |
|             |                |    |    |    |                |    |   |   |
| BIT         | 7              | 6  | 5  | 4  | 3              | 2  | 1 | 0 |
| Field       | StepCurr2[3:0] |    |    |    | StepCurr1[3:0] |    |   |   |
| Reset       | 0x5            |    |    |    | 0x5            |    |   |   |
| Access Type | Write, Read    |    |    |    | Write, Read    |    |   |   |

| BITLEN    | BIT   | DESCRIPTION                                                                                                             | DECODE                                                                |
|-----------|-------|-------------------------------------------------------------------------------------------------------------------------|-----------------------------------------------------------------------|
| StepCurr4 | 15:12 | Step4 room-temperature charge current. Read the ChargingCurrent register for real-time charging in the current setting. | $I_{CHG[Step4][Room]} = I_{CHG[Step3][Room]} - StepCurr4 \times 50mA$ |

| BITFIELD  | BITS | DESCRIPTION                                                                                                             | DECODE                                                                 |
|-----------|------|-------------------------------------------------------------------------------------------------------------------------|------------------------------------------------------------------------|
| StepCurr3 | 11:8 | Step3 room-temperature charge current. Read the ChargingCurrent register for real-time charging in the current setting. | $I_{CHG[Step3][Room]} = I_{CHG[Step2][Room]} - StepCurr3 \times 50mA$  |
| StepCurr2 | 7:4  | Step2 room-temperature charge current. Read the ChargingCurrent register for real-time charging in the current setting. | $I_{CHG[Step2][Room]} = I_{CHG[Step1][Room]} - StepCurr2 \times 50mA$  |
| StepCurr1 | 3:0  | Step1 room-temperature charge current. Read the ChargingCurrent register for real-time charging in the current setting. | $I_{CHG[Step1][Room]} = I_{CHG[Step0][Room]} - StepCurr1 \times 100mA$ |

**nStepVolt (0x1C5)**

Step charge voltage at room temperature. Any step can be disabled by setting the associated nibbles to 0. Disable step charging by setting both nStepCurr and nStepVolt to 0x0000. **Note:** Setting nStepCurr and nStepVolt does not disable the JEITA charging control algorithm.

| BIT         | 15             | 14 | 13 | 12 | 11             | 10 | 9 | 8 |
|-------------|----------------|----|----|----|----------------|----|---|---|
| Field       | StepVolt0[3:0] |    |    |    | StepVolt1[3:0] |    |   |   |
| Reset       | 0x5            |    |    |    | 0x5            |    |   |   |
| Access Type | Write, Read    |    |    |    | Write, Read    |    |   |   |
|             |                |    |    |    |                |    |   |   |
| BIT         | 7              | 6  | 5  | 4  | 3              | 2  | 1 | 0 |
| Field       | StepVolt2[3:0] |    |    |    | StepVolt3[3:0] |    |   |   |
| Reset       | 0x5            |    |    |    | 0x5            |    |   |   |
| Access Type | Write, Read    |    |    |    | Write, Read    |    |   |   |

| BITFIELD  | BITS  | DESCRIPTION                                                                                                       | DECODE                                                                |
|-----------|-------|-------------------------------------------------------------------------------------------------------------------|-----------------------------------------------------------------------|
| StepVolt0 | 15:12 | Step0 room temperature charge voltage. Read the ChargingVoltage register for real-time charging voltage settings. | $V_{CHG[Step0][Room]} = V_{CHG[Step1][Room]} - StepVolt0 \times 10mV$ |
| StepVolt1 | 11:8  | Step1 room temperature charge voltage. Read the ChargingVoltage register for real-time charging voltage settings. | $V_{CHG[Step1][Room]} = V_{CHG[Step2][Room]} - StepVolt1 \times 10mV$ |
| StepVolt2 | 7:4   | Step2 room temperature charge voltage. Read the ChargingVoltage register for real-time charging voltage settings. | $V_{CHG[Step2][Room]} = V_{CHG[Step3][Room]} - StepVolt2 \times 10mV$ |

| BITFIELD  | BITS | DESCRIPTION                                                                                                       | DECODE                                                                              |
|-----------|------|-------------------------------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------|
| StepVolt3 | 3:0  | Step3 room temperature charge voltage. Read the ChargingVoltage register for real-time charging voltage settings. | $V_{CHG[Step3][Room]} = V_{CHG[Step4][Room]} - \text{StepVolt3} \times 10\text{mV}$ |

**nAlrtCfg (0x1C7)**

| BIT         | 15 | 14 | 13 | 12 | 11 | 10          | 9 | 8 |
|-------------|----|----|----|----|----|-------------|---|---|
| Field       | –  | –  | –  | –  | –  | –           | – | – |
| Reset       | –  | –  | –  | –  | –  | –           | – | – |
| Access Type | –  | –  | –  | –  | –  | –           | – | – |
|             |    |    |    |    |    |             |   |   |
| BIT         | 7  | 6  | 5  | 4  | 3  | 2           | 1 | 0 |
| Field       | –  | –  | –  | –  | –  | Edge        | – | – |
| Reset       | –  | –  | –  | –  | –  | 0b0         | – | – |
| Access Type | –  | –  | –  | –  | –  | Write, Read | – | – |

| BITFIELD | BITS | DESCRIPTION                                                                      | DECODE                                    |
|----------|------|----------------------------------------------------------------------------------|-------------------------------------------|
| Edge     | 2    | ALRT edge trigger of ModelGauge battery voltage, current and temperature alerts. | 0x0: Edge disabled.<br>0x1: Edge enabled. |

**nCGain (0x1C8)**

The nCGain register adjusts the gain and offset of the current measurement result. The current measurement A/D is factory-trimmed to data sheet accuracy without the need for the user to make further adjustments. The recommended default for the nCGain register is 0x4000, which applies no adjustments to the Current register reading. For specific application requirements, the CGain and COff values can be used to adjust readings as follows: Current register = (current A/D reading x (CGain/256)) + COff.

| BIT         | 15           | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
|-------------|--------------|----|----|----|----|----|---|---|
| Field       | CGain[9:2]   |    |    |    |    |    |   |   |
| Reset       | 0b0100000000 |    |    |    |    |    |   |   |
| Access Type | Write, Read  |    |    |    |    |    |   |   |
|             |              |    |    |    |    |    |   |   |
| BIT         | 7            | 6  | 5  | 4  | 3  | 2  | 1 | 0 |

|                    |              |             |
|--------------------|--------------|-------------|
| <b>Field</b>       | CGain[1:0]   | COff[5:0]   |
| <b>Reset</b>       | 0b0100000000 | 0b000000    |
| <b>Access Type</b> | Write, Read  | Write, Read |

| BITFIELD | BITS | DESCRIPTION                                                                                                                                  | DECODE                                                                                                                                                                   |
|----------|------|----------------------------------------------------------------------------------------------------------------------------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| CGain    | 15:6 | The recommended default value of CGain = 0x100 corresponds to a gain of 1.                                                                   | CGain (hex) = (MeasuredCurrent/ReportedCurrent) x 0x0100                                                                                                                 |
| COff     | 5:0  | Battery current offset adjustment. However, It is normally not recommended to calibrate COff. COff = 0 is recommended for most applications. | Type = current<br>Scalar = 0.15625<br>Lsbunit = mA (10mΩ R <sub>SENSE</sub> )<br>Offset = 0.0<br>Signed = True<br>MaximumScaled = 51198.4375<br>MinimumScaled = -51200.0 |

**nADCCfg (0x1C9)**

ADC configurations.

| BIT         | 15            | 14 | 13 | 12          | 11          | 10          | 9           | 8           |
|-------------|---------------|----|----|-------------|-------------|-------------|-------------|-------------|
| Field       | Reserved[2:0] |    |    | –           | Reserved    | Reserved    | Reserved    | Reserved    |
| Reset       | 0b000         |    |    | –           | 0b0         | 0b0         | 0b0         | 0b0         |
| Access Type | Write, Read   |    |    | –           | Write, Read | Write, Read | Write, Read | Write, Read |
|             |               |    |    |             |             |             |             |             |
| BIT         | 7             | 6  | 5  | 4           | 3           | 2           | 1           | 0           |
| Field       | R100          | –  | –  | ThEn        | –           | RsnsEn      | Reserved    | Reserved    |
| Reset       | 0b0           | –  | –  | 0b1         | –           | 0b0         | 0b0         | 0b0         |
| Access Type | Write, Read   | –  | –  | Write, Read | –           | Write, Read | Write, Read | Write, Read |

| BITFIELD | BITS  | DESCRIPTION              | DECODE   |
|----------|-------|--------------------------|----------|
| Reserved | 15:13 | Reserved, Do not modify. | Reserved |
| Reserved | 11    | Reserved, Do not modify. | Reserved |
| Reserved | 10    | Reserved, Do not modify. | Reserved |
| Reserved | 9     | Reserved, Do not modify. | Reserved |
| Reserved | 8     | Reserved, Do not modify. | Reserved |

| BITFIELD | BITS | DESCRIPTION                                                       | DECODE                                                                                                               |
|----------|------|-------------------------------------------------------------------|----------------------------------------------------------------------------------------------------------------------|
| R100     | 7    | THM internal 10kΩ or 100kΩ pullup selection.                      | 0x0: 10kΩ pullup<br>0x1: 100kΩ pullup                                                                                |
| ThEn     | 4    | Thermistor or die temperature selection for Temperature register. | 0x0: DieTemp<br>0x1: THM Thermistor (Config.Tex = 0x0, default) or external temperature overwrite (Config.Tex = 0x1) |
| RsnsEn   | 2    | Internal or external battery current sense selection.             | 0x0: Internal R <sub>SENSE</sub> (10mΩ equivalent).<br>0x1: External R <sub>SENSE</sub> . Recommend to use 10mΩ.     |
| Reserved | 1    | Reserved, Do not modify.                                          | Reserved                                                                                                             |
| Reserved | 0    | Reserved, Do not modify.                                          | Reserved                                                                                                             |

## nThermCfg (0x1CA)

| BIT         | 15              | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
|-------------|-----------------|----|----|----|----|----|---|---|
| Field       | nThermCfg[15:8] |    |    |    |    |    |   |   |
| Reset       | 0x71BE          |    |    |    |    |    |   |   |
| Access Type | Write, Read     |    |    |    |    |    |   |   |
|             |                 |    |    |    |    |    |   |   |
| BIT         | 7               | 6  | 5  | 4  | 3  | 2  | 1 | 0 |
| Field       | nThermCfg[7:0]  |    |    |    |    |    |   |   |
| Reset       | 0x71BE          |    |    |    |    |    |   |   |
| Access Type | Write, Read     |    |    |    |    |    |   |   |

| BITFIELD  | BITS | DESCRIPTION                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  | DECODE                                                                                                                                                                                                                                                   |
|-----------|------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| nThermCfg | 15:0 | <p>External NTC thermistors generate a temperature-related voltage that is measured at the THM pin. Set the nThermCfg register to compensate the thermistor for the accurate temperature translation. Common NTC thermistors with their associated Beta value and the nThermCfg value are in the decode chart. The thermistors in the table translate within ±1°C from -40°C to +85°C. For other thermistors, use the equation in the external table to translate within ±2.5°C. Use Beta 25°C to 85°C.</p> <p>Other 10kΩ: <math>nThermCfg = 7000h + (3245919/Beta - 512)</math><br/>           Other 100kΩ: <math>nThermCfg = 3000h + (3245919/Beta - 512)</math><br/>           Use Beta 25°C to 85°C.</p> | <p>0x71de: Murata NCP15XH103F03RC<br/>           0x91c3: Semitec 103AT-2<br/>           0x5183: TDK B57560G1103 7003<br/>           0x48eb: Murata NCU15WF104F6SRC<br/>           0x8d9: NTC TH11-4H104F<br/>           0x58ef: TDK NTCG064EF104FTBX</p> |

**nVChgCfg1 (0x1CC)**

Step4 charge voltage over JEITA temperature regions. The charge voltages over JEITA temperature zones are set relative to the RoomChargeVoltage based on the temperature. To disable JEITA charge voltage reduction, set RoomChargeVoltage as desired and configure the other settings with a value of 0x0.

| BIT         | 15                  | 14 | 13 | 12 | 11                  | 10 | 9 | 8 |
|-------------|---------------------|----|----|----|---------------------|----|---|---|
| Field       | WarmChargeVolt[3:0] |    |    |    | RoomChargeVolt[7:4] |    |   |   |
| Reset       | 0x5                 |    |    |    | 0x5A                |    |   |   |
| Access Type | Write, Read         |    |    |    | Write, Read         |    |   |   |
|             |                     |    |    |    |                     |    |   |   |
| BIT         | 7                   | 6  | 5  | 4  | 3                   | 2  | 1 | 0 |
| Field       | RoomChargeVolt[3:0] |    |    |    | CoolChargeVolt[3:0] |    |   |   |
| Reset       | 0x5A                |    |    |    | 0x5                 |    |   |   |
| Access Type | Write, Read         |    |    |    | Write, Read         |    |   |   |

| BITFIELD       | BITS  | DESCRIPTION                                                                                                                               | DECODE                                                                     |
|----------------|-------|-------------------------------------------------------------------------------------------------------------------------------------------|----------------------------------------------------------------------------|
| WarmChargeVolt | 15:12 | Warm temperature step4 charge voltage.                                                                                                    | $V_{CHG[Step4][Warm]} = V_{CHG[Step4][Room]} - WarmChargeVolt \times 10mV$ |
| RoomChargeVolt | 11:4  | Sets the nominal room-temperature charging voltage in the room-temperature region and step 4 charging voltage (Highest-charging voltage). | $V_{CHG[Step4][Room]} = 3.4V + (RoomChargeVolt \times 10mV)$               |
| CoolChargeVolt | 3:0   | Cool temperature step4 charge voltage.                                                                                                    | $V_{CHG[Step4][Cool]} = V_{CHG[Step4][Room]} - CoolChargeVolt \times 10mV$ |

**nVChgCfg2 (0x1CD)**

Step4 charge voltage over JEITA temperature regions. The charge voltages over JEITA temperature zones are set relative to the RoomChargeVoltage based on the temperature. To disable JEITA charge voltage reduction, set RoomChargeVoltage as desired and configure the other settings with a value of 0x0.

| BIT         | 15                   | 14 | 13 | 12 | 11                   | 10 | 9 | 8 |
|-------------|----------------------|----|----|----|----------------------|----|---|---|
| Field       | Hot2ChargeVolt[3:0]  |    |    |    | Hot1ChargeVolt[3:0]  |    |   |   |
| Reset       | 0x5                  |    |    |    | 0x5                  |    |   |   |
| Access Type | Write, Read          |    |    |    | Write, Read          |    |   |   |
|             |                      |    |    |    |                      |    |   |   |
| BIT         | 7                    | 6  | 5  | 4  | 3                    | 2  | 1 | 0 |
| Field       | Cold1ChargeVolt[3:0] |    |    |    | Cold2ChargeVolt[3:0] |    |   |   |

|                    |             |             |
|--------------------|-------------|-------------|
| <b>Reset</b>       | 0x5         | 0x5         |
| <b>Access Type</b> | Write, Read | Write, Read |

| BITFIELD        | BITS  | DESCRIPTION                             | DECODE                                                                        |
|-----------------|-------|-----------------------------------------|-------------------------------------------------------------------------------|
| Hot2ChargeVolt  | 15:12 | Hot2 temperature step4 charge voltage.  | $V_{CHG[Step4][Hot2]} = V_{CHG[Step4][Hot1]} - Hot2ChargeVolt \times 10mV$    |
| Hot1ChargeVolt  | 11:8  | Hot1 temperature step4 charge voltage.  | $V_{CHG[Step4][Hot1]} = V_{CHG[Step4][Warm]} - Hot1ChargeVolt \times 10mV$    |
| Cold1ChargeVolt | 7:4   | Cold1 temperature step4 charge voltage. | $V_{CHG[Step4][Cold1]} = V_{CHG[Step4][Cool]} - Cold1ChargeVolt \times 10mV$  |
| Cold2ChargeVolt | 3:0   | Cold2 temperature step4 charge voltage. | $V_{CHG[Step4][Cold2]} = V_{CHG[Step4][Cold1]} - Cold2ChargeVolt \times 10mV$ |

**nlChgCfq1 (0x1CE)**

Step0 charging current over JEITA temperature regions. The charge current over JEITA temperature zones is set relative to the RoomChargeCurr based on the temperature. To disable JEITA charge current reduction, set RoomChargeCurr as desired and set the other thresholds with a value of 0.

| BIT                | 15                  | 14 | 13 | 12 | 11 | 10                  | 9 | 8 |
|--------------------|---------------------|----|----|----|----|---------------------|---|---|
| <b>Field</b>       | WarmChargeCurr[4:0] |    |    |    |    | RoomChargeCurr[5:3] |   |   |
| <b>Reset</b>       | 0b00100             |    |    |    |    | 0b011111            |   |   |
| <b>Access Type</b> | Write, Read         |    |    |    |    | Write, Read         |   |   |

| BIT                | 7                   | 6 | 5 | 4                   | 3 | 2 | 1 | 0 |
|--------------------|---------------------|---|---|---------------------|---|---|---|---|
| <b>Field</b>       | RoomChargeCurr[2:0] |   |   | CoolChargeCurr[4:0] |   |   |   |   |
| <b>Reset</b>       | 0b011111            |   |   | 0b01000             |   |   |   |   |
| <b>Access Type</b> | Write, Read         |   |   | Write, Read         |   |   |   |   |

| BITFIELD       | BITS  | DESCRIPTION                            | DECODE                                                                     |
|----------------|-------|----------------------------------------|----------------------------------------------------------------------------|
| WarmChargeCurr | 15:11 | Warm temperature step0 charge current. | $I_{CHG[Step0][Warm]} = I_{CHG[Step0][Room]} - WarmChargeCurr \times 50mA$ |
| RoomChargeCurr | 10:5  | Room temperature step0 charge current. | $I_{CHG[Step0][Room]} = (RoomChargeCurr + 1) \times 50mA$                  |
| CoolChargeCurr | 4:0   | Cool temperature step0 charge current. | $I_{CHG[Step0][Cool]} = I_{CHG[Step0][Room]} - CoolChargeCurr \times 50mA$ |

**nlChgCfq2 (0x1CF)**

Step0 charging current over JEITA temperature regions. The charge current over JEITA temperature zones is set relative to the RoomChargeCurr based on the temperature. To disable JEITA charge current reduction, set RoomChargeCurr as desired and set the other thresholds with a value of 0.



| BIT         | 15                   | 14 | 13 | 12 | 11                   | 10 | 9 | 8 |
|-------------|----------------------|----|----|----|----------------------|----|---|---|
| Field       | Hot2ChargeCurr[3:0]  |    |    |    | Hot1ChargeCurr[3:0]  |    |   |   |
| Reset       | 0x5                  |    |    |    | 0x5                  |    |   |   |
| Access Type | Write, Read          |    |    |    | Write, Read          |    |   |   |
|             |                      |    |    |    |                      |    |   |   |
| BIT         | 7                    | 6  | 5  | 4  | 3                    | 2  | 1 | 0 |
| Field       | Cold1ChargeVolt[3:0] |    |    |    | Cold2ChargeCurr[3:0] |    |   |   |
| Reset       | 0x5                  |    |    |    | 0x5                  |    |   |   |
| Access Type | Write, Read          |    |    |    | Write, Read          |    |   |   |

| BITFIELD        | BITS  | DESCRIPTION                             | DECODE                                                                        |
|-----------------|-------|-----------------------------------------|-------------------------------------------------------------------------------|
| Hot2ChargeCurr  | 15:12 | Hot2 temperature step0 charge current.  | $I_{CHG[Step0][Hot2]} = I_{CHG[Step0][Hot1]} - Hot2ChargeCurr \times 50mA$    |
| Hot1ChargeCurr  | 11:8  | Hot1 temperature step0 charge current.  | $I_{CHG[Step0][Hot1]} = I_{CHG[Step0][Warm]} - Hot1ChargeCurr \times 50mA$    |
| Cold1ChargeVolt | 7:4   | Cold1 temperature step0 charge current. | $I_{CHG[Step0][Cold1]} = I_{CHG[Step0][Cool]} - Cold1ChargeCurr \times 50mA$  |
| Cold2ChargeCurr | 3:0   | Cold2 temperature step0 charge current. | $I_{CHG[Step0][Cold2]} = I_{CHG[Step0][Cold1]} - Cold2ChargeCurr \times 50mA$ |

**nTPrtTh1 (0x1D1)**

JEITA temperature regions thresholds (Tcold2, Tcold1, Tcool, Troom).

| BIT         | 15          | 14 | 13 | 12 | 11          | 10 | 9 | 8 |
|-------------|-------------|----|----|----|-------------|----|---|---|
| Field       | Tcold2[3:0] |    |    |    | Tcold1[3:0] |    |   |   |
| Reset       | 0x3         |    |    |    | 0x1         |    |   |   |
| Access Type | Write, Read |    |    |    | Write, Read |    |   |   |
|             |             |    |    |    |             |    |   |   |
| BIT         | 7           | 6  | 5  | 4  | 3           | 2  | 1 | 0 |
| Field       | Tcool[3:0]  |    |    |    | Troom[3:0]  |    |   |   |
| Reset       | 0x1         |    |    |    | 0x2         |    |   |   |
| Access Type | Write, Read |    |    |    | Write, Read |    |   |   |

| BITFIELD | BITS  | DESCRIPTION                                                | DECODE                                                                |
|----------|-------|------------------------------------------------------------|-----------------------------------------------------------------------|
| Tcold2   | 15:12 | Cold2 temperature threshold. Set to 0x0 to skip this zone. | $T_{COLD2} = T_{COLD1} - (T_{cold2} + 1) \times 2.5^{\circ}\text{C}$  |
| Tcold1   | 11:8  | Cold1 temperature threshold. Set to 0x0 to skip this zone. | $T_{COLD1} = T_{COOL} - (T_{cold1} + 1) \times 2.5^{\circ}\text{C}$   |
| Tcool    | 7:4   | Cool temperature threshold. Set to 0x0 to skip this zone.  | $T_{COOL} = T_{ROOM} - (T_{cool} + 1) \times 2.5^{\circ}\text{C}$     |
| Troom    | 3:0   | Room temperature threshold.                                | $T_{ROOM} = T_{room} \times 2.5^{\circ}\text{C} + 10^{\circ}\text{C}$ |

**nTPrtTh2 (0x1D5)**

JEITA temperature regions thresholds (Twarm, Thot1, Thot2, Ttoohot).

| BIT         | 15           | 14 | 13 | 12 | 11          | 10 | 9 | 8 |
|-------------|--------------|----|----|----|-------------|----|---|---|
| Field       | Ttoohot[3:0] |    |    |    | Thot2[3:0]  |    |   |   |
| Reset       | 0x7          |    |    |    | 0x1         |    |   |   |
| Access Type | Write, Read  |    |    |    | Write, Read |    |   |   |
|             |              |    |    |    |             |    |   |   |
| BIT         | 7            | 6  | 5  | 4  | 3           | 2  | 1 | 0 |
| Field       | Thot1[3:0]   |    |    |    | Twarm[3:0]  |    |   |   |
| Reset       | 0x1          |    |    |    | 0x5         |    |   |   |
| Access Type | Write, Read  |    |    |    | Write, Read |    |   |   |

| BITFIELD | BITS  | DESCRIPTION                                                                                                    | DECODE                                                                |
|----------|-------|----------------------------------------------------------------------------------------------------------------|-----------------------------------------------------------------------|
| Ttoohot  | 15:12 | TooHot temperature threshold. Set to 0x0 to skip this zone.                                                    | $T_{TOOHOT} = T_{HOT2} + (T_{toohot} + 1) \times 2.5^{\circ}\text{C}$ |
| Thot2    | 11:8  | Hot2 temperature threshold. Set to 0x0 to skip this zone.                                                      | $T_{HOT2} = T_{HOT1} + (T_{hot2} + 1) \times 2.5^{\circ}\text{C}$     |
| Thot1    | 7:4   | Hot1 temperature threshold. Set to 0x0 to skip this zone.                                                      | $T_{HOT1} = T_{WARM} + (T_{hot1} + 1) \times 2.5^{\circ}\text{C}$     |
| Twarm    | 3:0   | Warm temperature threshold. Highly recommend to set to a higher than 0x1 to keep enough room temperature zone. | $T_{WARM} = T_{ROOM} + (T_{warm} + 1) \times 2.5^{\circ}\text{C}$     |

**nProtMiscTh (0x1D6)**

The nProtMiscTh register sets a few miscellaneous protection thresholds.

| BIT         | 15           | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
|-------------|--------------|----|----|----|----|----|---|---|
| Field       | –            | –  | –  | –  | –  | –  | – | – |
| Reset       | –            | –  | –  | –  | –  | –  | – | – |
| Access Type | –            | –  | –  | –  | –  | –  | – | – |
|             |              |    |    |    |    |    |   |   |
| BIT         | 7            | 6  | 5  | 4  | 3  | 2  | 1 | 0 |
| Field       | CurrDet[3:0] |    |    |    | –  | –  | – | – |
| Reset       | 0x2          |    |    |    | –  | –  | – | – |
| Access Type | Write, Read  |    |    |    | –  | –  | – | – |

| BITLEN  | BITS | DESCRIPTION                                                                                                                                            | DECODE                                                                                                                                                     |
|---------|------|--------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
| CurrDet | 7:4  | Threshold to detect discharging and charging events from the device perspective. If (current > CurrDet) charging; if (current < -CurrDet) discharging. | Type = current<br>Scalar = 2.5<br>Lsbunit = mA (10mΩ R <sub>SENSE</sub> )<br>Offset = 2.5<br>Signed = False<br>MaximumScaled = 40.0<br>MinimumScaled = 2.5 |

**nProtCfg (0x1D7)**

The Protection Configuration register contains enable bits for various protection functions.

| BIT         | 15 | 14 | 13          | 12 | 11 | 10 | 9 | 8 |
|-------------|----|----|-------------|----|----|----|---|---|
| Field       | –  | –  | FullEn      | –  | –  | –  | – | – |
| Reset       | –  | –  | 0b0         | –  | –  | –  | – | – |
| Access Type | –  | –  | Write, Read | –  | –  | –  | – | – |
|             |    |    |             |    |    |    |   |   |
| BIT         | 7  | 6  | 5           | 4  | 3  | 2  | 1 | 0 |
| Field       | –  | –  | –           | –  | –  | –  | – | – |
| Reset       | –  | –  | –           | –  | –  | –  | – | – |
| Access Type | –  | –  | –           | –  | –  | –  | – | – |

| BITFIELD | BITS | DESCRIPTION                                                                                              | DECODE                                        |
|----------|------|----------------------------------------------------------------------------------------------------------|-----------------------------------------------|
| FullEn   | 13   | Full Charge Protection Enable. If the full charge protection feature is enabled, charging stops at full. | 0x0: FullEn disabled.<br>0x1: FullEn enabled. |

**nDelayCfg (0x1DC)**

Set nDelayCfg to configure debounce timers for various protection faults. A fault state is concluded only if the condition persists throughout the duration of the timer.

| BIT         | 15 | 14 | 13             | 12 | 11 | 10 | 9 | 8 |
|-------------|----|----|----------------|----|----|----|---|---|
| Field       | –  | –  | FullTimer[2:0] |    |    | –  | – | – |
| Reset       | –  | –  | 0b101          |    |    | –  | – | – |
| Access Type | –  | –  | Write, Read    |    |    | –  | – | – |
|             |    |    |                |    |    |    |   |   |
| BIT         | 7  | 6  | 5              | 4  | 3  | 2  | 1 | 0 |
| Field       | –  | –  | –              | –  | –  | –  | – | – |
| Reset       | –  | –  | –              | –  | –  | –  | – | – |
| Access Type | –  | –  | –              | –  | –  | –  | – | – |

| BITFIELD  | BITS  | DESCRIPTION                                                                                                                                                                      | DECODE                                                                                                                                                                        |
|-----------|-------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| FullTimer | 13:11 | Set FullTimer to configure the timing for full detection. When charge-termination conditions are detected, and after the timeout, the FET turns off (if the feature is enabled). | 0x0: 33s to 40s<br>0x1: 45s to 67s<br>0x2: 1.5min to 2.25min<br>0x3: 3min to 4.5min<br>0x4: 6min to 9min<br>0x5: 12min to 18min<br>0x6: 24min to 36min<br>0x7: 72min to 1.6hr |

**nScOcvLim (0x1E1)**

This register only has usage when ModelCfg.ModelID is selected as 0x6 or nNVCfg2.enSC = 1 (LiFePO4).

| BIT         | 15               | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
|-------------|------------------|----|----|----|----|----|---|---|
| Field       | OCV_Low_Lim[8:1] |    |    |    |    |    |   |   |
| Reset       | 0b000000000      |    |    |    |    |    |   |   |
| Access Type | Write, Read      |    |    |    |    |    |   |   |
|             |                  |    |    |    |    |    |   |   |
| BIT         | 7                | 6  | 5  | 4  | 3  | 2  | 1 | 0 |

|                    |                |                |
|--------------------|----------------|----------------|
| <b>Field</b>       | OCV_Low_Lim[0] | OCV_Delta[6:0] |
| <b>Reset</b>       | 0b000000000    | 0b00000000     |
| <b>Access Type</b> | Write, Read    | Write, Read    |

| BITFIELD    | BITS | DESCRIPTION                                                       | DECODE                                                                                                                                |
|-------------|------|-------------------------------------------------------------------|---------------------------------------------------------------------------------------------------------------------------------------|
| OCV_Low_Lim | 15:7 | Lower limit for the OCV keep-out region.                          | Type = voltage<br>Scalar = 5.0<br>Lsbunit = mV<br>Offset = 2560<br>Signed = False<br>MaximumScaled = 5120.0<br>MinimumScaled = 2560.0 |
| OCV_Delta   | 6:0  | Delta between lower and upper limits for the OCV keep-out region. | Type = voltage<br>Scalar = 2.5<br>Lsbunit = mV<br>Offset = 0<br>Signed = False<br>MaximumScaled = 320.0<br>MinimumScaled = 0.0        |

**nDesignVoltage (0x1E3)**

| BIT         | 15           | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
|-------------|--------------|----|----|----|----|----|---|---|
| Field       | Vminsys[7:0] |    |    |    |    |    |   |   |
| Reset       | 0x96         |    |    |    |    |    |   |   |
| Access Type | Write, Read  |    |    |    |    |    |   |   |
|             |              |    |    |    |    |    |   |   |
| BIT         | 7            | 6  | 5  | 4  | 3  | 2  | 1 | 0 |
| Field       | –            | –  | –  | –  | –  | –  | – | – |
| Reset       | –            | –  | –  | –  | –  | –  | – | – |
| Access Type | –            | –  | –  | –  | –  | –  | – | – |

| BITFIELD | BITS | DESCRIPTION                                                                               | DECODE                                                                                                                             |
|----------|------|-------------------------------------------------------------------------------------------|------------------------------------------------------------------------------------------------------------------------------------|
| Vminsyst | 15:8 | Minimum system voltage used for dynamic power calculation. Generates MinSysVoltage value. | Type = voltage<br>Scalar = 20.0<br>Lsbunit = mV<br>Offset = 0.0<br>Signed = False<br>MaximumScaled = 5100.0<br>MinimumScaled = 0.0 |



## PCB Layout Guidance




Figure 30. PCB Layout Guidance





Figure 31. PCB Component Placement

Table 12. PCB Layout Guidance

| PIN   | LAYOUT GUIDANCE                                                                                                                                                                                                                                                                                                                                                                                         |
|-------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| CHGIN | Input from Charger Source. Connect to CHGIN plane with decent wide trace. Recommend having ground plane close to CHGIN plane to achieve low impedance return path. Bypass to PGND with the capacitor, place the CHGIN capacitor ( $C_{CHGIN}$ ) close to the CHGIN pin. Proximity to the IC provides a stable supply for the internal circuitry.                                                        |
| BYP   | System Power Connection. Connect to BYP plane with decent wide trace. Prefer having ground plane close to BYP plane to achieve low impedance return path. Bypass to PGND with the capacitor, place the BYP capacitors ( $C_{BYP}$ ) close to the BYP pin. Proximity to the IC provides a stable supply for the internal circuitry.                                                                      |
| LX    | Switching Node. Connect Inductor between LX and SYS. If running the LX trace in another layer to go around the GND trace (see <a href="#">Figure 30</a> ), use at least four vias to connect different layers in the PCB. Make the LX node area large enough to carry current but also minimize the area to lower interference. Avoid routing any other sensitive trace getting close or crossing over. |
| BST   | Provides Drive to High-Side Internal nMOS. Place a bootstrap capacitor ( $C_{BST}$ ) between the BST pin and LX trace, keeping it close to the BST pin. Proximity to the IC provides a stable supply for the internal circuitry. Avoid routing any other sensitive trace getting close or crossing over.                                                                                                |
| PVL   | Output of On-chip LDO. Noisy rail due to bootstrap operation. Bypass with the PVL capacitor ( $C_{PVL}$ ) and place the capacitor close to the BST pin. Proximity to the IC provides a stable supply for the internal circuitry.                                                                                                                                                                        |
| SYS   | System power path. Connect to the SYS plane with a decent-wide trace. Bypass with capacitors. Place the SYS capacitors ( $C_{SYS}$ ) close to the inductor.                                                                                                                                                                                                                                             |
| BATT  | Battery power connection. Connect to BATT plane with decent wide trace. Bypass with capacitors ( $C_{BATT}$ ).                                                                                                                                                                                                                                                                                          |
| VDD   | Always-on regulator path. Bypass with the capacitor ( $C_{VDD}$ ).                                                                                                                                                                                                                                                                                                                                      |
| CC1   | USB Type-C connections. No special consideration. Use parallel traces for CC1 and CC2.                                                                                                                                                                                                                                                                                                                  |
| CC2   |                                                                                                                                                                                                                                                                                                                                                                                                         |
| DP    | Common positive/negative output. Connect to Type-C or micro-USB connector. No special consideration. Use parallel traces for DP and DN.                                                                                                                                                                                                                                                                 |
| DN    |                                                                                                                                                                                                                                                                                                                                                                                                         |
| CHGEN | Charge enable. No special consideration.                                                                                                                                                                                                                                                                                                                                                                |



|            |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       |
|------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| CSP        | MAX77972 can operate with or without external sense resistor.<br>Using external sense resistor:<br>CSP and CSN sense the voltage across the external current sense resistor. The sense voltage across CSR is a few tens mV at best since the resistance is very low, 5mV with 1A. CSP and CSN are recommended to be probed the center of pad without via on the pad. Route the CSP and CSN with dedicated traces with sufficient width in parallel from the sense resistor to the IC. |
| BATTSP/CSN |                                                                                                                                                                                                                                                                                                                                                                                                     |
| BATTSEN    | Using internal resistor:<br>BATTSP and BATTSEN are remote sensing pins that are used to regulate charge voltage. BATTSP shares the same pin with CSN. These signals sense battery voltage for fuel gauging. It should be routed clearly without overlapping power traces and digital logic signals in upper or lower layer.                                                                                                                                                           |
| INOKB      | Charger input valid. No special consideration.                                                                                                                                                                                                                                                                                                                                                                                                                                        |
| ALRT       | Alert open drain output. No special consideration.                                                                                                                                                                                                                                                                                                                                                                                                                                    |
| DATAMUX    | External USB data mux select. No special consideration.                                                                                                                                                                                                                                                                                                                                                                                                                               |
| SDA        | I <sup>2</sup> C Lines. Route two parallel traces for SDA and SCL.                                                                                                                                                                                                                                                                                                                                                                                                                    |
| SCL        |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       |
| THM        | 10kΩ/100kΩ Thermistor Input. Place the thermistor in the general proximity of the controller.                                                                                                                                                                                                                                                                                                                                                                                         |
| STAT       | Open drain charge status indication output. No special consideration.                                                                                                                                                                                                                                                                                                                                                                                                                 |
| ICHG       | Current configuration. Place the ICHG programming resistor in the general proximity of the controller.                                                                                                                                                                                                                                                                                                                                                                                |
| VCHG       | Voltage configuration. Place the VCHG programming resistor in the general proximity of the controller.                                                                                                                                                                                                                                                                                                                                                                                |
| GND        | Care should be taken to connect PGND since it is switching node ground of Charger BUCK. It should be connected to ground of SYS capacitors and BYP capacitors and connected to ground plane directly without sharing other grounds.                                                                                                                                                                                                                                                   |
| PGND       |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       |

**Ordering Information**

| PART NUMBER   | TEMPERATURE RANGE | PIN-PACKAGE |
|---------------|-------------------|-------------|
| MAX77972EWX+  | -40°C to +85°C    | 36 WLP      |
| MAX77972EWX+T | -40°C to +85°C    | 36 WLP      |

**Revision History**

| REVISION<br>NUMBER | REVISION<br>DATE | DESCRIPTION     | PAGES<br>CHANGED |
|--------------------|------------------|-----------------|------------------|
| 0                  | 04/24            | Initial release | —                |



# Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

[Analog Devices Inc.:](#)

[MAX77972EWX+T](#)