

Click here to ask an associate for production status of specific part numbers.

SIMO PMIC with 300mA Switching Charger

General Description

The MAX77659 provides highly-efficient integrated battery charging and power supply solutions for low-power applications where size and efficiency are critical. The IC features a dual-input SIMO buck-boost regulator that provides one charging rail and three independently programmable power rails from a single inductor to minimize total solution size. A 100mA LDO provides ripple rejection for audio and other noise-sensitive applications. The LDO can also be configured as a load switch to manage power consumption by disconnecting external blocks when not required. A highly-configurable switching charger supports a wide range of Li+ battery capacities and includes battery temperature monitoring for additional safety (JEITA).

This device includes two GPIOs and an analog multiplexer that switches several internal voltages and current signals to an external node for monitoring with an external ADC. A bidirectional I²C serial interface allows for configuring and checking the status of the devices. An internal on/off controller provides a controlled startup sequence for the regulators and provides supervisory functionality while they are on. Numerous factory programmable options allow the device to be tailored for many applications, enabling faster time to market.

Applications

- TWS Earbuds
- Bluetooth Headphones, Hearables
- Smart Wearables, Fitness Bands, and Medical Wearables
- Hearing Aids

Benefits and Features

- Highly Integrated
 - 3x Output, Single-Inductor Multiple-Output (SIMO) Buck-Boost Regulator
 - Supports Wide Output Voltage Range from 0.5V to 5.5V for all SIMO Channels
 - 1x 100mA LDO/LSW
 - Smart Power Selector™ Li+/Li-Poly Switching Charger
 - 2x GPIO Resources
 - Analog MUX Output for Power Monitoring
 - Factory-Ship Mode (< 200nA I_Q)
 - Watchdog Timer
- Low Power
 - 0.3µA Shutdown Current
 - 5µÅ Operating Current (3 SIMO Channels + 1 LDO)
- Charger Optimized for Small Battery Size
 - Input Operating Voltage from 3.4V to 5.5V
 - Programmable Battery Regulation Voltage from 3.6V to 4.6V
 - (MAX77659A) Programmable Fast-Charge Current from 7.5mA to 300mA
 - (MAX77659S) Programmable Fast-Charge Current from 5.0mA to 200mA
 - (MAX77659A) Programmable Termination Current from 0.375mA to 45mA
 - (MAX77659S) Programmable Termination Current from 0.250mA to 30mA
 - Thermal Regulation and JEITA Compliance
- Flexible and Configurable
 - I²C-Compatible Interface and GPIO
 - Factory OTP Options Available
- Small Size
 - 6.04mm² Wafer-Level Package (WLP)
 - 30-Bump, 0.4mm Pitch, 6x5 Array

Smart Power Selector is a trademark of Maxim Integrated Products, Inc.


Ordering Information appears at end of data sheet.

© 2023 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners.

One Analog Way, Wilmington, MA 01887 U.S.A. | Tel: 781.329.4700 | © 2023 Analog Devices, Inc. All rights reserved.

SIMO PMIC with 300mA Switching Charger

Simplified Block Diagram



SIMO PMIC with 300mA Switching Charger

TABLE OF CONTENTS

General Description	. 1
Applications	. 1
Benefits and Features	. 1
Simplified Block Diagram	. 2
Absolute Maximum Ratings	. 9
Package Information	
Electrical Characteristics	
Electrical Characteristics—Global Resources	
Electrical Characteristics—SIMO Buck-Boost	
Electrical Characteristics—Smart Power Selector Charger	
Electrical Characteristics—Adjustable Thermistor Temperature Monitors	
Electrical Characteristics—Analog Multiplexer	
Electrical Characteristics—Low-Dropout Linear Regulator (LDO)/Load Switch (LSW)	
Electrical Characteristics—I ² C Serial Communication	
Typical Operating Characteristics	
Pin Configuration.	
MAX77659xENV	
Pin Description	
Detailed Description	
Part Number Decoding	
Support Material	
Top-Level Interconnect Simplified Diagram	31
Detailed Description—Global Resources	32
Features and Benefits	32
Voltage Monitors	32
AVL POR Comparator.	32
AVL Undervoltage-Lockout Comparator	32
SYS Overvoltage-Lockout Comparator	33
Chip Identification.	33
nEN Enable Input	33
nEN Manual Reset	33
nEN Dual-Functionality: Push-Button vs. Slide-Switch	33
nEN Internal Pullup Resistors to V _{CCINT}	34
Interrupts (nIRQ)	34
Reset Output (nRST)	34
General-Purpose Input Output (GPIO).	35
Alternate Mode	36
On/Off Controller	36

TABLE OF CONTENTS (CONTINUED)	
Top Level On/Off Controller	37
On/Off Controller Transition Table	38
Internal Wake-Up Flags.	39
Reset and Off Sequences	39
Power-Up/Down Sequence	40
Flexible Power Sequencer (FPS)	41
Startup Timing Diagram Due to nEN	42
Startup Timing Diagram Due to Charge Source Insertion	43
Force Enabled/Disabled Channels	43
Factory-Ship Mode State.	44
Debounced Inputs (nEN, GPI, CHGIN)	44
Watchdog Timer (WDT)	45
Detailed Description—SIMO Buck-Boost	46
SIMO Features and Benefits	46
SIMO Detailed Block Diagram	47
SIMO Control Scheme	47
Drive Strength	48
SIMO Soft-Start	48
SIMO Registers	49
SIMO Active Discharge Resistance	49
SIMO Buck Mode	49
Applications Information	50
SIMO Available Output Current	50
Inductor Selection	50
Input Capacitor Selection	51
Boost Capacitor Selection	51
Output Capacitor Selection	51
Example Component Selection	51
Inductor, Peak Current Limit, and Input Capacitor	52
Output Capacitors	54
Summary	56
SIMO Switching Frequency.	57
Unused Outputs	57
PCB Layout Guide.	58
Capacitors	58
Input Capacitor at IN_SBB	58
Output Capacitors at SBBx	58
Inductor	58
Ground Connections	58

~ **CO** • •

SIMO PMIC with 300mA Switching Charger

TABLE OF CONTENTS (CONTINUED)	
Detailed Description—Smart Power Selector Charger	59
Switching Charger Implementation with SIMO Architecture	59
Charger Symbol Reference Guide	59
Smart Power Selector	60
Die Temperature Regulation	60
Charger State Machine	60
Charger-Off State	62
Prequalification State	62
Fast-Charge States	62
Headroom Control	62
Top-Off State	63
Done State	63
Prequalification Timer Fault State	63
Fast-Charge Timer Fault State	63
Battery Temperature Fault State	63
JEITA-Modified States.	63
Typical Charge Profile	64
Charger Applications Information	64
CHGIN/SYS/BATT Capacitor Selection	64
Detailed Description—Adjustable Thermistor Temperature Monitors	65
Thermistor Bias	66
Configurable Temperature Thresholds	67
Applications Information	68
Using Different Thermistor β	68
NTC Thermistor Selection	69
Detailed Description—Analog Multiplexer	70
Measuring Battery Current	71
Method for Measuring Discharge Current	71
Method for Measuring Charge Current	71
Detailed Description—Low-Dropout Linear Regulator (LDO)/Load Switch (LSW)	72
Features and Benefits	72
LDO/LSW Simplified Block Diagram	72
LDO/LSW Active-Discharge Resistor	72
LDO/LSW Soft-Start	72
Load Switch Configuration	73
Applications Information	74
Input Capacitor Selection	74
Output Capacitor Selection	74
Detailed Description—I ² C Serial Communication	75

TABLE OF CONTENTS (CONTINUED)

SIMO PMIC with 300mA Switching Charger

General Description 75 Features 75 I²C Simplified Block Diagram 75 I²C System Configuration 76 I²C Interface Power 76 I²C Data Transfer 76 I²C Start and Stop Conditions 76 I²C Start and Stop Conditions 76 I²C Acknowledge Bit 77 I²C Clock Stretching 78 I²C Corearal Call Address 77 I²C Communication Speed 78 I²C Communication Protocols 79 Writing to a Single Register 79 Writing Multiple Bytes to Sequential Registers 80 Reading from a Single Register 81 Reading from Sequential Registers 81 Register Map 83 MAX77659 83 Register Details 84 Typical Application Circuits 107	TABLE OF CONTENTS (CONTINUED)
I ² C Simplified Block Diagram 75 I ² C System Configuration 76 I ² C Interface Power 76 I ² C Data Transfer 76 I ² C Start and Stop Conditions 76 I ² C Acknowledge Bit 77 I ² C Clock Stretching 77 I ² C Clock Stretching 78 I ² C Device ID 78 I ² C Communication Speed 78 I ² C Communication Protocols 79 Writing to a Single Register 79 Writing Multiple Bytes to Sequential Registers 80 Reading from a Single Register 81 Reading from Sequential Registers 81 Engaging HS-Mode for Operation up to 3.4MHz 82 Register Map 83 MAX77659 83 Register Details 84 Typical Application Circuits 107	General Description
I ² C System Configuration. 76 I ² C Interface Power 76 I ² C Data Transfer. 76 I ² C Data Transfer. 76 I ² C Start and Stop Conditions 76 I ² C Acknowledge Bit 77 I ² C Clock Stretching. 77 I ² C Clock Stretching. 78 I ² C Device ID 78 I ² C Communication Speed. 78 I ² C Communication Protocols 79 Writing to a Single Register. 79 Writing Multiple Bytes to Sequential Registers 80 Reading from a Single Register 81 Reading from Sequential Registers 81 Engaging HS-Mode for Operation up to 3.4MHz. 82 Register Map. 83 MAX77659 83 Register Details 84 Typical Application Circuits 107	Features
I²C Interface Power76I²C Data Transfer76I²C Data Transfer76I²C Start and Stop Conditions76I²C Acknowledge Bit77I²C Clock Stretching77I²C Clock Stretching78I²C General Call Address78I²C Communication Speed.78I²C Communication Protocols79Writing to a Single Register79Writing Multiple Bytes to Sequential Registers80Reading from a Single Register81Engaging HS-Mode for Operation up to 3.4MHz.82Register Map83MAX7765983Register Details84Typical Application Circuits107	I ² C Simplified Block Diagram
I²C Data Transfer76I²C Start and Stop Conditions76I²C Start and Stop Conditions76I²C Acknowledge Bit77I²C Slave Address77I²C Clock Stretching78I²C General Call Address78I²C Device ID78I²C Communication Speed78I²C Communication Protocols79Writing to a Single Register79Writing Multiple Bytes to Sequential Registers80Reading from a Single Register81Engaging HS-Mode for Operation up to 3.4MHz82Register Map83MAX7765983Register Details84Typical Application Circuits107	I ² C System Configuration
I²C Start and Stop Conditions76I²C Acknowledge Bit77I²C Slave Address77I²C Clock Stretching78I²C General Call Address78I²C Device ID78I²C Communication Speed78I²C Communication Protocols79Writing to a Single Register79Writing Multiple Bytes to Sequential Registers80Reading from a Single Register81Reading from Sequential Registers81Engaging HS-Mode for Operation up to 3.4MHz.82Register Details83MAX7765983Register Details84Typical Application Circuits107	I ² C Interface Power
I²C Acknowledge Bit77I²C Slave Address77I²C Clock Stretching78I²C General Call Address78I²C Device ID78I²C Communication Speed78I²C Communication Protocols79Writing to a Single Register79Writing Multiple Bytes to Sequential Registers80Reading from a Single Register81Engaging HS-Mode for Operation up to 3.4MHz82Register Map83MAX7765983Register Details84Typical Application Circuits107	I ² C Data Transfer
I2C Slave Address77I2C Clock Stretching.78I2C General Call Address.78I2C Device ID.78I2C Communication Speed.78I2C Communication Protocols79Writing to a Single Register.79Writing Multiple Bytes to Sequential Registers80Reading from a Single Register81Reading from Sequential Registers.81Engaging HS-Mode for Operation up to 3.4MHz.82Register Map.83MAX7765983Register Details84Typical Application Circuits107	I ² C Start and Stop Conditions
I²C Clock Stretching.78I²C General Call Address.78I²C Device ID.78I²C Communication Speed.78I²C Communication Protocols79Writing to a Single Register.79Writing Multiple Bytes to Sequential Registers80Reading from a Single Register81Reading from Sequential Registers.81Engaging HS-Mode for Operation up to 3.4MHz.82Register Map.83MAX7765983Register Details84Typical Application Circuits107	I ² C Acknowledge Bit
I²C General Call Address78I²C Device ID78I²C Communication Speed.78I²C Communication Protocols79Writing to a Single Register79Writing Multiple Bytes to Sequential Registers80Reading from a Single Register81Reading from Sequential Registers81Engaging HS-Mode for Operation up to 3.4MHz82Register Map83MAX7765983Register Details84Typical Application Circuits107	I ² C Slave Address
I²C Device ID78I²C Communication Speed.78I²C Communication Protocols79Writing to a Single Register.79Writing Multiple Bytes to Sequential Registers80Reading from a Single Register81Reading from Sequential Registers.81Engaging HS-Mode for Operation up to 3.4MHz.82Register Map.83MAX7765983Register Details84Typical Application Circuits107	I ² C Clock Stretching
I2C Communication Speed.78I2C Communication Protocols79Writing to a Single Register.79Writing Multiple Bytes to Sequential Registers80Reading from a Single Register81Reading from Sequential Registers81Engaging HS-Mode for Operation up to 3.4MHz.82Register Map.83MAX7765983Register Details84Typical Application Circuits107	I ² C General Call Address
I ² C Communication Protocols79Writing to a Single Register79Writing Multiple Bytes to Sequential Registers80Reading from a Single Register81Reading from Sequential Registers81Engaging HS-Mode for Operation up to 3.4MHz82Register Map83MAX7765983Register Details84Typical Application Circuits107	I ² C Device ID
Writing to a Single Register.79Writing Multiple Bytes to Sequential Registers80Reading from a Single Register81Reading from Sequential Registers.81Engaging HS-Mode for Operation up to 3.4MHz.82Register Map83MAX7765983Register Details84Typical Application Circuits107	I ² C Communication Speed
Writing Multiple Bytes to Sequential Registers80Reading from a Single Register81Reading from Sequential Registers81Engaging HS-Mode for Operation up to 3.4MHz82Register Map83MAX7765983Register Details84Typical Application Circuits107	I ² C Communication Protocols
Reading from a Single Register81Reading from Sequential Registers81Engaging HS-Mode for Operation up to 3.4MHz82Register Map83MAX7765983Register Details84Typical Application Circuits107	Writing to a Single Register
Reading from Sequential Registers.81Engaging HS-Mode for Operation up to 3.4MHz.82Register Map.83MAX7765983Register Details84Typical Application Circuits107	Writing Multiple Bytes to Sequential Registers 80
Engaging HS-Mode for Operation up to 3.4MHz.82Register Map83MAX7765983Register Details84Typical Application Circuits107	Reading from a Single Register
Register Map 83 MAX77659 83 Register Details 84 Typical Application Circuits 107	Reading from Sequential Registers
MAX77659	Engaging HS-Mode for Operation up to 3.4MHz 82
Register Details 84 Typical Application Circuits 107	Register Map
Typical Application Circuits	MAX77659
	Register Details
Typical Applications Circuit	Typical Application Circuits
.)	Typical Applications Circuit
Ordering Information	Ordering Information
Revision History	Revision History

SIMO PMIC with 300mA Switching Charger

LIST OF FIGURES

29
31
33
34
36
37
39
40
41
42
43
44
45
47
52
53
55
60
61
64
66
67
68
72
73
75
76
77
77
78
79
80
81
82
82

SIMO PMIC with 300mA Switching Charger

LIST OF TABLES

)
)
5
3
5
)
6
6
,
)
,
3
)
)
,

SIMO PMIC with 300mA Switching Charger

Absolute Maximum Ratings

SYS to IN_SBB -0.3V to +0.3V BST to PVL -0.3V to +6.0V AVL to GND -0.3V to +6.0V BST to LXB -0.3V to +6.0V PVL to PGND -0.3V to +6.0V BST to LXB -0.3V to +6.0V AMUX, THM, TBIAS to GND -0.3V to V _{AVL} + 0.3V BBD, SBB1, SBB2, SBB3 Short-Circuit Duration -0.3V to +0.3V nIRQ, nRST, SDA, AMUX, GPIO Continous Current ±20mA Operating Temperature Range -40°C to +85°C SYS continuous Current 1.2A _{RMS} Storage Temperature Range -65°C to +150°C BATT Continuous Current (Note 2) 1.2A _{RMS} Soldering Temperature (reflow) +260°C IN L DO to GND -0.3V to 6V -0.3V to 7V -0.3V to 7V +260°C
BATT Continuous Current (Note 2) 1.2A _{RMS} Soldering Temperature (reflow) +260°C IN_LDO to GND -0.3V to V _{IN_LDO} + 0.3V Continuous Power Dissipation (Multilayer Board, T _A = +70°C LDO to GND -0.3V to V _{IN_LDO} + 0.3V derate 20.4mW/°C above +70°C)

Note 1: V_{CCINT} is internally connected to either BATT or CHGIN. See the <u>nEN Internal Pullup Resistors to V_{CCINT}</u> section for more details.

Note 2: Do not repeatedly hot-plug a source to the BATT terminal at a rate greater than 10Hz. Hot plugging low impedance sources results in an ~8A momentary (~2µs) current spike.

Note 3: Do not externally bias LXA or LXB. LXA has internal clamping diodes to PGND and IN_SBB. LXB has an internal low-side clamping diode to PGND and an internal high-side clamping diode that dynamically connects to a selected SIMO output. It is normal for these diodes to briefly conduct during switching events. When the SIMO regulator is disabled, the LXB to PGND absolute maximum voltage is -0.3V to V_{SBB0} + 0.3V.


Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Package Information

WLP

Package Code	N302D2+1
Outline Number	<u>21-100509</u>
Land Pattern Number	Refer to Application Note 1891
Thermal Resistance, Four-Layer Board:	
Junction to Ambient (θ_{JA})	49°C/W (2s2p board)

SIMO PMIC with 300mA Switching Charger



For the latest package outline information and land patterns (footprints), go to <u>www.maximintegrated.com/packages</u>. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to <u>www.maximintegrated.com/thermal-tutorial</u>.

SIMO PMIC with 300mA Switching Charger

Electrical Characteristics

 $(V_{CHGIN} = 0V, V_{SYS} = V_{BATT} = V_{IN_SBB} = V_{IN_LDO} = 3.7V, V_{IO} = 1.8V$, limits are 100% production tested at $T_A = +25^{\circ}C$. Limits over the operating temperature range $(T_A = -40^{\circ}C \text{ to } +85^{\circ}C)$ are guaranteed by design and characterization, unless otherwise noted.)

PARAMETER	SYMBOL	COND	ITIONS	MIN	TYP	MAX	UNITS
Operating Voltage Range	V _{SYS}			2.7		5.5	V
			Main bias is off (CNFG_GLBL.SBI A_EN = 0); this is the standby state		0.3	1	
Shutdown Supply Current	I _{SHDN}	Current measured into BATT and SYS and IN_SBB and IN_LDO, all resources are off (LDO, SBB0,	Main bias is on in low-power mode (CNFG_GLBL.SBI A_EN = 1, CNFG_GLBL.SBIA _LPM = 1)		1	1 μA 28 28 μA	μΑ
		SBB1, SBB2), T _A = +25°C	Main bias is on in normal-power mode (CNFG_GLBL.SBI A_EN = 1, CNFG_GLBL.SBIA _LPM = 0)		28		
Main Bias Quiescent Current	Ι _Q	Main bias is in norma (CNFG_GLBL.SBIA_			28		μA
Quiescent Supply Current	IQ	Current measured into BATT and SYS and IN_SBB and IN_LDO; LDO, SBB0, SBB1, SBB2 are enabled with no load watchdog timer disabled	Main bias is in low- power mode (CNFG_GLBL.SBI A_LPM = 1)		6	13	μΑ
BATT Factory-Ship Mode Current	IBATT-FSM	Factory-ship mode (I open), T _A = +25°C, V = V _{INLDO} = 0V			0.2	1	μΑ

Electrical Characteristics—Global Resources

(V_{AVL} = 3.7V, limits are 100% production tested at T_A = +25°C, limits over the operating temperature range (T_A = -40°C to +85°C) are guaranteed by design and characterization, unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS			
GENERAL CHARACTER	GENERAL CHARACTERISTICS								
Main Bias Enable Time	^t SBIAS_EN			0.5		ms			
VOLTAGE MONITORS /	VOLTAGE MONITORS / POWER-ON RESET (POR)								
POR Threshold	V _{POR}	V _{AVL} falling	1.6	1.9	2.1	V			
POR Threshold Hysteresis				100		mV			
VOLTAGE MONITORS / UNDERVOLTAGE LOCKOUT (UVLO)									
UVLO Threshold	VAVLUVLO	V _{AVL} falling	2.5	2.6	2.7	V			

SIMO PMIC with 300mA Switching Charger

Electrical Characteristics—Global Resources (continued)

PARAMETER	SYMBOL	COND	ITIONS	MIN	TYP	MAX	UNITS	
UVLO Threshold Hysteresis	V _{AVLUVLO_HY} S				300		mV	
VOLTAGE MONITORS /	OVERVOLTAGE	LOCKOUT (OVLO)		•				
OVLO Threshold	V _{SYSOVLO}	V _{SYS} rising		5.70	5.85	6.00	V	
THERMAL MONITORS				•				
Overtemperature- Lockout Threshold	T _{OTLO}	T _J rising	T _J rising		165		°C	
Thermal Alarm Temperature 1	T _{JAL1}	T _J rising			80		°C	
Thermal Alarm Temperature 2	T _{JAL2}	T _J rising			100		°C	
Thermal Alarm Temperature Hysteresis					15		°C	
ENABLE INPUT (nEN)				•				
nEN Input Leakage	1	V _{nEN} = V _{CCINT} =	T _A = +25°C	-1	±0.001	+1		
Current	InEN_LKG	5.5V	T _A = +85°C		±0.01		μΑ	
nEN Input Falling Threshold	V _{TH_nEN_F}	nEN Falling		V _{CCINT} - 1.4	V _{CCINT} - 1.0		V	
nEN Input Rising Threshold	V _{TH_nEN_R}	nEN Rising			V _{CCINT} - 0.9	V _{CCINT} - 0.6	V	
			V _{CHGIN} = 0V, battery is present (V _{BATT} is valid)		V _{BATT}			
V _{CC} Internal	VCCINT	(<u>Note 4</u>)	V _{CHGIN} = 5V, not suspended (CNFG_CHG_G.U SBS = 0)		V _{CHGIN}		V	
	4	CNFG_GLBL.DBEN	_nEN = 0		500		μs	
Debounce Time	^t DBNC_nEN	CNFG_GLBL.DBEN	_nEN = 1		30		ms	
Manual Reset Time	tupor	CNFG_GLBL.T_MR	T = 1	2.2	3.3	4.2	s	
	t _{MRST}	CNFG_GLBL.T_MRT = 0 7 8 10.5		10.5	5			
nEN Internal Pullup	R _{nEN-PU}	Pullup to V _{CCINT}	PU_DIS = 0 200			kΩ		
			PU_DIS = 1		10000		1/77	
OPEN-DRAIN INTERRUP	PT OUTPUT (nIR	Q)						
Output Voltage Low	V _{OL}	I _{SINK} = 2mA				0.4	V	
Output Falling Edge Time	^t f_nIRQ	C _{IRQ} = 25pF			2		ns	

SIMO PMIC with 300mA Switching Charger

Electrical Characteristics—Global Resources (continued)

PARAMETER	SYMBOL	COND	ITIONS	MIN	TYP	MAX	UNITS
Lookago Curront	1	$V_{SYS} = V_{IO} = 5.5V$ nIRQ is high impedance (no interrupts) $V_{nIRQ} = 0V$ and 5.5V	T _A = +25°C	-1	±0.001	+1	
Leakage Current	I _n IRQ_LKG	$V_{AVL} = V_{IO} = 5.5V$ nIRQ is high impedance (no interrupts) $V_{nIRQ} = 0V$ and 5.5V	T _A = +85°C		±0.01		μΑ
OPEN-DRAIN RESET OU	ITPUT (nRST)		•				
Output Voltage Low	V _{OL}	I _{SINK} = 2mA				0.4	V
Output Falling Edge Time	^t f_nRST	C _{RST} = 25pF			2		ns
nRST Deassert Delay Time	^t RSTODD	See Figure 10 and F information	igure 11 for more		5.12		ms
nRST Assert Delay Time	^t RSTOAD				10.24		ms
		V _{AVL} = V _{IO} = 5.5V	T _A = +25°C	-1	±0.001	+1	
Leakage Current	I _{nRST_LKG}	nRST is high impedance (no reset) V _{nRST} = 0V and 5.5V	T _A = +85°C		±0.01		μA
GENERAL PURPOSE IN	PUT/OUTPUT (C	GPIO)	1	-			
Input Voltage Low	VIL	V _{IO} = 1.8V				0.3 x V _{IO}	V
Input Voltage High	VIH	V _{IO} = 1.8V		0.7 x V _{IO}			V
		CNFG_GPIOx.DIR	T _A = +25°C	-1	±0.001	+1	
Input Leakage Current	^I GPI_LKG	= 1 V _{IO} = 5.5V V _{GPIO} = 0V and 5.5V	T _A = +85°C		±0.01		μΑ
Output Voltage Low	V _{OL}	I _{SINK} = 2mA				0.4	V
Output Voltage High	V _{OH}	I _{SOURCE} = 1mA		0.8 x V _{IO}			V
Input Debounce Time	^t DBNC_GPI	CNFG_GPIOx.DBEN	N_GPI = 1		30		ms
Output Falling Edge Time	t _{f_} GPIO	C _{GPIO} = 25pF			3		ns
Output Rising Edge Time	t _{r_GPIO}	C _{GPIO} = 25pF			3		ns
FLEXIBLE POWER SEQU	JENCER						
FPS Startup Delay	tFPS_DLY				1.43		ms
Power-Up Event Periods	t _{EN}	See Figure 9	See Figure 9		1.28		ms
Power-Down Event Periods	t _{DIS}	See Figure 9			2.56		ms

Note 4: See the <u>nEN Internal Pullup Resistors to V_{CCINT}</u> section for more details.

Electrical Characteristics—SIMO Buck-Boost

 $(V_{AVL} = 3.7V, V_{IN_SBB} = 3.7V, C_{SBBx} = 10\mu$ F, L = 1.5µH, limits are 100% production tested at T_A = +25°C, limits over the operating temperature range (T_A = -40°C to +85°C) are guaranteed by design and characterization, unless otherwise noted.)

PARAMETER	SYMBOL	COND	ITIONS	MIN	TYP	MAX	UNITS
GENERAL CHARACTER	ISTICS / OUTPL	T VOLTAGE RANGE	(SBB0/1/2)				•
Programmable Output Voltage Range				0.5		5.5	V
Output DAC Bits					7		bits
		TV_SBBx = 0.5 to 1.	7V		25		
Output DAC LSB Size		TV_SBBx = 1.7 to 5.	5V	50			mV
OUTPUT VOLTAGE ACC	URACY	•					
		V _{SBBx} falling,	T _A = +25°C	-3.0		+3.0	
Output Voltage Accuracy		threshold where LXA switches high; specified as a percentage of target output voltage	T _A = -40°C to +85°C	-4.55		+4.55	%
TIMING CHARACTERIST	TICS						
Enable Delay		When main bias is o the SIMO receiving i to when it begins to service that output w	ts first enable signal switch in order to		60		μs
Soft-Start Slew Rate	dV/dt _{SS}			3.3	5.0	6.6	mV/µs
POWER STAGE CHARA	CTERISTICS	1					•
		SBB0, SBB1,	T _A = +25°C	-1.0	±0.1	+1.0	
LXA Leakage Current		SBB2 are disabled, $V_{CHGIN} = 0V$, $V_{IN_SBB} = 5.5V$, $V_{LXA} = 0V$, or 5.5V	T _A = +85°C		±1.0		μΑ
		SBB0, SBB1,	T _A = +25°C	-1.0	±0.1	+1.0	
LXB Leakage Current		SBB2 are disabled, V _{CHGIN} = 0V,	T _A = +85°C		±1.0		μA
		V _{PVL} = 5.5V, V _{LXB} = 5.5V, V _{BST} = 11V,	T _A = +25°C		+0.01	+1.0	
Do Leakage Current	BST Leakage Current	V _{PVL} = 5.5V, V _{LXB} = 5.5V, V _{BST} = 11V,	T _A = +85°C		+0.1		μΑ

SIMO PMIC with 300mA Switching Charger

Electrical Characteristics—SIMO Buck-Boost (continued)

 $(V_{AVL} = 3.7V, V_{IN_SBB} = 3.7V, C_{SBBx} = 10\mu$ F, L = 1.5µH, limits are 100% production tested at T_A = +25°C, limits over the operating temperature range (T_A = -40°C to +85°C) are guaranteed by design and characterization, unless otherwise noted.)

PARAMETER	SYMBOL	COND	ITIONS	MIN	TYP	MAX	UNITS	
		SBB0, SBB1,	T _A = +25°C		+0.1	+1.0		
Disabled Output Leakage Current		SBB2 are disabled, $V_{CHGIN} = 0V$, active-discharge disabled (ADE_SBBx = 0), $V_{SBBx} = 5.5V$, $V_{LXB} = 0V$, $V_{SYS} =$ V_{IN} SBB = $V_{BST} =$ $5.5\overline{V}$,	T _A = +85°C		+0.2		μΑ	
		SBBx disabled,	SBB0	160	280	500		
Active Discharge Resistance	R _{AD_SBBx}	active-discharge enabled (CNFG_SBBx_B.A DE_SBBx = 1)	SBB1/2	80	140	260	Ω	
CONTROL SCHEME								
		V _{CHGIN} = 0V, CNFG_SBBx_B.IP_3	SBBx[1:0] = 0b11	-18%	0.335	+18%		
		V _{CHGIN} = 0V, CNFG_SBBx_B.IP_S	SBBx[1:0] = 0b10	-14%	0.500	+14%		
		V _{CHGIN} = 0V, CNFG_SBBx_B.IP_S	SBBx[1:0] = 0b01	-8%	0.750	+8%		
		V _{CHGIN} = 0V, CNFG_SBBx_B.IP_S	SBBx[1:0] = 0b00	-7%	1.000	+7%		
Peak Current Limit	I _{P_SBB} (<u>Note</u> <u>5</u>)	CHGIN is valid, CNFG_SBB_TOP_E 0b11	3.IP_SBB3[1:0] =		0.500		A	
		CHGIN is valid, CNFG_SBB_TOP_E 0b10	3.IP_SBB3[1:0] =	-15%	1.000	+15%		
		CHGIN is valid, CNFG_SBB_TOP_E 0b01	3.IP_SBB3[1:0] =		1.500			
		CHGIN is valid, CNFG_SBB_TOP_E 0b00	3.IP_SBB3[1:0] =		2.000			

Note 5: Typical values align with bench observations using the stated conditions with an inductor. Minimum and maximum values are tested in production with DC currents without an inductor. See the <u>Typical Operating Characteristics</u> SIMO switching waveforms to gain more insight on this specification.

SIMO PMIC with 300mA Switching Charger

Electrical Characteristics—Smart Power Selector Charger

PARAMETER	SYMBOL	COND	ITIONS	MIN	TYP	MAX	UNITS
DC INPUT							
CHGIN Valid Voltage Range	V _{CHGIN}	Initial CHGIN voltage charging	e before enabling	3.4		5.5	V
CHGIN Overvoltage Threshold	V _{CHGIN_OVP}	DC rising		5.5	5.65	5.8	v
CHGIN Overvoltage Hysteresis					100		mV
CHGIN Undervoltage Lockout	V _{CHGIN_UVLO}	DC rising		3.2	3.3	3.4	V
CHGIN Undervoltage- Lockout Hysteresis					200		mV
Charger Input Debounce Timer	t _{CHGIN-DB}	V _{CHGIN} = 5V, time b allowed to deliver cu	efore CHGIN is rrent to SYS or BATT	100	120	140	ms
SUPPLY AND QUIESCE	NT CURRENTS						
CHGIN Supply Current	ICHGIN	V _{CHGIN} = 5V, charger is not in USB suspend (CNFG_CHG_G.USBS = 0), charging is finished (STAT_CHG_B.CHG_DTLS[3:0] indicates done), I _{SYS} = 0mA			1.0	1.8	mA
CHGIN Input Active Discharge Resistance	R _{AD_CHGIN}	V _{CHGIN} < V _{CHGIN} UVLO		0.66	1	1.7	kΩ
CHGIN Suspend Supply Current	I _{CHGIN-SUS}	(CNFG_CHG_G.USI	V _{CHGIN} = 5V, charger in USB suspend (CNFG_CHG_G.USBS = 1), V _{BATT} = 4.3V, SBB0/1/2 and LDO are disabled		50		μA
BATT Bias Current	IBATT-BIAS	V _{CHGIN} = 5V, charge suspend (CNFG_CH charging is finished (STAT_CHG_B.CHG indicates done), I _{SYS}	G_G.USBS = 0), 6_DTLS[3:0]		9		μΑ
PREQUALIFICATION							
Prequalification Voltage Threshold Range	V _{PQ}	Programmable in 100 CNFG_CHG_C.CHG		2.3		3.0	V
Prequalification Voltage Threshold Accuracy		V _{PQ} = 3.0V		-3		+3	%
Pregualification Mode		V _{BATT} = 2.5V V _{PQ} = 3.0V	CNFG_CHG_B.I_P Q = 0		10		
Charge Current	I _{PQ}	Expressed as a percentage of IFAST-CHG	CNFG_CHG_B.I_P Q = 1		20		%
Prequalification Safety Timer	t _{PQ}	$V_{BATT} < V_{PQ} = 3.0V$		27	30	33	minutes
FAST-CHARGE							
Fast-Charge Voltage Range	VFAST-CHG	I _{BATT} = 0mA, progra steps with CNFG_CF		3.6		4.6	V

SIMO PMIC with 300mA Switching Charger

Electrical Characteristics—Smart Power Selector Charger (continued)

PARAMETER	SYMBOL	COND	ITIONS	MIN	TYP	MAX	UNITS
Fast-Charge Voltage			$V_{FAST-CHG} = 4.3V,$ $V_{SYS} = V_{FAST-CHG}$ $+ 200mV, T_A =$ $+25^{\circ}C$	-0.5		+0.5	~ %
Accuracy		I _{BATT} = 0mA	$V_{FAST-CHG} = 3.6V$ to 4.6V, $V_{SYS} =$ $V_{FAST-CHG} +$ 200mV			1.0	
Fast-Charge Current	Additional Additiona Additional Additional Additiona Additional Additional Additiona Additional Additional Add			7.5		300	
Range	IFAST-CHG	MAX77659S; progra steps with CNFG_CI		5.0		200	- mA
		$T_{A} = +25^{\circ}C, V_{BATT}$ $= V_{FAST-CHG} - 300mV$ MAX I_{FAS} MAX I_{FAS} MAX I_{FAS} MAX I_{FAS} MAX I_{FAS}	MAX77659A; I _{FAST-CHG} = 15mA	-1.5		+1.5	
			MAX77659S; I _{FAST-CHG} = 10mA	-1.5		+1.5	
Fast-Charge Current Accuracy			MAX77659A; I _{FAST-CHG} = 300mA	-2.0		+2.0	%
			MAX77659S; I _{FAST-CHG} = 200mA	-4.0		+4.0	-
Fast-Charge Current Accuracy over Temperature		Across all current se V _{FAST-CHG} - 300mV +85°C	ttings, V _{BATT} = /, T _A = -40°C to	-10		+10	%
Fast-Charge Safety Timer Range	t _{FC}	Programmable in 2 h disabled with CNFG_CHG_E.T_F/ measured from preq fault	AST_CHG[1:0], time	3		7	hours
Fast-Charge Safety Timer Accuracy		t _{FC} = 3 hours		-10		+10	%
Fast-Charge Safety Timer Suspend Threshold		Fast-charge CC mod timer paused when o below this threshold, percentage of I _{FAST} .	expressed as a		20		%
Junction Temperature Regulation Setting Range	T _{J-REG}	Programmable in 10 CNFG_CHG_D.TJ_I		60		100	°C
Junction Temperature Regulation Loop Gain	G _{TJ-REG}	Rate at which I _{FAST} . to maintain T _{J-REG} , percentage of I _{FAST} . centigrade rise	_{-CHG} /I _{PQ} is reduced expressed as a _{-CHG} /I _{PQ} per degree		-5.4		%/°C
Charge Current Soft- Start Slew Time		Zero to full-scale			1		ms

SIMO PMIC with 300mA Switching Charger

Electrical Characteristics—Smart Power Selector Charger (continued)

PARAMETER	SYMBOL	COND	ITIONS	MIN	TYP	MAX	UNITS
TERMINATION AND TOP	P-OFF						-
		CNFG_CHG_C.I_TE expressed as a perc	ERM[1:0] = 0b00 entage of I _{FAST-CHG}		5		
End-of-Charge	I	CNFG_CHG_C.I_TE expressed as a perc	ERM[1:0] = 0b01 entage of I _{FAST-CHG}		7.5		%
Termination Current	ITERM	CNFG_CHG_C.I_TE expressed as a perc	ERM[1:0] = 0b10 entage of I _{FAST-CHG}	8.5	10	11.5	70
		CNFG_CHG_C.I_TE expressed as a perc	ERM[1:0] = 0b11 entage of I _{FAST-CHG}		15		
Top-Off Timer Range	t _{TO}	I _{BATT} < I _{TERM} , prog minute steps with CNFG_CHG_C.T_T		0		35	minutes
Top-Off Timer Accuracy		t _{TO} = 10 minutes		-10		+10	%
Charge Restart Threshold	Vrestart	Charging is finished (STAT_CHG_B.CHC indicates done) Charging resumes w CHG - VRESTART	G_DTLS[3:0] when V _{BATT} < V _{FAST-}	50	100		mV
		MAX77659A; I _{FAST} = 1.5mA (10% of I _{FA} +25°C	_{CHG} = 15mA, I _{TERM} .st-chg), T _A =	1.35	1.5	1.65	
End-of-Charge		MAX77659S; I _{FAST} = 1.0mA (10% of I _{FA} +25°C	CHG = 10mA, I _{TERM} .ST-CHG), T _A =	0.85	1.0	1.15	
Termination Current Accuracy		MAX77659A; I _{FAST} - I _{TERM} = 30mA (10% +25°C	_{CHG} = 300mA, of I _{FAST-CHG}), T _A =	27	30	33	mA
		MAX77659S; I _{FAST-CHG} = 200mA, I _{TERM} = 20mA (10% of I _{FAST-CHG}), T _A = +25°C		18	20	22	-
End-of-Charge Termination Current Glitch Filter					60		μs
DEVICE ON-RESISTANC	E AND LEAKA	GE					•
BATT to SYS On- Resistance		V _{BATT} = 3.7V, I _{BATT} 0V, battery is discha	- = 300mA, V _{CHGIN} = rging to SYS		100	150	mΩ
		V _{CHGIN} = 5V,	T _A = +25°C		0.1	1.0	
Charger FET Leakage Current		V _{SYS} = V _{SBB3} = 4.5V, V _{BATT} = 0V, charger disabled	T _A = +85°C		1		μA
SYSTEM NODE		•					
System Voltage Regulation Accuracy	V _{SYS}	$\begin{array}{ c c c c c c c c c c c c c c c c c c c$	GIN = 5V, V _{SYS_MIN} = 200mV, V _{BATT} > P_CHG = 0.5A	V _{BATT} + 0.15	V _{BATT} + 0.2	V _{BATT} + 0.25	V
Minimum System Voltage Regulation Setpoint	V _{SYS-MIN}	V _{SBB3} = V _{SYS} , V _{CH} = 3.4V, V _{SYS} _HDRM 3.2V	_{GIN} = 5V, V _{SYS MIN}	-4.55%	3.4	+4.55%	V

SIMO PMIC with 300mA Switching Charger

Electrical Characteristics—Smart Power Selector Charger (continued)

 $(V_{CHGIN} = 5.0V, V_{BATT} = 4.2V)$, limits are 100% production tested at $T_A = +25^{\circ}C$, limits over the operating temperature range ($T_A = -40^{\circ}C$ to +85°C) are guaranteed by design and characterization, unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Supplement Mode System Voltage Regulation		I _{SYS} = 150mA		V _{BATT} - 0.15V		V

Electrical Characteristics—Adjustable Thermistor Temperature Monitors

 $(V_{CHGIN} = 5.0V, V_{BATT} = 4.2V)$, limits are 100% production tested at $T_A = +25^{\circ}C$, limits over the operating temperature range ($T_A = -40^{\circ}C$ to +85°C) are guaranteed by design and characterization, unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
JEITA TEMPERATURE	IONITORS					
TBIAS Voltage	V _{TBIAS}	CNFG_CHG_F.THM_EN = 1, V _{CHGIN} = 5V		1.25		V
JEITA Cold Threshold Range	V _{COLD}	Voltage rising threshold, programmable with CNFG_CHG_A.THM_COLD[1:0] in 5°C increments when using an NTC β = 3380K	0.867		1.024	v
JEITA Cool Threshold Range	V _{COOL}	Voltage rising threshold, programmable with CNFG_CHG_A.THM_COOL[1:0] in 5°C increments when using an NTC β = 3380K	0.747		0.923	v
JEITA Warm Threshold Range	Vwarm	Voltage falling threshold, programmable with CNFG_CHG_A.THM_WARM[1:0] in 5°C increments when using an NTC β = 3380K	0.367		0.511	v
JEITA Hot Threshold Range	V _{НОТ}	Voltage falling threshold, programmable with CNFG_CHG_A.THM_HOT[1:0] in 5° C increments when using an NTC β = 3380K	0.291		0.411	v
Temperature Threshold Accuracy		Voltage threshold accuracy expressed as temperature for an NTC β = 3380K		±3		°C
Temperature Threshold Hysteresis		Temperature hysteresis set on each voltage threshold for an NTC β = 3380K		3		°C
JEITA Modified Fast- Charge Voltage Range	V _{FAST-} CHG_JEITA	I _{BATT} = 0mA, programmable in 25mV steps, battery is either cool or warm	3.6		4.6	V
JEITA Modified Fast-	IFAST-	MAX77659A; programmable in 7.5mA steps, battery is either cool or warm	7.5		300	mA
Charge Current Range	CHG_JEITA	MAX77659S; programmable in 5.0mA steps, battery is either cool or warm	5.0		200	IIIA

Electrical Characteristics—Analog Multiplexer

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS		
ANALOG MULTIPLEXER								
Full-Scale Voltage	V _{FS}			1.25		V		

SIMO PMIC with 300mA Switching Charger

Electrical Characteristics—Analog Multiplexer (continued)

PARAMETER	SYMBOL	CON	DITIONS	MIN	TYP	MAX	UNITS
Channel Switching Time					0.3		μs
		V _{AMUX} = 0V,	T _A = +25°C		1	500	nA
Off Leakage Current		AMUX is high impedance	T _A = +85°C		1		μA
CHGIN POWER MEASUR	REMENT						
CHGIN Voltage Monitor Gain	G _{VCHGIN}	V _{FS} corresponds to	o 7.5V		0.167		V/V
BATT AND SYS POWER	MEASUREMEN	T					·
Battery Charge Current Monitor Gain	G _{IBATT-CHG}	V _{FS} corresponds to setting (CNFG_CH	o 100% of I _{FAST-CHG} G_E.CHG_CC[5:0])		12.5		mV/%
			_{T-CHG} = 15mA, T _A = - _{AST-CHG} - 300mV	-3.5		+3.5	
Charge Current Monitor		MAX77659S; I _{FAST-CHG} = 10mA, T _A = +25°C, V _{BATT} = V _{FAST-CHG} - 300mV		-3.5		+3.5	- %
Accuracy		MAX77659A; I _{FAST-CHG} = 300mA, T _A = +25°C, V _{BATT} = V _{FAST-CHG} - 300mV		-3.5		+3.5	/0
			_{T-CHG} = 200mA, T _A = - _{AST-CHG} - 300mV	-3.5		+3.5	
Charge Current Monitor Accuracy over Temperature		Across all current s V _{FAST-CHG} - 300m		-10		+10	%
Battery Discharge Monitor Full-Scale Current Range	I _{DISCHG-} SCALE	Programmable with CNFG_CHG_I.IMC SCALE[3:0]		8.2		300	mA
Battery Discharge Current Monitor Accuracy		15mA to 300mA ba current, I _{DISCHG-S}		-15		+15	%
Battery Discharge Current Monitor Offset		I _{BATT} = 0mA		-0.5		+0.8	mA
Battery-Voltage Monitor Gain	G _{VBATT}	V _{FS} corresponds to	o 4.6V		0.272		V/V
SYS Voltage Monitor Gain	G _{VSYS}	V_{FS} corresponds to V_{SYS})	o 4.8V (maximum		0.26		V/V
THM AND TBIAS VOLTA	GE MEASUREN	IENT					1
THM Voltage Monitor Gain	G _{VTHM}				1		V/V
TBIAS Voltage Monitor Gain	G _{VTBIAS}				1		V/V

SIMO PMIC with 300mA Switching Charger

Electrical Characteristics—Low-Dropout Linear Regulator (LDO)/Load Switch (LSW)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
LDO	•					
		LDO mode	1.71		5.5	
Input Voltage Range	VIN_LDO	Switch mode	1.3		5.5	V
Quiescent Supply		I _{OUT_LDO} = 0		1.4	2.1	
Current	IIN_LDO	I _{OUT_LDO} = 0, switch mode		0.5	1	μA
Quiescent Supply Current In Dropout	IIN_DRP_LDO	$I_{OUT_LDO} = 0, V_{IN_LDO} = 2.9V, V_{LDO} = 3V$		2.1	4.6	μA
Maximum Output	1	V _{IN_LDO} > 1.8V	100			mA
Current	IOUT_LDO	V _{IN_LDO} = 1.8V or lower	50			
Output Voltage	V _{OUT_LDO}		0.5		5.0	V
Output Accuracy		V_{IN_LDO} = (V_{OUT_LDO} + 0.5V) or higher, I _{OUT_LDO} = 1mA	-3.1		+3.1	%
Dropout Voltage	V _{DRP_LDOx}	V _{IN_LDO} = 3V, LDO programmed to 3V, I _{OUT_LDO} = 100mA			100	mV
Line Regulation		$V_{IN_LDO} = (V_{OUT_LDO} + 0.5 V)$ to 5.5V	-0.5		+0.5	%/V
Load Regulation		$V_{IN LDO}$ = 1.8V or higher, $I_{OUT LDO}$ = 100µA to 100mA		0.001	0.005	%/mA
Line Transient		V_{IN_LDO} = 4V to 5V, V_{LDO} = 1.8V, I_{LDO} = 5mA, 5µs rise time		± 25		mV
Load Transient		I _{OUT_LDO} = 100µA to 10mA, 200ns rise time		100		
		I _{OUT_LDO} = 100µA to 100mA, 200ns rise time		200		mV
Active Discharge Resistance	R _{AD_LDO}		42	80	200	Ω
		V _{IN_LDO} = 2.7V, I _{OUT_LDO} = 100mA			0.8	
Switch Mode On- Resistance	R _{ON_LDO}	V _{IN LDO} = 1.8V, I _{OUT LDO} = 50mA			1	Ω
Tresistance	_	V _{IN_LDO} = 1.3V, I _{OUT_LDO} = 5mA			3	1
Olary Data		I _{OUT_LDO} = 0mA, time from 10% to 90% of final register value		1.4		
Slew Rate		I _{OUT_LDO} = 0mA, time from 10% to 90% of final register value, switch mode		1.4		V/ms
Chart Circuit Current		V _{IN_LDO} = 2.7V, V _{OUT_LDO} = GND	170	380	620	
Short-Circuit Current Limit		$V_{IN \ LDO} = 2.7V, V_{OUT \ LDO} = 2.55V,$ switch mode	170	370		mA
		10Hz to 100kHz, V_{IN_LDO} = 5V, V _{OUT LDO} = 3.3V		150		
Output Noise		10Hz to 100kHz, V _{IN_LDO} = 5V, V _{OUT_LDO} = 2.5V		125		
		10Hz to 100kHz, V _{IN_LDO} = 5V, V _{OUT_LDO} = 1.2V		90		μV _{RMS}
		10Hz to 100kHz, V _{IN_LDO} = 5V, V _{OUT_LDO} = 0.9V		80		

Electrical Characteristics—Low-Dropout Linear Regulator (LDO)/Load Switch (LSW) (continued)

 $(V_{AVL} = 3.7V)$, limits are 100% production tested at $T_A = +25^{\circ}C$, limits over the operating temperature range ($T_A = -40^{\circ}C$ to $+85^{\circ}C$) are guaranteed by design and characterization, unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Output DAC Bits				8		bits
Output DAC LSB Size				25		mV

Electrical Characteristics—I²C Serial Communication

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
POWER SUPPLY						
V _{IO} Voltage Range	V _{IO}		1.7	1.8	3.6	V
V _{IO} Bias Current		V_{IO} = 3.6V, V_{SDA} = V_{SCL} = 0V or 3.6V, T _A = +25°C	-1	0	+1	μA
		V_{IO} = 1.7V, V_{SDA} = V_{SCL} = 0V or 1.7V	-1	0	+1	-
SDA AND SCL I/O STAG	E					
SCL, SDA Input High Voltage	VIH	V _{IO} = 1.7V to 3.6V	0.7 x V _{IO}			V
SCL, SDA Input Low Voltage	V _{IL}	V _{IO} = 1.7V to 3.6V			0.3 x V _{IO}	V
SCL, SDA Input Hysteresis	V _{HYS}			0.05 x V _{IO}		V
SCL, SDA Input Leakage Current	lı	V_{IO} = 3.6V, V_{SCL} = V_{SDA} = 0V and 3.6V	-10		+10	μA
SDA Output Low Voltage	V _{OL}	Sinking 20mA			0.4	V
SCL, SDA Pin Capacitance	Cl			10		pF
Output Fall Time from V _{IH} to V _{IL}	t _{OF} (<u>Note 6</u>)				120	ns
I ² C-COMPATIBLE INTER	RFACE TIMING (STANDARD, FAST, AND FAST-MODE PL	US) (<u>Note 6</u>)			
Clock Frequency	f _{SCL}		0		1000	kHz
Hold Time REPEATED START Condition	^t HD_STA		0.26			μs
SCL Low Period	t _{LOW}		0.5			μs
SCL High Period	thigh		0.26			μs
Setup Time REPEATED START Condition	^t su_sta		0.26			μs
Data Hold Time	thd_dat		0			μs
Data Setup Time	tsu_dat		50			ns
Setup Time for STOP Condition	tsu_sto		0.26			μs

SIMO PMIC with 300mA Switching Charger

Electrical Characteristics—I²C Serial Communication (continued)

 $(V_{AVL} = 3.7V, V_{IO} = 1.8V, limits are 100\% production tested at T_A = +25°C, limits over the operating temperature range (T_A = -40°C to +85°C) are guaranteed by design and characterization, unless otherwise noted.)$

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Bus Free Time between STOP and START Condition	^t BUF		0.5			μs
Pulse Width of Suppressed Spikes	t _{SP}	Maximum pulse width of spikes that must be suppressed by the input filter		50		ns
I ² C-COMPATIBLE INTER	FACE TIMING (HIGH-SPEED MODE, C _B = 100pF) (<u>Note 6</u>)				
Clock Frequency	f _{SCL}				3.4	MHz
Setup Time REPEATED START Condition	t _{SU_STA}		160			ns
Hold Time REPEATED START Condition	^t HD_STA		160			ns
SCL Low Period	t _{LOW}		160			ns
SCL High Period	thigh		60			ns
Data Setup Time	^t SU_DAT		10			ns
Data Hold Time	^t HD_DAT		0		70	ns
SCL Rise Time	t _{rCL}	T _A = +25°C	10		40	ns
Rise Time of SCL Signal after REPEATED START Condition and after Acknowledge Bit	t _{rCL1}	T _A = +25°C	10		80	ns
SCL Fall Time	t _{fCL}	T _A = +25°C	10		40	ns
SDA Rise Time	t _{rDA}	T _A = +25°C	10		80	ns
SDA Fall Time	t _{fDA}	T _A = +25°C	10		80	ns
Setup Time for STOP Condition	tsu_sто		160			ns
Bus Capacitance	CB				100	pF
Pulse Width of Suppressed Spikes	t _{SP}	Maximum pulse width of spikes that must be suppressed by the input filter		10		ns
I ² C-COMPATIBLE INTER	FACE TIMING (HIGH-SPEED MODE, C _B = 400pF) (<u>Note 6</u>)				
Clock Frequency	f _{SCL}				1.7	MHz
Setup Time REPEATED START Condition	^t SU_STA		160			ns
Hold Time REPEATED START Condition	^t HD_STA		160			ns
SCL Low Period	t _{LOW}		320			ns
SCL High Period	^t HIGH		120			ns
Data Setup Time	^t SU_DAT		10			ns
Data Hold Time	thd_dat		0		150	ns
SCL Rise Time	t _{RCL}	T _A = +25°C	20		80	ns
Rise Time of SCL Signal after REPEATED START Condition and after Acknowledge Bit	t _{RCL1}	T _A = +25°C	20		80	ns

SIMO PMIC with 300mA Switching Charger

Electrical Characteristics—I²C Serial Communication (continued)

 $(V_{AVL} = 3.7V, V_{IO} = 1.8V, limits are 100\% production tested at T_A = +25°C, limits over the operating temperature range (T_A = -40°C to +85°C) are guaranteed by design and characterization, unless otherwise noted.)$


PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
SCL Fall Time	t _{FCL}	T _A = +25°C	20		80	ns
SDA Rise Time	t _{RDA}	T _A = +25°C	20		160	ns
SDA Fall Time	t _{FDA}	T _A = +25°C	20		160	ns
Setup Time for STOP Condition	^t s∪_sto		160			ns
Bus Capacitance	CB				400	pF
Pulse Width of Suppressed Spikes	t _{SP}	Maximum pulse width of spikes that must be suppressed by the input filter		10		ns

Note 6: Design guidance only. Not production tested.

SIMO PMIC with 300mA Switching Charger

Typical Operating Characteristics

(Typical Applications Circuit. $V_{CHGIN} = 0V$, $V_{SYS} = V_{IN_SBB} = V_{BATT} = 3.7V$, $V_{IO} = 1.8V$, $T_A = +25^{\circ}C$, $V_{SBB0} = 1.8V$, $I_{P_SBB0} = 0.5A$, SBB0 in Buck mode, $V_{SBB1} = 1.1V$, $I_{P_SBB1} = 0.5A$, SBB1 in Buck mode, $V_{SBB2} = 3.3V$, $I_{P_SBB2} = 1A$ peak, SBB2 in Buck-Boost mode, unless otherwise noted. Inductor = DFE201610E-1R5M=P2, 1.5μ H, $91m\Omega$.)



SIMO PMIC with 300mA Switching Charger

Typical Operating Characteristics (continued)

_{SBB} = 0.50A _{SBB} = 0.75A

= 1.00A

0.01

IOUT (A)


0.1

0.5

0.4

. 0.001

(Typical Applications Circuit. $V_{CHGIN} = 0V$, $V_{SYS} = V_{IN}$ <u>SBB</u> = $V_{BATT} = 3.7V$, $V_{IO} = 1.8V$, $T_A = +25^{\circ}C$, $V_{SBB0} = 1.8V$, I_{P} <u>SBB0</u> = 0.5A, SBB0 in Buck mode, $V_{SBB1} = 1.1V$, I_{P} <u>SBB1</u> = 0.5A, SBB1 in Buck mode, $V_{SBB2} = 3.3V$, I_{P} <u>SBB2</u> = 1A peak, SBB2 in Buck-Boost mode, unless otherwise noted. Inductor = DFE201610E-1R5M=P2, 1.5µH, 91m\Omega.)



_{:BB} = 0.50А _{:BB} = 0.75А-

0.01

0.1

 $\mathbf{I}_{\text{OUT}}\left(\mathsf{A}\right)$

0.1


0

0.001

www.analog.com

Pin Configuration

MAX77659xENV



Pin Description

PIN	NAME	FUNCTION	TYPE
TOP LEVEL			
C6	V _{IO}	I ² C Interface and GPIO Driver Power	Power Input
B6	nEN	Active-Low Enable Input. \overline{EN} supports push-button or slide-switch configurations. If not used, connect \overline{EN} to SYS and use the CNFG_SBBx_B.EN_SBBx[2:0] and CNFG_LDOx_B.EN_LDO[2:0] bitfields to enable channels. Pulled up internally to V _{CCINT} .	Digital Input
C5	nIRQ	Active-Low, Open-Drain Interrupt Output. Connect a 100k Ω pullup resistor between IRQ and a voltage equal to or less than V _{SYS} .	Digital Output
B5	nRST	$\frac{Active-Low, Open-Drain Reset Output. Connect a 100 k\Omega pullup resistor between RST and a voltage equal to or less than V_{SYS}.$	Digital Output
A5	GPIO0	General Purpose Input/Output. The GPIO I/O stage is internally biased with $V_{IO}.$	Digital I/O
A6	GPIO1	General Purpose Input/Output. The GPIO I/O stage is internally biased with V_{IO} .	Digital I/O
D5	SCL	I ² C Clock	Digital Input
D6	SDA	I ² C Data	Digital I/O
B4	GND	Quiet Ground. Connect GND to PGND, and the low-impedance ground plane of the PCB.	Ground

Pin Description (continued)

NAME	FUNCTION	
CHGIN	Charger Input. Connect to a DC charging source. Bypass to GND with a 44μ F ceramic capacitor as close as possible to the CHGIN pin.	Power Input
SYS	System Power Output. SYS provides power to the system resources. Connect to IN_SBB and SBB3 and bypass to GND with a 22μ F ceramic capacitor.	Power Output
AVL	Internal logic supply shorted to the higher of CHGIN and SYS. Bypass to GND with a 1μ F ceramic capacitor. Do not load AVL externally.	Power Output
PVL	Power supply for SIMO pre-drivers. Connect to AVL. Do not load PVL externally.	Power Input
BATT	Li+ Battery Connection. Connect to positive battery terminal. Bypass to GND with a 4.7µF ceramic capacitor.	Power I/O
TBIAS	Thermistor Bias Supply. Connect a resistor equal to the NTCs room temperature resistance between TBIAS and THM. Do not load TBIAS with any other external circuitry. If not used, leave the pin disconnected.	Analog
ТНМ	Thermistor Monitor. Thermally couple an NTC to the battery and connect between THM and GND. If not used, connect THM directly to ground.	Analog Input
AMUX	Analog Multiplexer Output. Connect to system ADC to perform conversions on charger power signals.	Analog Output
BOOST		
IN_SBB	SIMO Power Input. Connect IN_SBB to SYS and bypass to PGND with a minimum of 22μ F ceramic capacitor as close as possible to the IN_SBB pin.	Power Input
SBB0	SIMO Buck-Boost Output 0. SBB0 is the power output for channel 0 of the SIMO buck-boost. Bypass SBB0 to PGND with a 22μ F ceramic capacitor. If not used, see the <u>Unused Outputs</u> section.	Power Output
SBB1	SIMO Buck-Boost Output 1. SBB1 is the power output for channel 1 of the SIMO buck-boost. Bypass SBB1 to PGND with a 22μ F ceramic capacitor. If not used, see the <u>Unused Outputs</u> section.	Power Output
SBB2	SIMO Buck-Boost Output 2. SBB2 is the power output for channel 2 of the SIMO buck-boost. Bypass SBB0 to PGND with a 22μ F ceramic capacitor. If not used, see the <u>Unused Outputs</u> section.	Power Output
SBB3	SIMO Buck-Boost Output 3. Output only available when CHGIN is present. Connect to SYS and bypass SBB3 to PGND with a 22µF ceramic capacitor.	
BST	SIMO Power Input for the High-Side Output NMOS Drivers. Connect a 10nF ceramic capacitor between BST and LXB.	
LXA	Switching Node A. LXA is driven between PGND and IN_SBB when any SIMO channel is enabled. LXA is driven to PGND when all SIMO channels are disabled. Connect a 1.5µH inductor between LXA and LXB.	
LXB	Switching Node B. LXB is driven between PGND and SBBx when SBBx is enabled. LXB is driven to PGND when all SIMO channels are disabled. Connect a 1.5µH inductor between LXA and LXB.	
PGND	Power ground for the SIMO low-side FETs. Connect PGND to GND and the low- impedance ground plane of the PCB.	Ground
IN_LDO	Linear Regulator Input. If connected to a SIMO output with a short trace, IN_LDO can share the output's capacitor. Otherwise, bypass with a 2.2µF ceramic provide the capacitor to ground. If not used, connect to ground or leave unconnected.	
LDO	Linear Regulator Output. Bypass with a 1.0µF ceramic capacitor to GND. If not used, disable LDO and connect this pin to ground or leave unconnected.	
	CHGIN SYS AVL PVL BATT TBIAS THM AMUX OOST IN_SBB SBB0 SBB1 SBB1 SBB1 SBB2 SBB2 SBB3 BST LXA LXA LXB PGND	CHGIN Charger Input. Connect to a DC charging source. Bypass to GND with a 44µF ceramic capacitor as close as possible to the CHGIN pin. SYS System Power Output. SYS provides power to the system resources. Connect to IN_SBB and SBB3 and bypass to GND with a 22µF ceramic capacitor. AVL Internal logic supply shorted to the higher of CHGIN and SYS. Bypass to GND with a 1µF ceramic capacitor. Do not load AVL externally. PVL Power supply for SIMO pre-drivers. Connect to AVL. Do not load PVL externally. BATT Li+ Battery Connection. Connect to positive battery terminal. Bypass to GND with a 4.7µF ceramic capacitor. Thermistor Bias Supply. Connect a resistor equal to the NTCs room temperature resistance between TBIAS and THM. Do not load TBIAS with any other external circuitry. If not used, leave the pin disconnected. THM Thermistor Monitor. Thermally couple an NTC to the battery and connect between THM and GND. If not used, connect THM directly to ground. AMUX Analog Multiplexer Output. Connect IN_SBB to SYS and bypass to PGND with a minimum of 22µF ceramic capacitor as close as possible to the IN_SBB pin. SIMO Buck-Boost Output 0. SBB0 to PGND with a 22µF ceramic capacitor. If not used, see the Unused Outputs section. SBB0 SIMO Buck-Boost Output 1. SBB to Brower output for channel 0 of the SIMO buck-Boost Output 2. SBB1 to PGND with a 22µF ceramic capacitor. If not used, see the Unused Outputs section. SBB1 SIMO Buck-Boost Output 2. SBB2 to FGND with a 22µF ceramic capacitor. If not used, se

Detailed Description

The MAX77659 provides a highly-integrated battery charging and power management solution for low-power applications, especially the TWS earbuds. The switching charger can charge various Li+ batteries with a wide range of charge current and charger termination voltage options while minimizing heat dissipation during the fast-charge process. Temperature monitoring and JEITA compliance settings add additional functionality and safety to the charger.

Four regulators are integrated within this device (see <u>Table 1</u>). A single-inductor, multiple-output (SIMO) buck-boost regulator efficiently provides three independently programmable power rails. One 100mA low-dropout linear regulator (LDO) provides ripple rejection for audio and other noise-sensitive applications.

This device includes other features such as an analog multiplexer that switches several internal voltages and current signals to an external node for monitoring with an external ADC. A bidirectional I²C serial interface allows for configuring and checking the status of the device. An internal on/off controller provides regulator sequencing and supervisory functionality for the device.

-				
REGULATOR NAME	REGULATOR TOPOLOGY	MAXIMUM I _{OUT} (mA)	V _{IN} RANGE (V)	MAX77659 V _{OUT} RANGE/RESOLUTION
SBB0	SIMO		2.7 to 5.5	0.5V to 1.675V in 25mV steps 1.7V to 5.5V in 50mV steps
SBB1	SIMO	Up to 500*	2.7 to 5.5	0.5V to 1.675V in 25mV steps 1.7V to 5.5V in 50mV steps
SBB2	SBB2 SIMO		2.7 to 5.5	0.5V to 1.675V in 25mV steps 1.7V to 5.5V in 50mV steps
LDO	PMOS LDO	100	1.7 to 5.5	0.5V to 5.0V in 25mV steps

Table 1. Regulator Summary

*Shared capacity with other SBBx channels. See the SIMO Available Output Current section for more information.

Part Number Decoding

The MAX77659 has different one-time programmable (OTP) options and variants to support a variety of applications. OTP options set default settings such as output voltage or CHGIN current limit. Variants are versions of MAX77659 with different features. See Figure 1 for how to identify these. <u>Table 2</u> lists all available OTP options. Refer to the <u>Maxim</u> <u>Integrated naming convention</u> for more details.




Figure 1. Part Number Decode

SIMO PMIC with 300mA Switching Charger

Table 2. OTP Options Table

			OTP LETTER A	AND SETTINGS
BLOCK	BITFIELD NAME	SETTING NAME	A	S
	SBIA_LPM	Bias Low-Power Mode	NPM	LPM
	DBEN_nEN	nEN Debounce Time	500µs	500µs
	nEN_MODE	nEN Mode	Push-Button	Push-Button
Global	T_MRST	Manual Reset Time	3.3s	3.3s
Global	ALT_GPIO0	GPIO0 Mode	GPIO	GPIO
	ALT_GPIO1	GPIO1 Mode	GPIO	GPIO
	ADDR	I ² C Address (7-bit)	0x40	0x48
	CID[4:0]	Chip ID	0x01	0x15
\//atab.do.a	WDT_LOCK	Watchdog Timer Disable Control	Unlocked	Unlocked
Watchdog	WDT_EN	Watchdog Timer Enable	Disabled	Enabled
	TV_SBB0[6:0]	SBB0 V _{OUT}	1.000V	1.900V
	IP_SBB0[1:0]	SBB0 Peak Inductor Current Limit	0.500A	0.500A
	OP_MODE (SBB0)	SBB0 Operating Mode	Buck	Buck
	ADE_SBB0	Active-Discharge Resistor Enable	Enabled	Enabled
	EN_SBB0[2:0]	SBB0 Enable Control	FPS Slot 1	OFF
	TV_SBB1[6:0]	SBB1 V _{OUT}	1.800V	1.800V
	IP_SBB1[1:0]	SBB1 Peak Inductor Current Limit	0.500A	0.500A
SIMO	OP_MODE (SBB1)	SBB1 Operating Mode	Buck	Buck
	ADE_SBB1	Active-Discharge Resistor Enable	Enabled	Enabled
	EN_SBB1[2:0]	SBB1 Enable Control	On	FPS Slot 0
	TV_SBB2[6:0]	SBB2 V _{OUT}	4.500V	3.500V
	IP_SBB2[1:0]	SBB2 Peak Inductor Current Limit	1.000A	1.000A
	OP_MODE (SBB2)	SBB2 Operating Mode	Buck-Boost	Buck-Boost
	ADE_SBB2	Active-Discharge Resistor Enable	Enabled	Enabled
	EN_SBB2[2:0]	SBB2 Enable Control	FPS Slot 0	OFF
LDO	TV_LDO[7:0]	LDO V _{OUT}	1.800V	1.800V
	LDO_MD	LDO or LSW Mode	LDO	LDO
	ADE_LDO0	Active-Discharge Resistor Enable	Enabled	Enabled
	EN_LDO[2:0]	LDO Enable Control	FPS Slot 3	OFF
	CHG_EN	Charger Enable	Disabled	Disabled
Charger	IP_CHG[1:0]	SBB3_CHG Peak Inductor Current Limit	1.000A	1.000A
	CRF_MASK	Restart Threshold Mask from OFF to Prequalification State	Unmasked	Masked

Support Material

The following support materials are available for this device:

- MAX77659 <u>Register Map</u>: Full table of registers that can be read from or written to by I²C.
- MAX77659 SIMO Calculator: Tool to estimate supported maximum current and ripple for specified conditions.

Top-Level Interconnect Simplified Diagram

Figure 2 shows the same major blocks as the <u>Typical Applications Circuit</u> with an increased emphasis on the routing between each block. This diagram is intended to familiarize the user with the landscape of the device. Many of the details associated with these signals are discussed throughout the data sheet. At this stage of the data sheet, note the addition of the main bias and clock block that are not shown in the <u>Typical Applications Circuit</u> section. The main bias and clock block references for other blocks as well as many resources for the top-level digital control.




Figure 2. Top-Level Interconnect Simplified Diagram

Detailed Description—Global Resources

The global resources encompass a set of circuits that serve the entire device and ensure safe, consistent, and reliable operation.

Features and Benefits

- Voltage Monitors
 - AVL POR (power-on-reset) comparator generates a reset signal upon power-up.
 - AVL undervoltage ensures repeatable behavior when power is applied to and removed from the device.
 - SYS overvoltage monitor inhibits operation with overvoltage power sources to ensure reliability in faulty environments.
- Thermal Monitors
- +165°C junction temperature shutdown
- Manual Reset
 - 3.3s or 8s period
- Wake-Up Events
 - · Charger insertion (with 120ms debounce)
 - nEN input assertion
- Interrupt Handler
 - Interrupt output (nIRQ)
 - All interrupts are maskable
- Push-Button/Slide-Switch On-key (nEN)
 - · Configurable push-button/slide-switch functionality
 - · 500µs or 30ms debounce timer interfaces directly with mechanical switches
- On/Off Controller
 - Startup/shut-down sequencing
 - Programmable sequencing delay
- GPIO, RST Digital I/Os

Voltage Monitors

The device monitors the AVL voltage to ensure proper operation using three comparators (POR, UVLO, and OVLO). These comparators include hysteresis to prevent their outputs from toggling between states during noisy system transitions.

AVL POR Comparator

The AVL POR comparator monitors V_{AVL} and generates a power-on reset signal (POR). When V_{AVL} is below V_{POR} , the device is held in reset (AVLRST = 1). When V_{AVL} rises above V_{POR} , internal signals and on-chip memory stabilize and the device is released from reset (AVLRST = 0).

AVL Undervoltage-Lockout Comparator

The AVL undervoltage-lockout (UVLO) comparator monitors V_{AVL} and generates a AVLUVLO signal when the V_{AVL} falls below UVLO threshold. The AVLUVLO signal is provided to the top-level digital controller. See Figure 6 and Table 4 for additional information regarding the UVLO comparator:

- When the device is in the standby state, the UVLO comparator is disabled.
- When transitioning out of the standby state, the UVLO comparator is enabled allowing the device to check for sufficient input voltage. If the device has sufficient input voltage, it can transition to the resource-on state; if there is insufficient input voltage, the device transitions back to the standby state.

SYS Overvoltage-Lockout Comparator

The device is rated for 5.5V maximum operating voltage (V_{SYS}) with an absolute maximum input voltage of 6.0V. An overvoltage-lockout monitor increases the robustness of the device by inhibiting operation when the supply voltage is greater than $V_{SYSOVLO}$. See Figure 6 and Table 4 for additional information regarding the OVLO comparator:

• When the device is in the standby state, the OVLO comparator is disabled.

Chip Identification

The MAX77659 offers different one-time-programmable (OTP) options to, for example, set the default output voltages. These options are identified by the chip identification number, which can be read in the CID register.

nEN Enable Input

nEN is an active-low internally debounced digital input that typically comes from the system's on-key. The debounce time is programmable with CNFG_GLBL.DBEN_nEN. The primary purpose of this input is to generate a wake-up signal for the PMIC that turns on the regulators. Maskable rising/falling interrupts are available for nEN (INT_GLBL0.nEN_R and INT_GLBL0.nEN_F) for alternate functionality.

The nEN input can be configured to work either with a push-button (CNFG_GLBL.nEN_MODE = 0) or a slide-switch (CNFG_GLBL.nEN_MODE = 1). See Figure 3 for more information. In both push-button mode and slide-switch mode, the on/off controller looks for a falling edge on the nEN input to initiate a power-up sequence.

nEN Manual Reset

nEN works as a manual reset input when the on/off controller is in the resource-on state. The manual reset function is useful for forcing a power-down in case communication with the processor fails. When nEN is configured for push-button mode and the input is asserted (nEN = LOW) for an extended period (t_{MRST}), the on/off controller initiates a power-down sequence and goes to standby mode. When nEN is configured for slide-switch mode and the input is deasserted (nEN = HIGH) for an extended period (t_{MRST}), the on/off controller initiates a power-down sequence and goes to standby mode.

nEN Dual-Functionality: Push-Button vs. Slide-Switch

The nEN digital input can be configured to work with a push-button or a slide-switch. The following timing diagram shows nENs dual functionality for power-on sequencing and manual reset. The default configuration of the device can be either push-button mode (CNFG_GLBL.nEN_MODE = 0) or slide-switch mode CNFG_GLBL.nEN_MODE = 1 with OTP options.




Figure 3. nEN Usage Timing Diagram

nEN Internal Pullup Resistors to V_{CCINT}

The nEN logic thresholds are referenced to V_{CCINT} , an always-on internal voltage domain. There are internal pullup resistors between nEN and V_{CCINT} (R_{nEN_PU}), which can be configured with the CNFG_GLBL_A.PU_DIS bit. See Figure 4. While PU_DIS = 0, the pullup value is approximately 200k Ω . While PU_DIS = 1, the pullup value is 10M Ω .

V_{CCINT} is defined by the following conditions:

- V_{CCINT} = V_{CHGIN} if CHGIN is valid (STAT_CHG_B.CHGIN_DTLS[1:0] = 0b11) and not USB suspended (CNFG_CHG_G.USBS = 0).
- V_{CCINT} = V_{BATT} if CHGIN is invalid (STAT_CHG_B.CHGIN_DTLS[1:0] ≠ 0b11) or CHGIN is valid but USB suspended (CNFG_CHG_G.USBS = 1).

Applications using a slide-switch on-key or push-pull digital output connected to nEN can reduce quiescent current consumption by changing pullup strength to $10M\Omega$. Applications using normally-open, momentary, and push-button on-keys (as shown in Figure 4) do not create this leakage path and should use the stronger $200k\Omega$ pullup option.




Figure 4. nEN Pullup Resistor Configuration

Interrupts (nIRQ)

nIRQ is an active-low, open-drain output that is typically routed to the host processor's interrupt input to signal an important change in device status. See the <u>Register Map</u> section for a comprehensive list of all interrupt bits and status registers.

A pullup resistor to a voltage less than or equal to V_{SYS} is required for this node. nIRQ is the logical NOR of all unmasked interrupt bits in the register map.

All interrupts are masked by default. Masked interrupt bits do not cause the nIRQ pin to change. Unmask the interrupt bits to allow nIRQ to assert.

Reset Output (nRST)

nRST is an open-drain, active-low output that is typically used to hold the processor in a reset state when the device is powered down. During a power-up sequence, the nRST deasserts after the last regulator in the power-up chain is enabled (t_{RSTODD}). During a power-down sequence, the nRST output asserts before any regulator is powered down (t_{RSTOAD}). See Figure 10 for nRST timing.

A pullup resistor to a voltage less than or equal to V_{SYS} is required for this node.

General-Purpose Input Output (GPIO)

The provided general-purpose input/output (GPIO) pins increase system flexibility. See Figure 5 for more details.

Clear CNFG_GPIOx.DIR to configure GPIO as a general-purpose output (GPO). The GPO can either be in push-pull mode (CNFG_GPIOx.DRV = 1) or open-drain mode (CNFG_GPIOx.DRV = 0).

- The push-pull output mode is ideal for applications that need fast (~2ns) edges and low power consumption.
- The open-drain mode requires an external pullup resistor (typically 10kΩ to 100kΩ). Connect the external pullup resistor to a bias voltage that is less than or equal to V_{IO}.
 - The open-drain mode can be used to communicate to different logic domains. For example, to send a signal from the GPO on a 1.8V logic domain (V_{IO} = 1.8V) to a device on a 1.2V logic domain, connect the external pullup resistor to 1.2V.
 - The open-drain mode can be used to connect several open-drain (or open-collector) devices together on the same bus to create wired logic (wired AND logic is positive-true; wired OR logic is negative-true).
- The general-purpose input (GPI) functions are still available while the pin is configured as a GPO. In other words, the CNFG GPIOx.DI (input status) bit still functions and does not collide with the state of the CNFG GPIOx.DIR bit.

Set CNFG_GPIOx.DIR to have the GPIO function as a GPI. The GPI features a 30ms debounce timer (t_{DBNC_GPI}) that can be enabled or disabled with DBEN_GPI.

- Enable the debounce timer (CNFG_GPIOx.DBEN_GPI = 1) if the GPI is connected to a device that can bounce or chatter, like a mechanical switch.
- If the GPI is connected to a circuit with clean logic transitions and no risk of bounce, disable the debounce timer (CNFG_GPIOx.DBEN_GPI = 0) to eliminate logic delays. With no debounce timer, the GPI input logic propagates to nIRQ in 10ns.

A dedicated internal oscillator is used to create the 30ms (t_{DBNC} GPI) debounce timer. To obtain low V_{IO} supply current, ensure the GPIO voltage is either logic high or logic low. If the GPIO pin is unconnected (either as a GPI or an open-drain GPO) and V_{IO} is powered, the GPIO voltage trends towards the logic level gray area (0.3 x V_{IO} < V_{GPIO} < 0.7 x V_{IO}). If V_{GPIO} is in the gray area, V_{IO} current can be more than 10µA.

The GPI features edge detectors that feed into the the top-level interrupt system of the chip. This allows software to use interrupts to service events associated with a GPI change instead of polling for these changes.

- If the application wants nIRQ to go low **only on a GPI rising edge**, then it should **clear** the GPI rising edge interrupt mask bit (INTM GLBL1.GPI RM = 0) and **set** the GPI falling edge interrupt mask bit (INTM GLBL1.GPI FM = 1).
- If the application wants nIRQ to go low **only on a GPI falling edge**, then it should **set** the GPI rising edge interrupt mask bit (INTM_GLBL1.GPI_RM = 1) and **clear** the GPI falling edge interrupt mask bit (INTM_GLBL1.GPI_FM = 0).
- If the application wants nIRQ to go low on both GPI falling and rising edges, then it should clear the GPI rising edge interrupt mask bit (INTM_GLBL1.GPI_RM = 0) and clear the GPI falling edge interrupt mask bit (INTM_GLBL1.GPI_FM = 0).




Figure 5. GPIOx Block Diagram

Alternate Mode

Each GPIO in the MAX77659 can be configured to have a different function. Whether a particular GPIO is in GPIO mode or an alternate mode can be checked by reading the CNFG_GPIOx.ALT_GPIOx bit. <u>Table 3</u> summarizes the alternate functions for each GPIO.

Table 3. GPIO Mode

GPIOx	CNFG_GPIOx REGISTER		
GFIOX	ALT_GPIOx = 0	ALT_GPIOx = 1	
GPIO0	Standard GPIO	Active-high input, enable control for low-power mode.	
GPIO1	Standard GPIO	Active-high input, controls the DVS feature for SBB0.	

The value of GPIO0 is OR'd with CNFG_GLBL.SBIA_LPM, so setting SBIA_LPM = 1 or setting GPIO0 HIGH in alternate mode requests bias lower-power mode.

On/Off Controller

The on/off controller monitors multiple power-up (wake-up) and power-down (shutdown) conditions to enable or disable resources that are necessary for the system and its processor to move between its operating modes.

Many systems have one power management controller and one processor and rely on the on/off controller to be the master controller. In this case, the on/off controller receives wake-up events and enables some or all of the regulators to power-up a processor. That processor then manages the system. To conceptualize this master operation, see Figure 6 and Table 4. A typical path through the on/off controller is:

- 1. Apply a battery and start in the shutdown state.
- 2. Press the system's on-key (nEN = LOW) and follow transitions 4 and 6 to the resource-on state. If any resources are on the FPS, transitions 7A and 7B are followed.
- 3. The device performs its desired functions in the resource-on state. When it is ready to turn off, a manual reset first drives the transition through transitions 8A and 8B to the standby state. Afterward, the device automatically follows

transition 3 to the shutdown state.

Some systems have several power management blocks, a main processor, and subprocessors. These systems can use this device as a subpower management block for a peripheral portion of circuitry as long as there is an l^2C port available from a higher level processor. To conceptualize this operation, see Figure 6 and Table 4. A typical path through the on/ off controller used in this way is:

- 1. Apply a battery to the system and start in the shutdown state.
- 2. When the higher level processor wants to turn on this device's resources, it enables the main bias circuits through I²C (CNFG_GLBL.SBIA_EN = 1) to transition along path 6 to the resource-on state.
- 3. The higher level processor can now control this device's resources with I²C commands, e.g., turn on/off regulators.
- 4. When the higher level processor is ready to turn this device off, it turns off everything through I²C and then disables the main bias circuits through I²C (CNFG_GLBL.SBIA_EN = 0) to transition along path 5B to the standby state.

Note that in this style of operation, the CNFG_GLBL_SFT_CTRL[1:0] bits should not be used to turn the device off. The CNFG_GLBL_SFT_CTRL[1:0] bits establish directives to the on/off controller itself that does not make sense in this subpower management block operation. If the processor uses I²C commands to enable the device's resources, the processor should also use I²C commands to disable them.

Top Level On/Off Controller




Figure 6. Top Level On/Off Controller State Diagram

On/Off Controller Transition Table Table 4. On/Off Controller Transition/State

ANSITION	CONDITION (TRANSITION HAPPENS WHEN)
0A	Software cold reset (CNFG_GLBL.SFT_CTRL[1:0] = 0b01) OR Watchdog timer expired and caused reset (ERCFLAG.WDT_RST = 1, CNFG_WDT.WDT_MODE = 1)
0B	Reset actions completed
0C	Software power-off (CNFG_GLBL.SFT_CTRL[1:0] = 0b10) OR Watchdog expired and caused power-off (ERCFLAG.WDT_OFF = 1, CNFG_WDT.WDT_MODE = 0) OR Chip over-temperature lockout ($T_J > T_{OTLO}$) OR SYS undervoltage lockout ($V_{SYS} < V_{SYSUVLO} + V_{SYSUVLO_HYS}$) OR SYS overvoltage lockout ($V_{SYS} > V_{SYSOVLO}$) OR Manual reset occurred (ERCFLAG.MRST = 1)
0D	Off actions completed
1	CHGIN inserted and 120ms debounce valid (STAT_CHG_B.CHGIN_DTLS[1:0] = 0b11) OR nEN asserted and debounced (t_{FSM-DB}) OR Power to the IC is removed (V_{BATT} < approx. 1.6V) and then reapplied (V_{BATT} > V_{POR})
2	Factory-ship mode requested (CNFG_GLBL.SFT_CTRL[1:0] = 0b11) AND nEN not asserted
3	NOT (Transition 4) Factory-ship mode requested (CNFG_GLBL.SFT_CTRL[1:0] = 0b11) OR Software cold reset (CNFG_GLBL.SFT_CTRL[1:0] = 0b01) OR Software power-off (CNFG_GLBL.SFT_CTRL[1:0] = 0b10) OR Watchdog timer expired OR Manual reset occurred (ERCFLAG.MRT = 1)
4	Main bias request enabled through I ² C (CNFG_GLBL.SBIA_EN = 1) OR Transition 6
5A	Chip over-temperature lockout (T _J > T _{OTLO}) OR SYS undervoltage lockout (V _{SYS} < V _{SYSUVLO} + V _{SYSUVLO} _HYS) OR SYS overvoltage lockout (V _{SYS} > V _{SYSOVLO})
5B	NOT (Transition 6) OR Factory-ship mode requested (CNFG_GLBL.SFT_CTRL[1:0] = 0b11) OR Software cold reset (CNFG_GLBL.SFT_CTRL[1:0] = 0b01) OR Software power-off (CNFG_GLBL.SFT_CTRL[1:0] = 0b10) OR Watchdog timer expired OR Manual reset occurred (ERCFLAG.MRT = 1)
6	AMUX is being used (CNFG_CHG_I.MUX_SEL[3:0] ≠ 0b0000) OR CHGIN inserted and debounced (STAT_CHG_B.CHGIN_DTLS[1:0] = 0b11) OR Any resources force enabled OR Internal wake-up flags are set (see the <u>Internal Wake-Up Flags</u> section)
7A	FPS power-up sequence has not happened yet AND Resources are not forced off AND Internal wake-up flags are set (see the <u>Internal Wake-Up Flags</u> section)
7B	FPS power-up sequence done
8A	FPS power-up sequence completed AND All resources are force disabled OR Factory-ship mode requested (CNFG_GLBL.SFT_CTRL[1:0] = 0b11) OR Software cold reset (CNFG_GLBL.SFT_CTRL[1:0] = 0b01) OR Software power-off (CNFG_GLBL.SFT_CTRL[1:0] = 0b10) OR Watchdog timer expired OR
	Manual reset occurred (ERCFLAG.MRT = 1)
8B	FPS power-down sequence finished

SIMO PMIC with 300mA Switching Charger

Internal Wake-Up Flags

After transitioning to the shutdown state because of a reset, to allow the device to power-up again, internal wake-up flags are set to remember the wake-up request. In Figure 6 and Table 4, these internal wake-up flags trigger transitions 6 and 7A. The internal wake-up flags are set when any of the following happen:

- nEN is debounced (see the <u>nEN Enable Input</u> section)
 - For example, after a push-button is pressed or a slide-switch switched to HIGH.
- CHGIN is debounced and valid (STAT_CHG_B.CHGIN_DTLS[1:0] = 0b11)
- Software cold reset command sent (CNFG_GLBL.SFT_CTRL[1:0] = 0b01)

Reset and Off Sequences




Figure 7. On/Off Controller Reset and Off-Action Sequences

SIMO PMIC with 300mA Switching Charger

Power-Up/Down Sequence




Figure 8. Power-Up/Down Sequence

Flexible Power Sequencer (FPS)

The FPS allows resources to power up under hardware or software control. Additionally, each resource can power up independently or among a group of other regulators with adjustable power-up/down delays (sequencing). Figure 9 shows four resources powering up under the control of the flexible power sequencer.

The flexible sequencing structure consists of one master sequencing timer and four slave resources (SBB0, SBB1, SBB2 and LDO). When the FPS is enabled, a master timer generates four sequencing events for device power-up/down.




Figure 9. Flexible Power Sequencer Basic Timing Diagram

SIMO PMIC with 300mA Switching Charger







Figure 10. Startup Timing Diagram Due to nEN

SIMO PMIC with 300mA Switching Charger



Startup Timing Diagram Due to Charge Source Insertion

Figure 11. Startup Timing Diagram Due to Charge Source Insertion

Force Enabled/Disabled Channels

Force enable SIMO and LDO output channels by setting CNFG_SBBx_B.EN_SBBx[2:0] (SIMO) or CNFG_LDOx_B.EN_LDOx[2:0] (LDO) = 0x6 or 0x7. Depending on the OTP, output channels may already be force enabled by default. Output channels configured this way are independent of the flexible power sequence and start up as soon as AVL > UVLO rising. The main bias also automatically turns on.

Likewise, output channels can be force disabled by setting EN_SBBx[2:0] or EN_LDOx[2:0] = 0x4 or 0x5.

Factory-Ship Mode State

Factory-ship mode internally disconnects the battery (BATT) from the system (SYS). The battery does not power the system in this mode. Use this mode to preserve battery life if external circuits on SYS cause the battery to leak.

Write CNFG_GLBL.SFT_CTRL[1:0] = 0b11 using I^2C to enter factory-ship mode. The IC responds in two different ways depending on the state of the charger input (CHGIN):

- If CHGIN is valid (STAT_CHG_B.CHGIN_DTLS[1:0] = 0b11) while CNFG_GLBL.SFT_CTRL[1:0] = 0b11, then the IC enters factory-ship mode (internally disconnects BATT from SYS) but SYS is still powered from CHGIN (regulating to V_{SYS-REG}). SYS decays to 0V when CHGIN is disconnected.
- If CHGIN is invalid (STAT_CHG_B.CHG_DTLS[1:0] ≠ 0b11) while CNFG_GLBL.SFT_CTRL[1:0] = 0b11, then the IC enters factory-ship mode and SYS decays to 0V.

Factory-ship mode causes many configuration registers to reset (AVLRST). See the <u>Register Map</u> section for details. I²C reads and writes cannot happen in factory-ship mode.

Factory-ship mode exits only after SYS decays below approximately 1.8V. Once this condition is met, there are two ways to exit factory-ship mode:

- Apply a valid DC source at CHGIN for t_{CHGIN-DB} (120ms, typ). Factory-ship mode is unlatched (exited) when the charger input becomes valid from a previously invalid state (STAT_CHG_B.CHGIN_DTLS[1:0] = 0b00 → 0b11).
- Assert nEN for t_{FSM-EXDB} (250ms typical) + t_{DBNC nEN}.

Furthermore, this state is unlatched if power is removed from the IC (BATT voltage falls below approximately 1.8V). In all exit cases, the smart power selector controls the interaction between BATT and SYS until factory-ship mode is entered again (see the <u>Smart Power Selector</u> section).

Debounced Inputs (nEN, GPI, CHGIN)

nEN, CHGIN, and GPIO (when operating as an input, and GNFG_GPIOx.DBEN_GPI = 1), are debounced on both rising and falling edges to reject undesired transitions. The input must be at a stable logic level for the entire debounce period for the output to change its logic state. Figure 12 shows an example timing diagram for the nEN debounce.




Figure 12. Debounced Inputs

Watchdog Timer (WDT)

The IC features a watchdog timer function for operational safety. If this timer expires without being cleared, the on/off controller causes the IC to enter the shutdown state and resets configuration registers. See the <u>On/Off Controller</u> and <u>On/Off Controller Transition Table</u> sections (transitions 0A and 0C) for more details.

Write CNFG_WDT.WDT_EN = 1 through I²C to enable the timer. The watchdog timer period (t_{WD}) is configurable from 16 to 128 seconds in four steps with CNFG_WDT.WDT_PER[1:0]. The default timer period is 128 seconds. While the watchdog timer is enabled, the CNFG_WDT.WDT_CLR bit must be set through I²C periodically (within t_{WD}) to reset the timer and prevent shutdown. See the <u>Register Map</u> and <u>Figure 13</u> for additional details.




Figure 13. Watchdog Timer State Machine

The timer can be factory-programmed to be enabled by default, disabled by default, or locked from accidental disable. The CNFG WDT.WDT LOCK bit is read-only and must be configured at the factory. See <u>Table 5</u> for a full description.

Table 5. Watchdog Timer Factory-Programmed Safety Options

WDT_LOCK	WDT_EN	FUNCTION
0	0	Watchdog timer is disabled by default. Timer can be enabled or disabled by I ² C writes.
0	1	Watchdog timer is enabled by default. Timer can be enabled or disabled by I ² C writes.
1	0	Watchdog timer is disabled by default. Timer can be enabled by an I ² C write, but only a AVLRST can reset the CNFG_WDT.WDT_EN value back to 0. Timer can not be disabled by direct I ² C writes to CNFG_WDT.WDT_EN (write from $1 \rightarrow 0$ is ignored, write from $0 \rightarrow 1$ is accepted).
1	1	Watchdog timer is enabled by default. Nothing can disable the timer.

Detailed Description—SIMO Buck-Boost

The device has a micropower single-inductor, multiple-output (SIMO) buck-boost DC-to-DC converter designed for applications that emphasize low supply current and small solution size. A single inductor is used to regulate three separate power outputs and one charging output, saving board space while delivering better total system efficiency than equivalent power solutions using one linear charger, one buck, and linear regulators.

The charging output of this 4-rail SIMO regulator is used to provide headroom control to reduce heat dissipation and improve overall system efficiency during the charging process. See the <u>Smart Power Selector Charger</u> section for more details.

For the three power outputs, the buck-boost configuration utilizes the entire battery voltage range due to its ability to create output voltages that are above, below, or equal to the input voltage. Peak inductor current for each output is programmable to optimize the balance between efficiency, output ripple, EMI, PCB design, and load capability.

To further boost efficiency when the output voltage is always lower than the input, individual channels of the SIMO buckboost converter can be configured to be in buck mode, reducing switching losses by toggling fewer switches compared to buck-boost mode. See the <u>SIMO Buck Mode</u> section for more details.

SIMO Features and Benefits

- Three Power Output Channels
- One Charging Output Channel
- Ideal for Low-Power Designs
 - Delivers 500mA at 1.8V Output in Buck Mode and 3.7V Input
- Small Solution Size
 - Multiple Outputs from a Single Inductor
- Flexible and Easy to Use
 - Buck and Buck-Boost Modes of Operation
 - · Glitchless Transitions Between Buck and Buck-Boost Modes
 - Programmable Peak Inductor Current
 - Programmable On-Chip Active Discharge
- Long Battery Life
 - High Efficiency, > 90% at 1.8V Output in Buck Mode and 3.7V Input
 - Higher Total System Efficiency than Buck + LDOs Solution
 - Low Quiescent Current, 1µA per Output
 - Low Input Operating Voltage, 2.7V (min)

SIMO PMIC with 300mA Switching Charger

SIMO Detailed Block Diagram




Figure 14. SIMO Detailed Block Diagram (when CHGIN = 0V)

SIMO Control Scheme

The SIMO buck-boost is designed to service multiple outputs simultaneously. A proprietary controller ensures that all outputs get serviced in a timely manner, even while multiple outputs are contending for the energy stored in the inductor. When no regulator needs service, the state machine rests in a low-power rest state.

When the controller determines that a regulator requires service, it charges the inductor (M1 + M4) until the peak current limit is reached ($I_{LIM} = CNFG_SBBx_B.IP_SBB[1:0]$). The inductor energy then discharges (M2 + M3_x) into the output until the current reaches zero (I_{ZX}). In the event that multiple output channels need servicing at the same time, the controller ensures that no output utilizes all of the switching cycles. Instead, cycles interleave between all the outputs that are demanding service, while outputs that do not need service are skipped.

Drive Strength

The SIMO regulator's drive strength for its internal power MOSFETs is adjustable using the CNFG SBB TOP.DRV SBB[1:0] bitfield. The ideal value is determined experimentally for each application. For a PCB layout comparable to the MAX77659 EV kit, 0x0 is the best setting. Faster settings result in higher efficiency but generally require stricter layout rules or shielding to avoid additional EMI. Slower settings limit EMI in non-ideal settings (e.g., contained layout, antennae adjacent to the device, etc.). Change the drive strength only once during system initialization.

SIMO Soft-Start

The soft-start feature of the SIMO limits inrush current during startup. The soft-start feature is achieved by limiting the slew rate of the output voltage during startup (dV/dt_{SS}).

More output capacitance results in higher input current surges during startup. The following set of equations and example describes the input current surge phenomenon during startup.

In buck-boost mode, the current into the output capacitor (I_{CSBB}) during soft-start is:

$$I_{\text{CSBB}} = C_{\text{SBB}} \frac{dV}{dt_{\text{SS}}} \left(\text{Equation 1} \right)$$

where:

- C_{SBB} is the capacitance on the output of the regulator
- dV/dtss is the voltage change rate of the output

The input current (I_{IN}) during soft-start is:

$$I_{\rm IN} = \frac{\left(I_{\rm CSBB} + I_{\rm LOAD}\right) \frac{V_{\rm SBBx}}{V_{\rm IN}}}{\xi} \left(\text{Equation2} \right)$$

where:

- I_{CSBB} is from the calculation above •
- ILOAD is current consumed from the external load ٠
- V_{SBBx} is the output voltage ٠
- VIN is the input voltage
- ξ is the efficiency of the regulator

For example, given the following conditions, the peak input current (I_{IN}) during soft-start is ~71mA: Given:

- V_{IN} is 3.5V
- V_{SBB2} is 3.3V
- $C_{SBB2} = 10 \mu F$
- dV/dt_{SS} = 5mV/µs
- R_{LOAD2} = 330Ω (I_{LOAD2} = 3.3V/330Ω = 10mA)
- ξ is 80%

Calculation:

- I_{CSBB} = 10µF x 5mV/µs (from Equation 1)
- I_{CSBB} = 50mA
- $I_{\rm IN} = \frac{(50\text{mA} + 10\text{mA})\frac{3.3V}{3.5V}}{0.85}$ (from Equation1)
- I_{IN} ~ 71mA

SIMO Registers

Each SIMO buck-boost channel has a dedicated register to program its target output voltage (CNFG_SBBx_A.TV_SBBx[6:0]) and its peak current limit (CNFG_SBB_TOP_B.IP_SBBx[1:0]). Additional controls are available for enabling/disabling the active-discharge resistors (CNFG_SBBx_B.ADE_SBBx), buck mode (CNFG_SBBx_B.OP_MODE), as well as enabling/disabling the SIMO buck-boost channels (CNFG_SBBx_B.EN_SBBx[2:0]). For a full description of bits, registers, default values, and reset conditions, see the *Register Map* for more details.

SIMO Active Discharge Resistance

Each SIMO buck-boost channel has an active-discharge resistor (R_{AD_SBBx}) that is automatically enabled/disabled based on a CNFG_SBBx_B.ADE_SBBx bit and the status of the SIMO regulator. The active discharge feature may be enabled (CNFG_SBBx_B.ADE_SBBx = 1) or disabled (CNFG_SBBx_B.ADE_SBBx = 0) independently for each SIMO channel. Enabling the active discharge feature helps ensure a complete and timely power down of all system peripherals. If the active-discharge resistor is enabled by default, then the active-discharge resistor is on whenever V_{SYS} is below $V_{SYSUVLO}$ and above V_{POR} .

These resistors discharge the output when $CNFG_SBBx_B.ADE_SBBx = 1$, and their respective SIMO channel is off. If the regulator is forced on through $CNFG_SBBx_B.EN_SBBx[2:0] = 0b110$ or 0b111, then the resistors do not discharge the output even if the regulator is disabled by the main-bias.

Note that when V_{SYS} is less than 1.0V, the NMOS transistors that control the active-discharge resistors lose their gate drive and become open.

SIMO Buck Mode

If the input voltage at IN_SBB never falls below the output voltage of one or more SIMO converter channels, individual channels can be configured to be in buck mode with the CNFG_SBBx_B.OP_MODE bit. In buck mode, when an output needs service, switch M3_x remains closed and M4 remains open (see <u>Figure 14</u>). Only M1 and M2 are toggled as in a traditional buck converter. Efficiency is boosted due to three major factors:

- Reduced switching loss: Buck mode toggles only two switches versus the four in buck-boost mode. Therefore, there are less switching events during which power is consumed.
- Lower inductor core losses: Inductor current changes from 0A to peak current. The larger the change in current the inductor experiences, the more energy is lost in the inductor core in the form of heat. In buck mode, the peak current can be reduced since less inductor current is needed to support a load. Less inductor current is needed because of direct energy transfer. Direct energy transfer occurs while the inductor is charged when the input (IN_SBB) is connected directly to the output (SBBx) through the inductor. The input not only provides energy to charge the inductor but energy is also supplied to the output capacitor and load devices. Therefore, less current is needed to charge the inductor, which is used to charge the output capacitor in the next switching state.
- Less frequent charging cycles: In buck mode, the inductor is constantly connected to the serviced output during a switching cycle. In comparison, in buck-boost mode, the inductor is connected to the serviced output only when the inductor discharges. Thus, with the same peak inductor current limit, buck mode is capable of supplying higher load current than buck-boost mode. In addition, with the same load current and peak current limit, the switching frequency can be reduced with buck mode.

Maintain a minimum headroom of 0.7V between IN_SBB and SBBx in buck mode because inductor charge time (dt = $L \times I_{P_SBBx}/(V_{IN_SBB} - V_{SBBx})$) increases as the difference between the IN_SBB and SBBx voltages shrinks. As the inductor current takes longer to reach its peak, the output voltage can take too long to reach its target voltage, and the MAX77659 can trigger a fault flag.

Applications Information

SIMO Available Output Current

The available output current on a given SIMO channel is a function of the input voltage, output voltage, the peak current limit setting, and the output current of the other SIMO channels. Maxim offers a calculator (see the <u>Support Material</u> section) that outlines the available capacity for specific conditions. <u>Table 6</u> is an extraction from the calculator.

PARAMETERS	EXAMPLE 1	EXAMPLE 2	EXAMPLE 3	EXAMPLE 4
V _{IN_SBB}	3.7V	3.7V	3.2V	3.4V
R _{L_DCR}	0.09Ω	0.09Ω	0.1Ω	0.12Ω
SBB0	1.0V at 100mA	1.0V at 80mA	1.2V at 50mA	1.2V at 20mA
SBB1	1.2V at 75mA	1.2V at 50mA	1.8V at 100mA	1.8V at 80mA
SBB2	1.8V at 50mA	1.8V at 40mA	3.3V at 30mA	3.3V at 10mA
Operating Mode	Buck	Buck	Buck/Buck-Boost	Buck/Buck-Boost
I _{P_SBB0}	0.5A	0.5A	0.5A	0.5A
I _{P_SBB1}	0.75A	0.5A	0.5A	0.5A
I _{P_SBB2}	0.5A	0.5A	0.75A	0.5A
Utilized Capacity	81%	69%	78%	49%

Table 6. SIMO Available Output Current for Common Applications

* $ESR_{C IN} = ESR_{C OUT} = 5m\Omega, L = 1.5\mu H$

Inductor Selection

Choose an inductance from 1.0μ H to 2.2μ H; 1.5μ H inductors work best for most designs. Larger inductances transfer more energy to the output for each cycle and typically result in larger output voltage ripple and better efficiency. See the <u>Output Capacitor Selection</u> section for more information on how to size your output capacitor to control ripple.

Choose the inductor saturation current to be greater than or equal to the maximum peak current limit setting that is used for all of the SIMO buck-boost channels (I_{P_SBBx}). For example, if SBB0 is set for 0.5A, SBB1 is set for 0.75A, and SBB2 is set for 1.0A, then choose the saturation current to be greater than or equal to 1.0A.

Choose the RMS current rating of the inductor (typically the current at which the temperature rises appreciably) based on the expected load currents for the system. For systems where the expected load currents are not well known, be conservative and choose the RMS current to be greater than or equal to half the higher maximum peak current limit setting $[I_{RMS} \ge MAX(I_{P_SBB0}, I_{P_SBB1}, I_{P_SBB2})/\sqrt{3}]$. This is a conservative choice because the SIMO buck-boost regulator implements a discontinuous conduction mode (DCM) control scheme, which returns the inductor current to zero each cycle.

Consider the DC-resistance (DCR), AC-resistance (ACR), and solution size of the inductor. Typically, smaller-sized inductors have larger DC-resistance and larger AC-resistance that reduces efficiency and the available output current. Note that many inductor manufacturers have inductor families which contain different versions of core material to balance trade-offs between DCR, ACR (i.e., core losses), and component cost. For this SIMO regulator, inductors with the lowest ACR in the 1.0MHz to 2.0MHz region tend to provide the best efficiency.

Input Capacitor Selection

Choose the input bypass capacitance (C_{IN_SBB}) to be 22µF. Larger values of C_{IN_SBB} improve the decoupling for the SIMO regulator.

 C_{IN_SBB} reduces the current peaks drawn from the battery or input power source during SIMO regulator operation and reduces switching noise in the system. The ESR/ESL of the input capacitor should be very low (i.e., ESR ≤ 5m Ω and ESL ≤ 500pH) for frequencies up to 2MHz. Ceramic capacitors with X5R or X7R dielectric are highly recommended due to their small size, low ESR, and small temperature coefficients.

To fully utilize the available input voltage range of the SIMO (5.5V, max), use a capacitor with a voltage rating of 6.3V at minimum.

Boost Capacitor Selection

Choose the boost capacitance (C_{BST}) to be 10nF. Smaller values of C_{BST} result in insufficient gate drive for M3. Larger values of C_{BST} (> 10nF) have the potential to degrade the startup performance. Ceramic capacitors with 0201 or 0402 case sizes are recommended.

Output Capacitor Selection

Choose each output bypass capacitance (C_{SBBx}) based on the target output voltage ripple (ΔV_{SBBx}): typical values are 22µF. Larger values of C_{SBBx} improve the output voltage ripple but increase the input surge currents during soft-start and output voltage changes. The output voltage ripple is a function of the inductance (L), the output voltage (V_{SBBx}), and the peak current limit setting (I_{P} SBBx). See Equation 3 to estimate required, effective capacitance.

$$C_{\text{SBBx}} = \frac{V_{\text{SBBx}}^{2 \times L}}{2 \times V_{\text{SBBx}} \times \Delta V_{\text{SBBx}}(\text{Equation3})}$$

Maxim also offers a calculator (see the <u>Support Materials</u> section) to aid in the selection of the output capacitance. Note that most designs concern themselves with having enough capacitance on the output but there is also a maximum capacitance limitation that is calculated within the SIMO calculator; take care not to exceed the maximum capacitance.

 C_{SBBx} is required to keep the output voltage ripple small. The impedance of the output capacitor (ESR, ESL) should be very low (i.e., ESR $\leq 5m\Omega$ and ESL ≤ 500 PH) for frequencies up to 2MHz. Ceramic capacitors with X5R or X7R dielectric are highly recommended due to their small size, low ESR, and small temperature coefficients.

A capacitor's effective capacitance decreases with increased DC bias voltage. This effect is more pronounced as capacitor case sizes decrease. Due to this characteristic, in some use cases, an 0603 package size capacitor can perform well, while an 0402 package size capacitor of the same value performs poorly. The SIMO regulator is stable with low output capacitance $(1\mu F)$ but the output voltage ripple would be large; consider the effective output capacitance value after initial tolerance, bias voltage, aging, and temperature derating.

Example Component Selection

Pick input/output capacitors and the inductor for the given requirements:

• V_{IN SBB} = 3.7V

Table 7. Design Requirements

	SBB0	SBB1	SBB2
Output Voltage	3.3V	1.8V	1.2V
Maximum Load Current	50mA	45mA	80mA
Maximum Voltage Ripple	50mV	30mV	30mV

Inductor, Peak Current Limit, and Input Capacitor

For the best efficiency, a 1.5 μ H inductor is chosen. For this example, assume the DFE201610E-1R5M inductor from Murata is used. This particular inductor has 91m Ω of DCR.

Since the load current is low, first choose the inductor current peak to be 0.333A for all outputs. Next, enter these values into Maxim's SIMO calculator as mentioned previously.

Symbol	Value	Unit	Per Channel Symbol	Per	Channel Va	lue	Uni
				SBBO	SBB1	SBB2	
			Input Section	on			
V _{IN}	3.7000	V	V _{OUT}	3.300	1.800	1.200	V
L	1.50	μH	I _{OUT}	50.0	45.0	80.0	mA
r _{L_DCR}	91	mΩ	C _{OUT} Nominal	22.0	22.0	22.0	μF
			Effective	7.5	13.0	17.0	μF
T _{OPERATING}	25	°C	Channel Enabled?	Yes	Yes	Yes	
			Device Settings	Inputs			
Device	MAX77654/6	59	I _{L_Peak}	0.333	0.333	0.333	A
			Operating Mode	Buck-Boost	Buck	Buck	
			Calculation Re	sults			
			Device Characte	ristics			
			V _{OUT} Range	0.800V - 5.500V	0.800V - 5.500V	0.800V - 5.500V	
			Operating Mode	Buck-Boost	Buck	Buck	
			Effective Output Ca	pacitance	1		
			C _{OUT} Effective	7.5	13.0	17.0	μF
			Inductor Utiliza				
Total Utilization	n 134.3%	5	Utilization	58.6%	27.1%	48.6%	
			Current and Po	1			
			I _{OUT_Max}	0.085		0.165	
			P _{OUT_Max} Output Voltage	0.282 Ripple	0.299	0.197	vv
			output voltage	17.6	13.1	13.9	mV _{pp}
			V _{OUT_ripple_no_load}	0.5%		1.2%	
				15.6			mV₀₀
			V _{OUT_ripple_w_load}	0.5%		0.9%	. pp
			f _{out_ripple}	2047.4	501.2	805.3	kHz
			V _{OUT peak}	3.301	1.805	1.203	
			V _{OUT_valley}	3.286	1.794	1.192	

Figure 15. Component Selection—High Utilization

As shown in Figure 15, the utilization is over 100%, which leads to output voltage droop. To lower utilization, increase the

SIMO PMIC with 300mA Switching Charger

inductor peak current limits. For this example, 0.75A is used for SBB0 and 0.5A for SBB1 and SBB2. Figure 16 shows the utilization of less than 80%. Using 0.5A for the inductor peak current limit has the added benefit of increased efficiency.

Symbol	Value	Unit	Per Channel Symbol	Per Channel Value			
				SBBO	SBB1	SBB2	
			Input Sectio	n			
V _{IN}	3.7000	v	V _{OUT}	3.300	1.800	1.200	V
L	1.50	μН	I _{OUT}	50.0	45.0	80.0	mA
r _{L_DCR}	91	mΩ	C _{OUT} Nominal	22.0	22.0	22.0	μF
			Effective	7.5	13.0	17.0	μF
TOPERATING	25	°C	Channel Enabled?	Yes	Yes	Yes	
			Device Settings	Inputs			
Device	MAX77654/6	59	I _{L_Peak}	0.750	0.500	0.500	A
			Operating Mode	Buck-Boost	Buck	Buck	
			Calculation Res				
			Device Character				
					0.800V - 5.500V		
			Operating Mode	Buck-Boost	Buck	Buck	
			Effective Output Cap C _{OUT} Effective		10.0	47.0	-
			Inductor Utiliza	7.5	13.0	17.0	μŀ
Total Utilization	77.6%		Utilization	27.0%	18.1%	32.5%	
			Current and Po				
			I _{OUT_Max}	0.185	0.249	0.246	А
			P _{OUT_Max}	0.610	0.449	0.296	w
			Output Voltage R	tipple			
			V _{OUT_ripple_no_load}	36.1	24.4	24.5	mV _{pp}
			cov_hpple_ho_load	1.1%	1.4%	2.0%	
			V _{OUT_ripple_w_load}	30.8	21.0		mV _{pp}
				0.9%	1.2%	1.6%	
			f _{OUT_ripple}	419.3	221.8	361.7	
			V _{OUT_peak}	3.312	1.813	1.209	
			V _{OUT_valley}	3.281	1.792	1.189	V

Figure 16. Component Selection—Final Current Peak Limits

To support the selected peak currents, choose 22μ F for the input capacitor.

SIMO PMIC with 300mA Switching Charger

Output Capacitors

Using Equation 3 and the selected inductor current peak limits, the minimum output capacitances required are:

 $C_{\text{SBB0}_{min}} = \frac{l_{\text{P}_{\text{SBB0}}^{2} xL}}{2xV_{\text{SBB0}^{x} \Delta V_{\text{SBB0}}}} = \frac{1^{2}x2.2x10^{-6} A^{2}xH}{2x3.3x0.05} = 6.67 \mu \text{F}$ $C_{\text{SBB1}_{min}} = \frac{l_{\text{P}_{\text{SBB1}}^{2} xL}}{2xV_{\text{SBB1}^{x} \Delta V_{\text{SBB1}}}} = \frac{0.5^{2}x2.2x10^{-6} A^{2}xH}{2x1.8x0.03} = 5.09 \mu \text{F}$

 $C_{\text{SBB2}_{\min}} = \frac{I_{\text{P}_{\text{SBB2}}}^2 xL}{2xV_{\text{SBB2}} x \Delta V_{\text{SBB2}}} = \frac{0.5^2 x2.2 x 10^{-6} A^2 xH}{2x1.2 x 0.03 V^2} = 7.64 \mu\text{F}$

For this example, the 22µF GRM188R61A226ME15 is chosen for all three outputs. The effective capacitance after derating is the following:

 $C_{SBB0} = 8.113 \mu F$

 $C_{\text{SBB1}} = 13.828 \mu \text{F}$

 $C_{\text{SBB2}} = 16.793 \mu \text{F}$

Go back to the calculator and enter the capacitance for each channel. Figure 17 shows the expected ripples, which fit the requirements.

Symbol	Value	Unit	Per Channel Symbol	Per	Channel Va	lue	Unit
				SBBO	SBB1	SBB2	
			Input Sectio	on			
V _{IN}	3.7000	v	V _{OUT}	3.300	1.800	1.200	v
L	1.50	μН	I _{out}	50.0	45.0	80.0	mA
r _{L_DCR}	91	mΩ	C _{OUT} Nominal	22.0	22.0	22.0	μF
			Effective	8.1	13.8	16.8	μF
T _{OPERATING}	25	°C	Channel Enabled?	Yes	Yes	Yes	
			Device Settings	Inputs			
Device	MAX77654/6	59	I _{L_Peak}	0.750	0.500	0.500	A
			Operating Mode	Buck-Boost	Buck	Buck	
			Calculation Re	sults			
			Device Character	istics			
			V _{OUT} Range	0.800V - 5.500V	0.800V - 5.500V	0.800V - 5.500V	
			Operating Mode	Buck-Boost	Buck	Buck	
			Effective Output Cap	pacitance			
			C _{OUT} Effective	8.1	13.8	16.8	μF
			Inductor Utiliza		1		
Total Utilization	77.6%		Utilization	27.0%	18.1%	32.5%	
			Current and Po	wer 0.185	0.249	0.246	
			I _{OUT_Max}	0.185		0.246	
			P _{OUT_Max} Output Voltage F		0.448	0.256	vv
				33.4	23.0	24.8	mV _{pp}
			V _{OUT_ripple_no_load}	1.0%	1.3%	2.1%	PP
			V	28.5	19.8	19.9	mV _{pp}
			V _{OUT_ripple_w_load}	0.9%	1.1%	1.7%	
			f _{OUT_ripple}	419.5	221.9	361.7	kHz
			V _{OUT_peak}	3.311	1.812	1.209	v
			V _{OUT valley}	3.282	1.792	1.189	v



Summary

- L = 1.5µH
- C_{IN_SBB} = 22µF
- Total Switching Utilization = 76%

Table 8. Summary of Design for Component Selection Example

	SBB0	SBB1	SBB2
I _{P_SBBx}	0.75A	0.5A	0.5A
C _{SBBx} (nominal)	22µF	22µF	22µF
ΔV _{SBBx}	33.4mV	23.0mV	24.8mV

Real applications should also consider the minimum input voltage since the battery discharges. The following is a summary using the same components but an input voltage of 3.0V instead. The switching utilization increased to 80.7%, slightly above 80%.

- L = 1.5µH
- C_{IN SBB} = 22µF
- Total Switching Utilization = 80.7%

Table 9. Summary of Design with Lower Input Voltage

	SBB0	SBB1	SBB2
I _{P_SBBx}	0.75A	0.5A	0.5A
C _{SBBx} (nominal)	22µF	22µF	22µF
ΔV _{SBBx}	36.3mV	28.8mV	28.4mV

SIMO Switching Frequency

The SIMO buck-boost regulator uses a pulse frequency modulation (PFM) control scheme. The switching frequency for each output is a function of the operating mode, input voltage, output voltage, load current, and inductance. Output capacitance is a minor factor in SIMO switching frequency. Maxim offers a SIMO calculator (see the <u>Support Material</u> section) to estimate expected switching frequency.

At no load, switching frequencies can be as low as 10Hz. For the 3.7V input to 1.2V output channel from the *Example Component Selection* section, the switching frequency is about 327kHz.

Table 10 lists how different factors increase or decrease switching frequency.

INCREASING FREQUENCY	DECREASING FREQUENCY				
Lower Peak Limit	Higher Peak Limit				
Buck-Boost Mode	Buck Mode				
Decrease Inductance	Increase Inductance				
Decrease Capacitance	Increase Capacitance				
Higher Voltage	Lower Voltage				
Higher Voltage	Lower Voltage				
Higher Current	Lower Current				
	Lower Peak Limit Buck-Boost Mode Decrease Inductance Decrease Capacitance Higher Voltage Higher Voltage				

Table 10. Switching Frequency Control

Unused Outputs

Do not leave unused outputs unconnected. If an output left unconnected is accidentally enabled, the charged inductor experiences an open circuit, and the output voltage soars above the absolute maximum rating, damaging the device. If an output is not used, do one of the following:

- 1. Disable the output (CNFG_SBBx_B.EN_SBBx[2:0] = 0x4 or 0x5) and connect the output to ground. If an unused output is default enabled or can be accidentally enabled, do one of the following recommendations instead.
- 2. Bypass the unused output with a 1μ F capacitor to ground.
- 3. Connect the unused output to IN_SBB or a different output channel if the unused output is programmed to a lower voltage. Since the output voltage is higher than the unused output, the regulator does not service the unused output even if it is unintentionally enabled.
 - Note that some OTP options have the active-discharge resistors enabled by default. Connecting an unused output
 to IN_SBB is not recommended if the active discharge is enabled by default. If connecting the unused output to a
 different channel, disable the active-discharge resistor (CNFG_SBBx_B.ADE_SBBx = 0) of the unused channel.

PCB Layout Guide

Capacitors

Place decoupling capacitors as close as possible to the IC such that connections from capacitor pads to pin and from capacitor pads to ground pins are short. Keeping the connections short lowers parasitic inductance and resistance, improving performance and shrinking the physical size of hot loops.

If connections to the capacitors are through vias, use multiple vias to minimize parasitics. Also, connect loads to the capacitor pads rather than the device pins.

Most critical are the capacitors for the switching regulator: input capacitor at IN_SBB and output capacitors at SBBx.

Input Capacitor at IN_SBB

Minimize the parasitic inductance from PGND to input capacitor to IN_SBB to reduce ringing on the LXA voltage.

Output Capacitors at SBBx

The output capacitors experience large changes in current as the regulator charges (buck mode) and discharges (both modes) the inductor. In buck mode, the capacitor current ramps up at the same rate as mentioned in the previous section. In buck-boost mode, the capacitor current ramps up very quickly. In both modes, the capacitor current ramps down at a rate of ${}^{dl}C_{SBBx} / {}_{dt} = {}^{V_{SBBx}} / {}_{L}$ from the inductor peak current. Since the ramp down can occur in less than 1µs, and the current increases rapidly for buck-boost mode, minimize parasitic inductance from SBBx to output capacitor to PGND.

Inductor

Keep the inductor close to the IC to reduce trace resistance; however, prioritize any regulator input/output capacitors over the inductor. Use the appropriate trace width from LXA to inductor to LXB to support the peak inductor current. Likewise, if there are vias in the path, use an appropriate amount of vias to support the peak current.

Ground Connections

As the switching regulator charges and discharges the inductor, current flows from PGND to the input capacitor ground, from output capacitor ground to PGND, or from output capacitor ground to input capacitor ground. Therefore, use a wide, continuous copper plane to connect PGND to the capacitor grounds.

When connecting the GND and PGND pins together, ensure noise from the power ground does not enter the analog ground (where GND is connected). For example, assuming the ground pins are connected through a solid ground plane on an internal layer, one via connecting GND to the internal ground plane can be sufficient to protect GND from most of the noise in the power-ground plane. Likewise, if there are other higher current or noisy circuitry near this device, avoid connecting the GND pin directly to their grounds.

For more guidelines on proper grounding, visit: <u>https://www.maximintegrated.com/en/design/partners-and-technology/</u> <u>design-technology/ground-layout-board-designers.html</u>.

Detailed Description—Smart Power Selector Charger

The switching Li+ charger implements a power path with Maxim's Smart Power Selector. This allows separate input current limit and battery charge current settings. Batteries charge faster because of the headroom tracking provided by the SIMO buck-boost output. And with the supervision of the Smart Power Selector, the charge current is independently regulated and not shared with variable system loads. See the <u>Smart Power Selector</u> section for more information.

The programmable constant-current charge rate (7.5mA to 300mA for MAX77659A and 5.0mA to 200mA for MAX77659S) supports a wide range of battery capacities. The charger's programmable battery regulation voltage range (3.6V to 4.6V) supports a wide variety of cell chemistries. Small battery capacities are supported; the charger accurately terminates charging by detecting battery currents as low as 0.375mA for MAX77659A and 0.250mA for MAX77659S.

To enhance charger safety, an NTC thermistor provides temperature monitoring in accordance with the JEITA recommendations. See the <u>Adjustable Thermistor Temperature Monitors</u> section for more information.

Switching Charger Implementation with SIMO Architecture

When CHGIN voltage is higher than IN_SBB, all internal circuits (AVL) and the SIMO regulator (PVL) are powered by CHGIN. SYS voltage is provided by the SBB3 output of the SIMO regulator.

To meet the required fast charge current capability, the peak inductor current limit has to be adjusted accordingly with CNFG_SBB_TOP_B.IP_SBB3[1:0].

Charger Symbol Reference Guide

<u>Table 11</u> lists the names and functions of charger-specific signals and if they can be programmed through I^2C serial communication. See the <u>Electrical Characteristics</u> and <u>Register Map</u> for more information.

Table 11. Charger Quick Symbol Reference Guide

SYMBOL	NAME	I ² C PROGRAMMABLE?
V _{CHGIN_OVP}	CHGIN overvoltage threshold	No
V _{CHGIN_UVLO}	CHGIN undervoltage-lockout threshold	No
V _{SYS-MIN}	Minimum SYS voltage regulation setpoint	No
V _{SYS_HDRM}	SYS Headroom Voltage Regulation	No
V _{FAST-CHG}	Fast-charge constant-voltage level	Yes, through CNFG_CHG_G.CHG_CV[5:0]
IFAST-CHG	Fast-charge constant-current level	Yes, through CNFG_CHG_G_E.CHG_CC[5:0]
I _{PQ}	Prequalification current level	Yes, through CNFG_CHG_B.I_PQ
V _{PQ}	Prequalification voltage threshold	Yes, through CNFG_CHG_C.CHG_PQ[2:0]
ITERM	Termination current level	Yes, through CNFG_CHG_C.I_TERM[1:0]
T _{J-REG}	Die temperature regulation setpoint	Yes, through CNFG_CHG_D.TJ_REG[2:0]
t _{PQ}	Prequalification safety timer	No
t _{FC}	Fast-charge safety timer	Yes, through CNFG_CHG_E.T_FAST_CHG[1:0]
t _{TO}	Top-off timer	Yes, through CNFG_CHG_C.T_TOPOFF[2:0]

Figure 18 indicates the high-level functions of each control circuit within the battery-to-system switch.




Figure 18. QBAT Control Loops

Smart Power Selector

The Smart Power Selector seamlessly distributes power from the input (CHGIN) to the battery (BATT) and the system (SYS). The Smart Power Selector basic functions are:

- When the system load current is less than the SIMO output current capability, the battery is charged with residual power from SBB3_CHG.
- When a valid input source is connected, the system regulates to V_{SYS_MIN} or V_{BATT} + V_{SYS_HDRM}, whichever is higher, to power system loads regardless of the battery's voltage (instant on).
- When the system load current exceeds SBB3 load current capability, the battery provides additional current to the system (supplement mode).
- When the battery is finished charging and an input source is present to power the system, the battery remains disconnected from the system.
- When the battery is connected and there is no input power, the system is powered from the battery.

Die Temperature Regulation

If the die temperature exceeds T_{J-REG} (programmed by CNFG_CHG_D.TJ_REG[2:0]) the charger attempts to limit the temperature increase by reducing the battery charge current. The STAT_CHG_A.TJ_REG_STAT bit asserts whenever charge current is reduced due to this loop. The charger's current sourcing capability to SYS remains unaffected when STAT_CHG_A.TJ_REG_STAT is high. A maskable interrupt (INT_CHG.TJ_REG_I) asserts to signal a change in STAT_CHG_A.TJ_REG_STAT. Use the INT_CHG.TJ_REG_I interrupt to signal the system processor to reduce loads on SYS to reduce total system temperature.

Charger State Machine

The battery charger follows a strict state-to-state progression to ensure that a battery is charged safely. The status bitfield STAT_CHG_B.CHG_DTLS[3:0] reflects the charger's current operational state. A maskable interrupt (INT_CHG.CHG_I) is available to signal a change in STAT_CHG_B.CHG_DTLS[3:0].

SIMO PMIC with 300mA Switching Charger




Figure 19. Charger State Diagram

Charger-Off State

The charger is off when CHGIN is invalid, the charger is disabled, or the battery is fresh.

CHGIN is invalid when the CHGIN input is invalid ($V_{CHGIN} < V_{CHGIN_UVLO}$ or $V_{CHGIN} > V_{CHGIN_OVP}$). While CHGIN is invalid, the battery is connected to the system. CHGIN voltage quality can be separately monitored by the STAT_CHG_B.CHGIN_DTLS[1:0] status bitfield. See the <u>*Register Map*</u> section for details.

The charger is disabled when the charger enable bit is 0 (CNFG_CHG_B.CHG_EN = 0). The battery is connected or disconnected to the system depending on the validity of V_{CHGIN} while CNFG_CHG_B.CHG_EN = 0. See the <u>Smart</u> <u>Power Selector</u> section.

The battery is fresh when CHGIN is valid and the charger is enabled (CNFG_CHG_B.B.CHG_EN = 1) and the battery is not low by $V_{RESTART}$ ($V_{BATT} > V_{FAST-CHG} - V_{RESTART}$). The battery is disconnected from the system and not charged while the battery is fresh. The charger state machine exits this state and begins charging when the battery becomes low by $V_{RESTART}$ (100mV, typ). This condition is functionally similar to done state. See the <u>Done State</u> section.

Prequalification State

The prequalification state is intended to assess a low-voltage battery's health by charging at a reduced rate. If the battery voltage is less than the V_{PQ} threshold, the charger is automatically in prequalification. If the cell voltage does not exceed V_{PQ} in 30 minutes (t_{PQ}), the charger faults. The prequalification charge rate is a percentage of $I_{FAST-CHG}$ and is programmable with CNFG_CHG_B.I_PQ. The prequalification voltage threshold (V_{PQ}) is programmable through CNFG_CHG_PQ[2:0].

Fast-Charge States

When the battery voltage is above V_{PQ} , the charger transitions to the fast-charge (CC) state. In this state, the charger delivers a constant current (I_{FAST-CHG}) to the cell. The constant current level is programmable from 7.5mA to 300mA by CNFG_CHG_E.CHG_CC[5:0] on MAX77659A, and 5.0mA to 200mA on MAX77659S using the same bitfield.

When the cell voltage is below $V_{SYS_MIN} - V_{SYS_HDRM}$, SYS voltage is regulated to VSYS_MIN to stay above SYS_UVLO; when the cell voltage is above $V_{SYS_MIN} - V_{SYS_HDRM}$ and below V_{FAST_CHG} , SYS voltage is regulated to $V_{BATT} + VSYS_HDRM$ to minimize heat dissipation on the QBAT FET while maintaining sufficient headroom to regulate the charging current.

When the cell voltage reaches $V_{FAST-CHG}$, the charger state machine transitions to fast-charge (CV). $V_{FAST-CHG}$ is programmable with CNFG_CHG_G.CHG_CV[5:0] from 3.6V to 4.6V. The charger holds the battery's voltage constant at $V_{FAST-CHG}$ while in the fast-charge (CV) state while maintaining the specified headroom voltage CNFG_CHG_D.VSYS_HDRM between SYS and BATT. As the battery approaches full, the current accepted by the battery reduces. When the charger detects that the battery charge current has fallen below I_{TERM}, the charger state machine enters the top-off state.

A fast-charge safety timer starts when the state machine enters fast-charge (CC) or JEITA-modified fast-charge (CC) from a non-fast-charge state. The timer continues to run through all fast-charge states regardless of JEITA status. The timer length (t_{FC}) is programmable from 3 hours to 7 hours in 2 hour increments with CNFG_CHG_E.T_FAST_CHG[1:0]. If it is desired to charge without a safety timer, program CNFG_CHG_E.T_FAST_CHG[1:0] with 0b00 to disable the feature. If the timer expires before the fast-charge states are exited, the charger faults. See the <u>Fast-Charge Timer Fault</u> <u>State</u> section for more information.

If the charge current falls below 20% of the programmed value during fast-charge (CC), the safety timer pauses. The timer also pauses for the duration of supplement mode events. The STAT_CHG_B.TIME_SUS bit indicates the status of the fast-charge safety timer. See the <u>Register Map</u> section for more details.

Headroom Control

To reduce heat dissipation over the Q_{BAT} FET, headroom voltage tracking is implemented by the charging output of the SIMO regulator to minimize the voltage drop over the the Q_{BAT} FET while providing enough headroom to regulate the charging current. The headroom voltage is specified by CNFG_CHG_D.VSYS_HDRM. It can be programmed to be 150mV or 200mV. See the <u>Typical Charge Profile</u> for the illustration of the headroom tracking implementation during fast charging process.

Top-Off State

The top-off state is entered when the battery charge current falls below I_{TERM} during the fast-charge (CV) state. I_{TERM} is a percentage of I_{FAST-CHG} and is programmable through CNFG_CHG_C.I_TERM[1:0]. While in the top-off state, the battery charger continues to hold the battery's voltage at V_{FAST-CHG}. A programmable top-off timer starts when the charger state machine enters the top-off state. When the timer expires, the charger enters the done state. The top-off timer value (t_{TO}) is programmable from 0 minutes to 35 minutes with CNFG_CHG_C.T_TOPOFF[2:0]. If it is desired to stop charging as soon as battery current falls below I_{TERM}, program t_{TO} to 0 minutes.

Done State

The charger enters the done state when the top-off timer expires. The battery remains disconnected from the system during done. The charger restarts if the battery voltage falls more than $V_{RESTART}$ (100mV, typ) below the programmed $V_{FAST-CHG}$ value.

Prequalification Timer Fault State

The prequalification timer fault state is entered when the battery's voltage fails to rise above V_{PQ} in t_{TO} (30 minutes, typ) from when the prequalification state was first entered. If a battery is too deeply discharged, damaged, or internally shorted, the prequalification timer fault state can occur. During the timer fault state, the charger stops delivering current to the battery and the battery remains disconnected from the system. To exit the prequalification timer fault state, toggle the charger enable (CNFG_CHG_B.CHG_EN) bit or unplug and replug the external voltage source connected to CHGIN.

Fast-Charge Timer Fault State

The charger enters the fast-charge timer fault state if the fast-charge safety timer expires. While in this state, the charger stops delivering current to the battery and the battery remains disconnected from the system. To exit the fast-charge timer fault state, toggle the charger enable bit (CNFG_CHG_B.CHG_EN) or unplug and replug the external voltage source connected to CHGIN.

Battery Temperature Fault State

If the thermistor monitoring circuit reports that the battery is either too hot or too cold to charge (as programmed by CNFG_CHG_A.THM_HOT[1:0] and CNFG_CHG_A.THM_COLD[1:0]), the state machine enters the battery temperature fault state. While in this state, the charger stops delivering current to the battery and the battery remains disconnected from the system. This state can only be entered if the thermistor is enabled (CNFG_CHG_F.THM_EN = 1). The battery temperature fault state has priority over any other fault state and can be exited when the thermistor is disabled (CNFG_CHG_F.THM_EN = 0) or when the battery returns to an acceptable temperature. When this fault state is exited, the state machine returns to the last state it was in before the battery temperature fault state was entered.

All active charger timers (fast-charge safety timer, prequalification timer, or top-off timer) are paused in this state. When the charger exits this state, the prequalification timer resumes while the fast-charge safety and top-off timers reset.

The STAT_CHG_A.THM_DTLS[2:0] bitfield reports battery temperature status. See the <u>Adjustable Thermistor</u> <u>Temperature Monitors</u> and the <u>Register Map</u> sections for more information.

JEITA-Modified States

If the thermistor is enabled (CNFG_CHG_F.THM_EN = 1), then the charger state machine is allowed to enter the JEITAmodified states. These states are entered if the charger's temperature monitors indicate that the battery temperature is either warm (greater than T_{WARM}) or cool (lesser than T_{COOL}). See the <u>Adjustable Thermistor Temperature Monitors</u> section for more information about setting the temperature thresholds.

The charger's current and voltage parameters change from $I_{FAST-CHG}$ and $V_{FAST-CHG}$ to $I_{FAST-CHG}_{JEITA}$ and $V_{FAST-CHG}_{JEITA}$ while in the JEITA-modified states. The JEITA modified parameters can be independently set to lower voltage and current values so that the battery can charge safely over a wide range of ambient temperatures. If the battery temperature returns to normal, or the thermistor is disabled (CNFG_CHG_.THM_EN = 0), the charger exits the JEITA-modified states.

SIMO PMIC with 300mA Switching Charger

Typical Charge Profile

A typical battery charge profile (and state progression) is illustrated in Figure 20.




Figure 20. Example Charge Profile

Charger Applications Information

CHGIN/SYS/BATT Capacitor Selection

Bypass CHGIN to GND with a 47μ F ceramic capacitor to minimize input voltage ripple. Larger values increase decoupling for the linear charger but increase inrush current from the DC charge source when the product/IC is first connected to a source through a cable/plug. If the DC charging source is an upstream USB device, limit the maximum CHGIN input capacitance based on the appropriate USB specification (considering voltage derating of the capacitors, the typical effective capacitance should be no more than 10μ F). Bypass SYS to GND with a 22μ F ceramic capacitor. This capacitor ensures the stability of SYS while it is regulated from CHGIN. Larger values of SYS capacitance increase decoupling for all SYS loads. The effective value of the SYS capacitor must be greater than 4μ F and no more than 100μ F. See the <u>Output Capacitor Selection</u> section for more details.

Bypass BATT to GND with a 4.7μ F ceramic capacitor. This capacitor stabilizes the BATT voltage regulation loop. The effective value of the BATT capacitor must be greater than 1μ F.

Ceramic capacitors with X5R or X7R dielectric are highly recommended due to their small size, low ESR, and small temperature coefficients. All ceramic capacitors derate with DC bias voltage (effective capacitance goes down as DC bias goes up). Generally, small case size capacitors derate heavily compared to larger case sizes (0603 case size performs better than 0402). Consider the effective capacitance value carefully by consulting the manufacturer's data sheet.

Detailed Description—Adjustable Thermistor Temperature Monitors

The optional use of a negative temperature coefficient (NTC) thermistor (thermally coupled to the battery) enables the charger to operate safely over the JEITA temperature range. When the thermistor is enabled (CNFG_CHG_F.THM_EN = 1), the charger continuously monitors the voltage at the THM pin to sense the temperature of the battery being charged.

See Figure 21 for a visual example of the following:

- If the battery temperature is higher than T_{COOL} and lower than T_{WARM}, the battery charges normally with the normal values for V_{FAST-CHG} and I_{FAST-CHG}. The charger state machine does not enter JEITA-modified states while the battery temperature is normal.
- If the battery temperature is either above T_{WARM} but below T_{HOT}, or, below T_{COOL} but above T_{COLD}, the battery charges with the JEITA-modified voltage and current values. These modified values, V_{FAST-CHG_JEITA} and I_{FAST-CHG_JEITA}, are programmable through CNFG_CHG_H.CHG_CV_JEITA[5:0] and CNFG_CHG_F.CHG_CC_JEITA[5:0], respectively. These values are independently programmable from the unmodified V_{FAST-CHG} and I_{FAST-CHG} values and can even be programmed to the same values if an automatic response to a warm or cool battery is not desired. The charger state machine enters JEITA-modified states while the battery temperature is outside of normal.
- If the battery temperature is either above T_{HOT} or below T_{COLD}, the charger follows the JEITA recommendation and
 pauses charging. The charger state machine enters battery temperature fault state while charging is paused due to
 extremely high or low temperatures.

The battery's temperature status is reflected by the STAT_CHG_A.THM_DTLS[2:0] status bitfield. A maskable interrupt (INT_CHG.THM_I) signals a change in status. See the <u>Register Map</u> for more information. To completely disable the charger's automatic response to battery temperature, disable the feature by programming CNFG_CHG_F.THM_EN = 0.

SIMO PMIC with 300mA Switching Charger




Figure 21. Safe-Charging Profile Example

The voltage thresholds corresponding to the JEITA temperature thresholds are independently programmable through CNFG_CHG_A.THM_HOT[1:0], CNFG_CHG_A.THM_WARM[1:0], CNFG_CHG_A.THM_COOL[1:0], and CNFG_CHG_A.THM_COLD[1:0]. Each threshold can be programmed to one of four voltage options spanning 15°C for an NTC beta of 3380K. See the <u>Configurable Temperature Thresholds</u> section and the <u>Register Map</u> for more information.

Thermistor Bias

An external ADC can optionally perform conversions on the THM and TBIAS pins to measure the battery's temperature. An on-chip analog multiplexer is used to route these nodes to the AMUX pin. The operation of the analog multiplexer does not interfere with the charger's temperature monitoring comparators or the charger's automatic JEITA response. See the <u>Analog Multiplexer</u> section for more information.

The NTC thermistor's bias source (TBIAS) is outlined as follows:

- If CHGIN is valid and the thermistor is enabled (CNFG_CHG_F.THM_EN = 1), the thermistor is biased, so the charger can automatically respond to battery temperature changes.
- If the analog multiplexer connects THM or TBIAS to AMUX, then the thermistor is biased, so an external ADC can perform a meaningful temperature conversion.




Figure 22. Thermistor Bias State Diagram

The AMUX pin is a buffered output. The operation of the analog multiplexer and external ADC does not collide with the function of the on-chip temperature monitors. Both functions can be used simultaneously with no ill effect.

Configurable Temperature Thresholds

Temperature thresholds for different NTC thermistor beta values are listed in <u>Table 12</u>. The largest possible programmable temperature range can be realized by using an NTC with a beta of 3380K. Using a larger beta compresses the temperature range. The trip voltage thresholds are programmable with the CNFG_CHG_A.THM_HOT[1:0], CNFG_CHG_A.THM_WARM[1:0], CNFG_CHG_A.THM_COOL[1:0], and CNFG_CHG_A.THM_COLD[1:0] bitfields. All possible programmable trip voltages are listed in <u>Table 12</u>.

Table 12. Trip Temperatures vs. Trip Voltages for Different NTC β

			TRIP TEMPE	RATURES (°C)		
TRIP VOLTAGE (V)	3380K	3435K	3940K	4050K	4100K	4250K
1.024	-10.0	-9.5	-5.6	-4.8	-4.5	-3.5
0.976	-5.0	-4.6	-1.1	-0.5	-0.2	0.6
0.923	0.0	0.3	3.3	3.8	4.1	4.8
0.867	5.0	5.3	7.7	8.1	8.3	8.9
0.807	10.0	10.2	12.0	12.4	12.5	12.9
0.747	15.0	15.1	16.4	16.6	16.7	17.0
0.511	35.0	34.8	33.5	33.3	33.2	32.9
0.459	40.0	39.8	37.8	37.4	37.3	36.8
0.411	45.0	44.7	42.0	41.5	41.3	40.7
0.367	50.0	49.6	46.2	45.6	45.3	44.6
0.327	55.0	54.5	50.4	49.7	49.3	48.4
0.291	60.0	59.4	54.6	53.7	53.3	52.2

These are theoretical values computed by a formula. Refer to the particular NTC's data sheet for more accurate measured data. In all cases, select the value of R_{BIAS} to be equal to the NTC's effective resistance at +25°C.

Applications Information

Using Different Thermistor β

If an NTC with a beta larger than 3380K is used and the resulting available programmable temperature range is undesirably small, then two adjusting resistors can be used to expand the temperature range. R_S and R_P can be optionally added to the NTC thermistor circuit shown in <u>Figure 23</u> to expand the range of programmable temperature thresholds.




Figure 23. Thermistor Circuit with Adjusting Series and Parallel Resistors

Select values for R_S and R_P based on the information shown in <u>Table 13</u>.

Table 13. Example R_S and R_P Correcting Values for NTC β Above 3380K

PARAMETER	UNIT	TARGET NTC CASE	CAS	SE 1	CA	SE 2	CA	SE 3	
NTC Thermistor Beta	К	3380	3940		4050		4250		
25°C NTC Resistance		10	1	10		47		100	
R _{BIAS}		10	1	10		47		100	
Adjusting Parallel Resistor, RP		Open	Open	200	Open	680	Open	1300	
Adjusting Series Resistor, RS	kΩ	Short	Short	0.62	Short	3.3	Short	9.1	
R _{NTC} at 1.024V _{COLD} Threshold	K12	45.24	45.24	578.5	212.6	306.1	452.4	684.8	
R _{NTC} at 0.867V _{COOL} Threshold		22.61	22.61	248.8	106.3	122.7	226.1	264.7	
R _{NTC} at 0.459V _{WARM} Threshold		5.81	5.81	5.36	27.3	25.1	58.1	51.7	
R _{NTC} at 0.291V _{HOT} Threshold		3.04	3.04	2.46	14.3	112.7	30.4	22.0	
T _{ACTUAL} at V _{COLD} (-10°C Expected)		-10.03	-5.56	-9.96	-4.82	-11.14	-3.55	-10.46	
T _{ACTUAL} at V _{COOL} (5°C Expected)		4.98	7.66	5.76	8.10	5.33	8.86	5.94	
T _{ACTUAL} at V _{WARM} (40°C Expected)		40.02	37.79	39.76	37.43	39.40	36.82	39.48	
T _{ACTUAL} at V _{HOT} (60°C Expected)		60.04	54.56	60.37	53.68	60.02	52.21	60.4	

SIMO PMIC with 300mA Switching Charger

NTC Thermistor Selection

Popular NTC thermistor options are listed in <u>Table 14</u>.

Table 14. NTC Thermistors

MANUFACTURER	PART	β-CONSTANT (25°C/50°C)	R (Ω) AT 25°C	CASE SIZE
TDK	NTCG063JF223HTBX	3380K	22k	0201
Murata	NCP03XH103F05RL	3380K	10k	0201
Murata	NCP15XH103F03RC	3380K	10k	0402
TDK	NTCG103JX103DT1	3380K	10k	0402
Cantherm	CMFX3435103JNT	3435K	10k	0402
Murata	NCP15XV103J03RC	3900K	10k	0402
Panasonic	ERT-JZEP473J	4050K	47k	0201
Panasonic	ABNTC-0402-473J-4100F-T	4100K	47k	0402
Murata	NCP15WF104F03RC	4250K	100k	0402

Detailed Description—Analog Multiplexer

An external ADC can be used to measure the chip's various signals for general functionality or on-the-fly power monitoring. The CNFG_CHG_I.MUX_SEL[3:0] bitfield controls the internal analog multiplexer responsible for connecting the proper channel to the AMUX pin. Each measurable signal is listed in <u>Table 15</u> with its appropriate multiplexer channel.

The voltage on the AMUX pin is a buffered output that ranges from 0V to VFS (1.25V, typ). The buffer has 50μ A of quiescent current consumption and is only active when a channel is selected (CNFG_CHG_I.MUX_SEL[3:0] \neq 0b0000). Disable the buffer by programming CNFG_CHG_I.MUX_SEL[3:0] to 0b0000 when not actively converting the voltage on AMUX. The AMUX output is high-impedance while CNFG_CHG_I.MUX_SEL[3:0] is 0b0000.

<u>Table 15</u> shows how to translate the voltage signal on the AMUX pin to the value of the parameter being measured. See the <u>Electrical Characteristics</u> table and the <u>Register Map</u> for more details.

Table 15. AMUX Signal Transfer Functions

SIGNAL	MUX_SEL[3:0]	TRANSFER FUNCTION	FULL-SCALE SIGNAL MEANING (V _{AMUX} = 1.25V)	ZERO- SCALE SIGNAL MEANING (V _{AMUX} = 0V)
CHGIN Pin Voltage	0b0001	$V_{\text{CHGIN}} = \frac{V_{\text{AMUX}}}{G_{\text{VCHGIN}}}$	7.5V	0V
BATT Pin Voltage	0b0011	$V_{\text{BATT}} = \frac{V_{\text{AMUX}}}{G_{\text{VBATT}}}$	4.6V	0V
BATT Pin Charging Current	0b0100	$I_{\text{BATT}(\text{CHG})} = \frac{V_{\text{AMUX}}}{V_{\text{FS}}} \times I_{\text{FAST}} - \text{CHG}$	100% of I _{FAST-CHG} (CHG_CC[5:0])	0% of IFAST-CHG
BATT Pin Discharge Current	0b0101	$I_{\text{BATT}(\text{DISCHG})} = \frac{\left(V_{\text{AMUX}} - V_{\text{NULL}}\right)}{\left(V_{\text{FS}} - V_{\text{NULL}}\right)} \times I_{\text{DISCHG} - \text{SCALE}}$	100% of I _{DISCHG-SCALE} (IMON_DISCHG_SCALE[3:0])	0% of I _{DISCHG-} SCALE
BATT Pin Discharge Current NULL	0b0110	V _{NULL} = V _{AMUX}	1.25V	0V
THM Pin Voltage	0b0111	V _{THM} = V _{AMUX}	1.25V	0V
TBIAS Pin Voltage	0b1000	V _{TBIAS} = V _{AMUX}	1.25V	0V
AGND Pin Voltage*	0b1001	V _{AGND} = V _{AMUX}	1.25V	0V
SYS Pin Voltage	0b1010	$V_{\rm SYS} = \frac{V_{\rm AMUX}}{G_{\rm VSYS}}$	4.8V	0V

*AGND pin voltage is accessed through a 100Ω (typ) pulldown resistor.

Measuring Battery Current

Sampling current in the BATT pin is possible at any time or in any mode with an external ADC. For improved accuracy, the analog circuitry used for monitoring battery discharge current is different from the circuitry monitoring battery charge current. <u>Table 16</u> outlines how to determine the direction of battery current.

Table 16. Battery Current Direction Decode

MEASUREMENT	CHARGING OR DISCHARGING INDICATORS				
WEASUREWENT	STAT_CHG_B.CHG	STAT_CHG_B.CHG_DTLS[3:0]	STAT_CHG_B.CHGIN_DTLS[1:0]		
Discharging Battery Current			0b00		
(Positive Battery Terminal	Don't care	Don't care	0b01		
Sourcing Current)			0b10		
Charging Battery Current					
(Positive Battery Terminal	1	0b0001 to 0b0111	0b11		
Sinking Current)					

Method for Measuring Discharge Current

- 1. Program the multiplexer to switch to the discharge NULL measurement by changing CNFG_CHG_I.MUX_SEL[3:0] to 0b0110. A NULL conversion must always be performed first to cancel offsets.
- 2. Wait the appropriate channel switching time (0.3µs, typ).
- 3. Convert the voltage on the AMUX pin and store as V_{NULL}.
- Program the multiplexer to switch to the battery discharge current measurement by changing CNFG_CHG_I.MUX_SEL[3:0] to 0b0101. A nonnulling conversion should be done immediately after a NULL conversion.
- 5. Wait the appropriate channel switching time (0.3μ s, typ).
- 6. Convert the voltage on the AMUX pin and use the following transfer function to determine the discharge current:

$$I_{\text{BATT}(\text{DISCHG})} = \frac{\left(V_{\text{AMUX}} - V_{\text{NULL}}\right)}{\left(V_{\text{FS}} - V_{\text{NULL}}\right)} \times I_{\text{DISCHG}} - \text{SCALE}$$

V_{FS} is 1.25V typical. I_{DISCHG-SCALE} is programmable through CNFG_CHG_I.IMON_DISCHG_SCALE[3:0]. The default value is 300mA. If smaller currents are anticipated, then I_{DISCHG-SCALE} can be reduced for improved measurement accuracy.

Method for Measuring Charge Current

- 1. Program the multiplexer to switch to the charge current measurement by changing CNFG_CHG_I.MUX_SEL[3:0] to 0b0100.
- 2. Wait the appropriate channel switching time (0.3µs, typ).
- 3. Convert the voltage on the AMUX pin and use the following transfer function to determine charging current.

$$I_{\text{BATT}(\text{CHG})} = \frac{V_{\text{AMUX}}}{V_{\text{FS}}} \times I_{\text{FAST} - \text{CHG}}$$

V_{FS} is 1.25V typical. I_{FAST-CHG} is the charger's fast-charge constant-current setting and is programmable through CNFG_CHG_E.CHG_CC[5:0].

Detailed Description—Low-Dropout Linear Regulator (LDO)/Load Switch (LSW)

The device includes one low-dropout linear regulator (LDO) that can also be configured as a load switch. The LDO is optimized to have a low quiescent current. The input voltage range (V_{IN_LDOx}) allows it to be powered directly from the main energy source such as a Li-Poly battery or from an intermediate regulator. The linear regulator delivers up to 100mA.

Features and Benefits

- 100mA LDO
- LDO Input Voltage Range: 1.71V to 5.5V
- LDO Output Voltage Range: 0.5V to 5.0V
- LSW Input Voltage Range: 1.3V to 5.5V
- Adjustable Output Voltage
- 100mV Maximum Dropout Voltage at ECT Conditions
- Programmable On-Chip Active Discharge

LDO/LSW Simplified Block Diagram

The LDO/LSW block has one input (IN_LDO) and one output (LDO) and several ports that exchange information with the rest of the device (V_{REF}, EN_LDO, ADE_LDO). V_{REF} comes from the main bias circuits. CNFG_LDO0_B.EN_LDO and CNFG_LDO0_B.ADE_LDO are register bits for controlling the enable and active-discharge feature, respectively. See the <u>Register Map</u> for more information.




Figure 24. LDO Simplified Block Diagram

LDO/LSW Active-Discharge Resistor

Each LDO/LSW block has an active-discharge resistor (R_{AD_LDO}) that is enabled if CNFG_LDO_B.ADE_LDO = 1 and LDO is disabled. Enabling the active discharge feature helps ensure a complete and timely power down of the resource. During power-up, if $V_{SYS} > V_{POR}$ and CNFG_LDO_B.ADE_LDO = 1, the active-discharge resistor is enabled.

LDO/LSW Soft-Start

The soft-start feature limits inrush current during startup and is achieved by limiting the slew rate of the output voltage during startup ($dV_{OUT \ LDO}/dt_{SS}$).

More output capacitance results in higher input current surges during startup. The following equation and example describes the input current surge phenomenon during startup.

The input current (I_{IN_LDO}) during soft-start is:

SIMO PMIC with 300mA Switching Charger

$$I_{\rm IN_LDO} = C_{\rm LDO} \frac{dV_{\rm OUT_LDO}}{dt_{\rm SS}} + I_{\rm OUT_LDO}$$

where:

• C_{LDO} is the capacitance on the output of the regulator

dV_{OUT LDO}/dt_{SS} is the voltage change rate of the output

For example, given the following conditions, the input current (I_{IN LDO}) during soft-start is 13.08mA:

Given:

- C_{LDO} = 2.2µF
- $dV_{OUT LDO}/dt_{SS} = 1.4 mV/\mu s$
- LDO programmed to 1.85V
- $R_{LDO} = 185\Omega (I_{OUT \ LDO} = 1.85V/185\Omega = 10mA)$

Calculation:

- I_{IN} = 2.2µF x 1.4mV/µs + 10mA
- I_{IN} = 13.08mA

Load Switch Configuration

The LDO can be configured as load switches with the CNFG_LDO0_B.LDO_MD bit. As shown in <u>Figure 25</u>, the transition from LDO to LSW mode is controlled by a defined slew-rate until dropout is detected. Once dropout is detected, the load switch is fully closed and the dropout interrupt flag (INT_GLBL0.DOD_R) is set.




Figure 25. LDO to LSW Transition Waveform

Applications Information

Input Capacitor Selection

Make sure the input bypass capacitance (C_{IN_LDO}) is at least 2.2µF. Larger values of C_{IN_LDO} improve the decoupling for LDO. The floor plan of the device is such that SBB1 is adjacent to IN_LDO and if the SIMO channel 1 output powers the input of LDO, then its output capacitor (C_{SBB1}) can also serve as C_{IN_LDO} such that only one capacitor is required.

 C_{IN_LDO} reduces the current peaks drawn from the battery or input power source during operation. The impedance of the input capacitor (ESR, ESL) should be very low (i.e., ESR ≤ 50m Ω and ESL ≤ 5nH) for frequencies up to 0.5MHz. Ceramic capacitors with X5R or X7R dielectric are highly recommended due to their small size, low ESR, and small temperature coefficients.

Output Capacitor Selection

For both LDO and LSW modes, choose the output bypass capacitance (CLDO) to be 1µF.

In LDO mode, larger values of C_{LDO} improve output PSRR but increase input surge currents during soft-start and output voltage changes. The effective output capacitance should not exceed 2.8µF to maintain stability.

While in LDO mode, C_{LDO} is required to keep stability. The series inductance of the output capacitor and its series resistance should be low (i.e., ESR $\leq 10m\Omega$ and ESL $\leq 1nH$) for frequencies up to 0.5MHz. Ceramic capacitors with X5R or X7R dielectric are highly recommended due to their small size, low ESR, and small temperature coefficients.

A capacitor's effective capacitance decreases with increased DC bias voltage. This effect is more pronounced with smaller capacitor case sizes. Due to this characteristic, 0603 case size capacitors tend to perform well while 0402 case size capacitors of the same value perform poorly.

Detailed Description—I²C Serial Communication

General Description

The IC features a revision 3.0 I²C-compatible, 2-wire serial interface consisting of a bidirectional serial data line (SDA) and a serial clock line (SCL). This device acts as a slave-only device, relying on the master to generate a clock signal. SCL clock rates from 0Hz to 3.4MHz are supported.

 $I^{2}C$ is an open-drain bus and therefore SDA and SCL require pullups. Optional resistors (24 Ω) in series with SDA and SCL protect the device inputs from high-voltage spikes on the bus lines. Series resistors also minimize crosstalk and undershoot on bus signals.

<u>Figure 26</u> shows the simplified diagram for the I²C based communications controller. For additional information on I²C, refer to the I²C Bus Specification and User Manual which is available for free through the internet.

Features

- I²C Revision 3.0 Compatible Serial Communications Channel
- 0Hz to 100kHz (Standard Mode)
- 0Hz to 400kHz (Fast Mode)
- 0Hz to 1MHz (Fast-Mode Plus)
- 0Hz to 3.4MHz (High-Speed Mode)
- Does not utilize 12C Clock Stretching

I²C Simplified Block Diagram

There are three pins (aside from GND) for the I^2C -compatible interface. V_{IO} determines the logic level, SCL is the clock line, and SDA is the data line. Note that the interface does **not** have the ability to drive the SCL line.




Figure 26. I²C Simplified Block Diagram

I²C System Configuration

The I²C-compatible interface is a multimaster bus. The maximum number of devices that can attach to the bus is only limited by bus capacitance.

A device on the I²C bus that sends data to the bus is called a transmitter. A device that receives data from the bus is called a receiver. The device that initiates a data transfer and generates the SCL clock signals to control the data transfer is a master. Any device that is being addressed by the master is considered a slave. The I²C-compatible interface operates as a slave on the I²C bus with transmit and receive capabilities.




Figure 27. I²C System Configuration

I²C Interface Power

The I²C interface derives its power from V_{IO}. Typically a power input such as V_{IO} would require a local 0.1µF ceramic bypass capacitor to ground. However, in highly integrated power distribution systems, a dedicated capacitor might not be necessary. If the impedance between V_{IO} and the next closest capacitor ($\ge 0.1\mu$ F) is less than 100m Ω in series with 10nH, then a local capacitor is not needed. Otherwise, bypass V_{IO} to GND with a 0.1µF ceramic capacitor.

 V_{IO} accepts voltages from 1.7V to 3.6V (V_{IO}). Cycling V_{IO} does not reset the I²C registers. When V_{IO} is less than V_{OUVLO} and V_{SYS} is less than $V_{SYSUVLO}$, SDA and SCL are high-impedance.

I²C Data Transfer

One data bit is transferred during each SCL clock cycle. The data on SDA must remain stable during the high period of the SCL clock pulse. Changes in SDA while SCL is high are control signals. See the $\underline{I^2C}$ Start and Stop Conditions section. Each transmit sequence is framed by a start (S) condition and a stop (P) condition. Each data packet is nine bits long: eight bits of data followed by the acknowledge bit. Data is transferred with the MSB first.

I²C Start and Stop Conditions

When the serial interface is inactive, SDA and SCL idle high. A master device initiates communication by issuing a start condition. A start condition is a high-to-low transition on SDA with SCL high. A stop condition is a low-to-high transition on SDA, while SCL is high. See Figure 28.

A start condition from the master signals the beginning of a transmission to the device. The master terminates transmission by issuing a not-acknowledge followed by a stop condition (see the l^2C Acknowledge Bit section for information on not-acknowledge). The stop condition frees the bus. To issue a series of commands to the slave, the master can issue repeated start (Sr) commands instead of a stop command to maintain control of the bus. In general a repeated start command is functionally equivalent to a regular start command.




Figure 28. I²C Start and Stop Conditions

I²C Acknowledge Bit

Both the I²C bus master and slave devices generate acknowledge bits when receiving data. The acknowledge bit is the last bit of each nine bit data packet. To generate an acknowledge (A), the receiving device must pull SDA low before the rising edge of the acknowledge-related clock pulse (ninth pulse) and keep it low during the high period of the clock pulse. See <u>Figure 29</u>. To generate a not-acknowledge (nA), the receiving device allows SDA to be pulled high before the rising edge of the acknowledge-related clock pulse and leaves it high during the high period of the clock pulse.

Monitoring the acknowledge bits allows for detection of unsuccessful data transfers. An unsuccessful data transfer occurs if a receiving device is busy or if a system fault has occurred. In the event of an unsuccessful data transfer, the bus master should reattempt communication at a later time.

This device issues an ACK for all register addresses in the possible address space even if the particular register does not exist.




Figure 29. Acknowledge Bit

I²C Slave Address

The I²C controller implements 7-bit slave addressing. An I²C bus master initiates communication with the slave by issuing a START condition followed by the slave address. See Figure 30. The OTP address is factory-programmable for one of two options. See Table 17. All slave addresses not mentioned in Table 17 are not acknowledged.

ADDRESS	7-BIT SLAVE ADDRESS	8-BIT WRITE ADDRESS	8-BIT READ ADDRESS
Main Address (ADDR = 1)*	0x48, 0b 100 1000	0x90, 0b 1001 0000	0x91, 0b 1001 0001
Main Address (ADDR = 0)*	0x40, 0b 100 0000	0x80, 0b 1000 0000	0x81, 0b 1000 0001
Test Mode**	0x49, 0b 100 1001	0x92, 0b 1001 0010	0x93, 0b 1001 0011

Table 17. I²C Slave Address Options

SIMO PMIC with 300mA Switching Charger

*Perform all reads and writes on the main address. ADDR is a factory one-time programmable (OTP) option, allowing for address changes in the event of a bus conflict. <u>Contact Maxim</u> for more information.

**When test mode is unlocked, the additional address is acknowledged. Test mode details are confidential. If possible, leave the test mode address unallocated to allow for the rare event that debugging needs to be performed in cooperation with Maxim.




Figure 30. Slave Address Example

I²C Clock Stretching

In general, the clock signal generation for the I²C bus is the responsibility of the master device. The I²C specification allows slow slave devices to alter the clock signal by holding down the clock line. The process in which a slave device holds down the clock line is typically called clock stretching. The IC does not use any form of clock stretching to hold down the clock line.

I²C General Call Address

This device does not implement the I²C specifications general call address and does not acknowledge the general call address (0b0000_0000).

I²C Device ID

This device does not support the I²C Device ID feature.

I²C Communication Speed

This device is compatible with all four communication speed ranges as defined by the Revision 3.0 I²C specification:

- 0Hz to 100kHz (Standard Mode)
- OHz to 400kHz (Fast Mode)
- OHz to 1MHz (Fast-Mode Plus)
- 0Hz to 3.4MHz (High-Speed Mode)

Operating in standard mode, fast mode, and fast-mode plus does not require any special protocols. The main consideration when changing bus speed through this range is the combination of the bus capacitance and pullup resistors. Larger values of bus capacitance and pullup resistance increase the time constant (C x R), slowing bus operation. Therefore, when increasing bus speeds, the pullup resistance must be decreased to maintain a reasonable time constant. Refer to the *Pullup Resistor Sizing* section of the *I*²*C Bus Specification and User Manual* (available for free on the internet) for detailed guidance on the pullup resistor selection. In general for bus capacitances of 200pF, a 100kHz bus needs 5.6kΩ pullup resistors, a 400kHz bus needs about 1.5kΩ pullup resistors, and a 1MHz bus needs 680Ω pullup resistors. Remember that, while the open-drain bus is low, the pullup resistor is dissipating power, and lower value pullup resistors dissipate more power (V²/R).

SIMO PMIC with 300mA Switching Charger

Operating in high-speed mode requires some special considerations. For a full list of considerations, refer to the publicly available I²C bus specification and user manual. Major considerations with respect to this part are:

- The I²C bus master uses current source pullups to shorten the signal rise.
- The I²C slave must use a different set of input filters on its SDA and SCL lines to accommodate for the higher bus.
- The communication protocols need to utilize the high-speed master code.

At power-up and after each stop condition, the bus input filters are set for standard mode, fast mode, and fast-mode plus (i.e., 0Hz to 1MHz). To switch the input filters for high-speed mode, use the high-speed master code protocols that are described in the l^2C Communication Protocols section.

I²C Communication Protocols

Both writing to and reading from registers are supported as described in the following subsections.

Writing to a Single Register

Figure 31 shows the protocol for the I²C master device to write one byte of data to this device. This protocol is the same as the SMBus specification's write byte protocol.

The write byte protocol is as follows:

- 1. The master sends a start command (S).
- 2. The master sends the 7-bit slave address followed by a write bit (R/W = 0).
- 3. The addressed slave asserts an acknowledge (A) by pulling SDA low.
- 4. The master sends an 8-bit register pointer.
- 5. The slave acknowledges the register pointer.
- 6. The master sends a data byte.
- 7. The slave updates with the new data.
- 8. The slave acknowledges or not acknowledges the data byte. The next rising edge on SDA loads the data byte into its target register and the data becomes active.
- 9. The master sends a stop condition (P) or a repeated start condition (Sr). Issuing a P ensures that the bus input filters are set for 1MHz or slower operation. Issuing an Sr leaves the bus input filters in their current state.




Figure 31. Writing to a Single Register with the Write Byte Protocol

Writing Multiple Bytes to Sequential Registers

<u>Figure 32</u> shows the protocol for writing to sequential registers. This protocol is similar to the write byte protocol, except the master continues to write after it receives the first byte of data. When the master is done writing, it issues a stop or repeated start.

The writing to sequential registers protocol is as follows:

- 1. The master sends a start command (S).
- 2. The master sends the 7-bit slave address followed by a write bit (R/W = 0).
- 3. The addressed slave asserts an acknowledge (A) by pulling SDA low.
- 4. The master sends an 8-bit register pointer.
- 5. The slave acknowledges the register pointer.
- 6. The master sends a data byte.
- 7. The slave acknowledges the data byte. The next rising edge on SDA loads the data byte into its target register and the data becomes active.
- 8. Steps 6 to 7 are repeated as many times as the master requires.
- 9. During the last acknowledge related clock pulse, the master can issue an acknowledge or a not acknowledge.
- 10. The master sends a stop condition (P) or a repeated start condition (Sr). Issuing a P ensures that the bus input filters are set for 1MHz or slower operation. Issuing an Sr leaves the bus input filters in their current state.




Figure 32. Writing to Sequential Registers X to N

Reading from a Single Register

Figure 33 shows the protocol for the I²C master device to read one byte of data. This protocol is the same as the SMBus specification's read byte protocol.

The read byte protocol is as follows:

- 1. The master sends a start command (S).
- 2. The master sends the 7-bit slave address followed by a write bit (R/W = 0).
- 3. The addressed slave asserts an acknowledge (A) by pulling SDA low.
- 4. The master sends an 8-bit register pointer.
- 5. The slave acknowledges the register pointer.
- 6. The master sends a repeated start command (Sr).
- 7. The master sends the 7-bit slave address followed by a read bit ($R/\overline{W} = 1$).
- 8. The addressed slave asserts an acknowledge by pulling SDA low.
- 9. The addressed slave places 8-bits of data on the bus from the location specified by the register pointer.
- 10. The master issues a not acknowledge (nA).
- 11. The master sends a stop condition (P) or a repeated start condition (Sr). Issuing a P ensures that the bus input filters are set for 1MHz or slower operation. Issuing an Sr leaves the bus input filters in their current state.

Note that when this device receives a stop, the register pointer is not modified. Therefore, if the master re-reads the same register, it can immediately send another read command, omitting the command to send a register pointer.




Figure 33. Reading from a Single Register with the Read Byte Protocol

Reading from Sequential Registers

Figure 34 shows the protocol for reading from sequential registers. This protocol is similar to the read byte protocol except the master issues an acknowledge to signal the slave that it wants more data: when the master has all the data it requires it issues a not acknowledge (nA) and a stop (P) to end the transmission. The continuous read from sequential registers protocol is as follows:

- 1. The master sends a start command (S).
- 2. The master sends the 7-bit slave address followed by a write bit (R/W = 0).
- 3. The addressed slave asserts an acknowledge (A) by pulling SDA low.
- 4. The master sends an 8-bit register pointer.
- 5. The slave acknowledges the register pointer.
- 6. The master sends a repeated start command (Sr).
- 7. The master sends the 7-bit slave address followed by a read bit (R/W = 1).
- 8. The addressed slave asserts an acknowledge by pulling SDA low.
- 9. The addressed slave places 8-bits of data on the bus from the location specified by the register pointer.
- 10. The master issues an acknowledge (A) signaling the slave that it wishes to receive more data.
- 11. Steps 9 to 10 are repeated as many times as the master requires. Following the last byte of data, the master must issue a not acknowledge (nA) to signal that it wishes to stop receiving data.
- 12. The master sends a stop condition (P) or a repeated start condition (Sr). Issuing a stop (P) ensures that the bus input filters are set for 1MHz or slower operation. Issuing an Sr leaves the bus input filters in their current state.

Note that when this device receives a stop it does not modify its register pointer. Therefore, if the master re-reads the same register, it can immediately send another read command, omitting the command to send a register pointer.

SIMO PMIC with 300mA Switching Charger




Figure 34. Reading Continuously from Sequential Registers X to N

Engaging HS-Mode for Operation up to 3.4MHz

Figure 35 shows the protocol for engaging HS-mode operation. HS-mode operation allows for a bus operating speed up to 3.4MHz. The engaging HS-mode protocol is as follows:

- 1. Begin the protocol while operating at a bus speed of 1MHz or lower.
- 2. The master sends a start command (S).
- 3. The master sends the 8-bit master code of 0b0000 1XXX where 0bXXX are don't care bits.
- 4. The addressed slave issues a not acknowledge (nA).
- 5. The master may now increase its bus speed up to 3.4MHz and issue any read/write operation.

The master can continue to issue high-speed read/write operations until a stop (P) is issued. To continue operations in high-speed mode, use repeated start (Sr)




Figure 35. Engaging HS Mode

SIMO PMIC with 300mA Switching Charger

Register Map

MAX77659

ADDRESS	NAME	MSB							LSB	
Global	1	1	1	1	1	1	1	1	1	
0x00	INT_GLBL0[7:0]	DOD_R	RSVD	TJAL2_R	TJAL1_R	nEN_R	nEN_F	GPI0_R	GPI0_F	
0x04	INT_GLBL1[7:0]	RSVD	RSVD	LDO_F	SBB_TO	RSVD	RSVD	 GPI1_R	 GPI1_F	
0x05	ERCFLAG[7:0]	WDT_R ST	WDT_O FF	SFT_CR ST_F	SFT_OF F_F	MRST	AVLUVL O	SYSOVL O	TOVLD	
0x06	STAT_GLBL[7:0]	DIDM	вок	DOD_S	RSVD	TJAL2_S	TJAL1_S	STAT_E N	STAT_IR Q	
0x08	INTM_GLBL1[7:0]	RSVD	RSVD	LDO_M	SBB_TO _M	RSVD	RSVD	GPI1_R M	GPI1_F M	
0x09	INTM_GLBL0[7:0]	DOD_R M	RSVD	TJAL2_R M	TJAL1_R M	nEN_RM	nEN_FM	GPI0_R M	GPI0_F M	
0x10	CNFG_GLBL[7:0]	PU_DIS	T_MRST	SBIA_LP M	SBIA_E N	nEN_MO DE	DBEN_n EN	SFT_C	[RL[1:0]	
0x11	CNFG_GPIO0[7:0]	RSVD	-	ALT_GPI O0	DBEN_G PI	DO	DRV	DI	DIR	
0x12	CNFG_GPIO1[7:0]	RSVI	D[1:0]	ALT_GPI O1	DBEN_G PI	DO	DRV	DI	DIR	
0x14	<u>CID[7:0]</u>	CID[4]	-	-	-		CID	[3:0]		
0x17	CNFG_WDT[7:0]	RSVI	RSVD[1:0] WDT_PER[1:0] WDT_M WDT_C						WDT_LO CK	
			0	VERLAP					•	
Charger	-							-		
0x01	INT_CHG[7:0]	RSVD	RSVD	RSVD	SYS_CT RL_I	TJ_REG _I	CHGIN_I	CHG_I	THM_I	
0x02	STAT_CHG_A[7:0]	RSVD	RSVD	RSVD	VSYS_M IN_STAT	TJ_REG _STAT	Tł	HM_DTLS[2	:0]	
0x03	STAT_CHG_B[7:0]		CHG_D	TLS[3:0]		CHGIN_[DTLS[1:0]	CHG	TIME_S US	
0x07	INT_M_CHG[7:0]	RSVD	RSVD	RSVD	SYS_CT RL_M	TJ_REG _M	CHGIN_ M	CHG_M	тнм_м	
0x20	CNFG_CHG_A[7:0]	THM_F	IOT[1:0]	THM_W	ARM[1:0]	THM_CO	OOL[1:0]	THM_C	OLD[1:0]	
0x21	CNFG_CHG_B[7:0]			RSVI	D[5:0]			I_PQ	CHG_EN	
0x22	CNFG_CHG_C[7:0]	(CHG_PQ[2:0	0]	I_TER	M[1:0]	T_	_TOPOFF[2	:0]	
0x23	CNFG_CHG_D[7:0]		TJ_REG[2:0]	VSYS_H DRM	RSVI	D[1:0]	VSYS_I	MIN[1:0]	
0x24	CNFG_CHG_E[7:0]			CHG_0	CC[5:0]			T_FAST_	CHG[1:0]	
0x25	CNFG_CHG_F[7:0]				THM_EN	RSVD				
0x26	CNFG_CHG_G[7:0]	CHG_CV[5:0] USBS F							RSVD	
0x27	CNFG_CHG_H[7:0]	CHG_CV_JEITA[5:0] RSVD[1:0]							D[1:0]	
0x28	CNFG CHG [[7:0]	IMON_DISCHG_SCALE[3:0] MUX_SEL[3:0]								
SBB										
			– TV_SBB0[6:0]							

SIMO PMIC with 300mA Switching Charger

ADDRESS	NAME	MSB							LSB
0x2A	CNFG_SBB0_B[7:0]	RSVD	OP_MO DE	_	-	ADE_SB B0	E	N_SBB0[2:	0]
0x2B	CNFG_SBB1_A[7:0]	-			Т	V_SBB1[6:0)]		
0x2C	CNFG_SBB1_B[7:0]	RSVD	OP_MO DE	-	-	ADE_SB B1	E	N_SBB1[2:	0]
0x2D	CNFG_SBB2_A[7:0]	-			Т	V_SBB2[6:0)]		
0x2E	CNFG_SBB2_B[7:0]	RSVD	OP_MO DE						0]
0x2F	CNFG_SBB_TOP[7:0]	OP_MO DE_CHG	-	_	-	-	-	DRV_S	BB[1:0]
0x30	CNFG_SBB_TOP_B[7: 0]	IP_CH	G[1:0]	IP_SB	B2[1:0]	IP_SBI	B1[1:0]	IP_SB	B0[1:0]
0x31	CNFG_SBB3_B[7:0]	RSVD			TV_	SBB0_DVS	[6:0]		
LDO									
0x38	CNFG_LDO0_A[7:0]	TV_LDO	TV_LDO[6:0]						
0x39	CNFG_LDO0_B[7:0]		RSVD[2:0])]

Register Details

INT_GLBL0 (0x00)

BIT	7	6	5	4		3	2	1	0	
Field	DOD_R	RSVD	TJAL2_R	TJAL1_R	n	EN_R	nEN_F	GPI0_R	GPI0_F	
Reset	0b0	0b0	0b0	0b0		0b0	0b0	0b0	0b0	
Access Type	Read Clears All	Read Clears All	Read Clears All	Read Clears All		Read ears All	Read Clears All	Read Clears All	Read Clears All	
BITFIELD	BITS		DESCRIPT	ION			DI	ECODE		
DOD_R	7	LDO Dropou	It Detector Risi	ng Interrupt		last time 1 = The	0 = The LDO has not detected dropout since the last time this bit was read. 1 = The LDO has detected dropout since the last time this bit was read.			
RSVD	6	Reserved. L are don't car		/rite to 0. Read	S					
TJAL2_R	5	Thermal Ala	rm 2 Rising Int	errupt		 0 = The junction temperature has not risen above TJAL2 since the last time this bit was read. 1 = The junction temperature has risen above TJAL2 since the last time this bit was read. 				
TJAL1_R	4	Thermal Ala	rm 1 Rising Int	errupt		TJAL1 s 1 = The	junction tempe ince the last tir junction tempe ince the last tir	ne this bit was rature has rise	read. en above	
nEN_R	3	nEN Rising	Interrupt			last time 1 = A nE	EN rising edge this bit was re N rising edge bit was read.	ad.		
nEN_F	2	nEN Falling	Interrupt			last time 1 = A nE	EN falling edge this bit was re N falling edge vas read.	ad.		

SIMO PMIC with 300mA Switching Charger

BITFIELD	BITS	DESCRIPTION	DECODE
GPI0_R	1	GPI0 Rising Interrupt Note that "GPI" refers to the GPIO programmed to be an input.	 0 = No GPI0 rising edges have occurred since the last time this bit was read. 1 = A GPI0 rising edge has occurred since the last time this bit was read.
GPI0_F	0	GPI0 Falling Interrupt Note that "GPI" refers to the GPIO programmed to be an input.	 0 = No GPI0 falling edges have occurred since the last time this bit was read. 1 = A GPI0 falling edge has occurred since the last time this bit was read.

INT_GLBL1 (0x04)

BIT	7	6	5	4		3	2	1	0
Field	RSVD	RSVD	LDO_F	SBB_TO	F	RSVD	RSVD	GPI1_R	GPI1_F
Reset	0b0	0b0	0b0	0b0		0b0	0b0	0b0	0b0
Access Type	Read Clears All	Read Clears All	Read Clears All	Read Read Read Read Clears All Clears All Clears All Clears All					Read Clears All
BITFIELD	BITS		DESCRIPT	ION			D	ECODE	
RSVD	7	Reserved. U are don't car		/rite to 0. Read	S				
RSVD	6	Reserved. U are don't car		/rite to 0. Read	S				
LDO_F	5	LDO Fault Ir	nterrupt			 0b0 = No fault has occurred on LDO since the last time this bit was read. 0b1 = LDO has fallen out of regulation since the last time this bit was read. 			
SBB_TO	4	SBB Timeou	ıt			 0 = NO SBB timeout occurred since the last time this bit was read. 1 = SBB timeout occurred since the last time this bit was read. 			
RSVD	3	Reserved. U are don't car		/rite to 0. Read	S				
RSVD	2	Reserved. U are don't car		/rite to 0. Read	5				
GPI1_R	1		Interrupt PI" refers to th I to be an input			last time 1 = A Gl	GPI rising edge this bit was re PI rising edge h bit was read.	ad.	
GPI1_F	0		Interrupt PI" refers to th to be an input			last time 1 = A Gl	GPI falling edge this bit was re PI falling edge bit was read.	ad.	

ERCFLAG (0x05)

BIT	7	6	5	4	3	2	1	0
Field	WDT_RST	WDT_OFF	SFT_CRST _F	SFT_OFF_ F	MRST	AVLUVLO	SYSOVLO	TOVLD
Reset	0b0							
Access Type	Read Clears All							

SIMO PMIC with 300mA Switching Charger

BITFIELD	BITS	DESCRIPTION	DECODE
WDT_RST	7	Watchdog Timer Reset Flag. This bit sets when the watchdog timer expires and causes a power-reset (WDT_MODE = 1).	 0 = Watchdog timer has not caused a power-reset since the last time this bit was read. 1 = Watchdog timer has expired and caused a power-reset since the last time this bit was read.
WDT_OFF	6	Watchdog Timer OFF Flag. This bit sets when the watchdog timer expires and causes a power-off (WDT_MODE = 0).	 0 = Watchdog timer has not caused a power-off since the last time this bit was read. 1 = Watchdog timer has expired and caused a power-off since the last time this bit was read.
SFT_CRST_ F	5	Software Cold Reset Flag	 0 = The software cold reset has not occurred since the last read of this register. 1 = The software cold reset has occurred since the last read of this register. This indicates that software has set SFT_CTRL[1:0] = 0b01.
SFT_OFF_F	4	Software OFF Flag	 0 = The SFT_OFF function has not occurred since the last read of this register. 1 = The SFT_OFF function has occurred since the last read of this register. This indicates that software has set SFT_CTRL[1:0] = 0b10.
MRST	3	Manual Reset Timer	 0 = A manual reset has not occurred since the last read of this register. 1 = A manual reset has occurred since the last read of this register.
AVLUVLO	2	AVL Domain Undervoltage Lockout	0 = The AVL domain undervoltage lockout has not occurred since the last read of this register. 1 = The AVL domain undervoltage lockout has occurred since the last read of this register. This indicates that the AVL domain voltage fell below VAVLUVLO (~2.4V).
SYSOVLO	1	SYS Domain Overvoltage Lockout	0 = The SYS domain overvoltage lockout has not occurred since the last read of this register. 1 = The SYS domain overvoltage lockout has occurred since the last read of this register. This indicates that the SYS domain voltage rose below V _{SYSOVLO} (~5.85V).
TOVLD	0	Thermal Overload	 0 = Thermal overload has not occurred since the last read of this register. 1 = Thermal overload has occurred since the last read of this register. This indicates that the junction temperature has exceeded 165°C.

STAT_GLBL (0x06)

BIT	7	6	5	4		3	2	1	0	
Field	DIDM	BOK	DOD_S	RSVD	TJAL2_S		TJAL1_S	STAT_EN	STAT_IRQ	
Reset	OTP	0b1	0b0	0b0		0b0	0b0	0b0	0b0	
Access Type	Read Only	Read Only	Read Only	Read Clears All	Re	ad Only	Read Only	Read Only	Read Only	
BITFIELD	BITS		DESCRIPT	ION		DECODE				
DIDM	7	Device Ident	Device Identification Bits for Metal Options				0 = MAX77659 1 = Reserved			

SIMO PMIC with 300mA Switching Charger

BITFIELD	BITS	DESCRIPTION	DECODE
вок	6	BOK Interrupt Status	0 = Main bias is not ready. 1 = Main bias enabled and ready.
DOD_S	5	LDO0 Dropout Detector Rising Status	0 = LDO0 is not in dropout. 1 = LDO0 is in dropout.
RSVD	4	Reserved. Unutilized bit. Write to 0. Reads are don't care.	
TJAL2_S	3	Thermal Alarm 2 Status	0 = The junction temperature is less than TJA2. 1 = The junction temperature is greater than TJAL2.
TJAL1_S	2	Thermal Alarm 1 Status	0 = The junction temperature is less than TJAL1. 1 = The junction temperature is greater than TJAL1.
STAT_EN	1	Debounced Status for the nEN Input	0 = nEN is not active (logic-high). 1 = nEN is active (logic-low).
STAT_IRQ	0	Software Version of the nIRQ MOSFET Gate Drive	0 = Unmasked gate drive is logic-low. 1 = Unmasked gate drive is logic-high.

INTM_GLBL1 (0x08)

BIT	7	6	5	4		3	2	1	0
Field	RSVD	RSVD	LDO_M	SBB_TO_M	F	RSVD	RSVD	GPI1_RM	GPI1_FM
Reset	0b0	0b0	0b1	0b1		0b0	0b0	0b1	0b1
Access Type	Write, Read	Write, Read	Write, Read	Write, Read	Writ	te, Read	Write, Read	Write, Read	Write, Read
BITFIELD	BITS		DESCRIPT	ION			D	ECODE	
RSVD	7	Reserved. L are don't car		/rite to 0. Read	S				
RSVD	6	Reserved. L are don't car		/rite to 0. Read	S				
LDO_M	5	LDO Fault Ir	nterrupt Mask			0 = Unmasked. If LDO0_F goes from 0 to 1, then nIRQ goes low. nIRQ goes high when all interrupt bits are cleared. 1 = Masked. nIRQ does not go low due to LDO0_F.			
SBB_TO_M	4	SBB Timeou	ut Mask			nIRQ go bits are	ked. nIRQ doe	joes high when	all interrupt
RSVD	3	Reserved. L are don't car		/rite to 0. Read	S				
RSVD	2	Reserved. L are don't car		/rite to 0. Read	S				
GPI1_RM	1	GPI Rising I	GPI Rising Interrupt Mask				nasked. If GPI_ bes low. nIRQ g cleared. ked. nIRQ doe	joes high when	all interrupt
GPI1_FM	0	GPI Falling	Interrupt Mask			nIRQ go bits are	nasked. If GPI_ bes low. nIRQ g cleared. ked. nIRQ doe	joes high when	all interrupt

SIMO PMIC with 300mA Switching Charger

INTM_GLBL0 (0x09)

BIT	7	6	5	4		3	2	1	0	
Field	DOD_RM	RSVD	TJAL2_RM	TJAL1_RM	nE	EN_RM	nEN_FM	GPI0_RM	GPI0_FM	
Reset	0b1	0b0	0b1	0b1		0b1	0b1	0b1	0b1	
Access Type	Write, Read	Write, Read	Write, Read	Write, Read	Wri	te, Read	Write, Read	Write, Read	Write, Read	
BITFIELD	BITS		DESCRIPT	ION			DI	ECODE		
DOD_RM	7	LDO Dropou	ut Detector Risi	ing Interrupt Ma	ask	nIRQ go bits are	0 = Unmasked. If DOD0_R goes from 0 to 1, then nIRQ goes low. nIRQ goes high when all interrupt bits are cleared. 1 = Masked. nIRQ does not go low due to DOD0_R.			
RSVD	6	Reserved. L are don't ca		/rite to 0. Read	S					
TJAL2_RM	5	Thermal Ala	rm 2 Rising Int	errupt Mask		0 = Unmasked. If TJAL2_R goes from 0 to 1, then nIRQ goes low. nIRQ goes high when all interrupt bits are cleared. 1 = Masked. nIRQ does not go low due to TJAL2_R.				
TJAL1_RM	4	Thermal Ala	rm 1 Rising Int	errupt Mask		 0 = Unmasked. If TJAL1_R goes from 0 to 1, then nIRQ goes low. nIRQ goes high when all interrupt bits are cleared. 1 = Masked. nIRQ does not go low due to TJAL1_R. 				
nEN_RM	3	nEN Rising	Interrupt Mask			0 = Unmasked. If nEN_R goes from 0 to 1, then nIRQ goes low. nIRQ goes high when all interrupt bits are cleared. 1 = Masked. nIRQ does not go low due to nEN_R.				
nEN_FM	2	nEN Falling	Interrupt Mask			nIRQ go bits are	nasked. If nEN_ bes low. nIRQ g cleared. ked. nIRQ doe	joes high when	all interrupt	
GPI0_RM	1	GPI Rising I	nterrupt Mask			nIRQ go bits are	nasked. If GPI_ bes low. nIRQ g cleared. ked. nIRQ doe	joes high when	all interrupt	
GPI0_FM	0	GPI Falling	Interrupt Mask			 1 = Masked. nIRQ does not go low due to GPI_R. 0 = Unmasked. If GPI_F goes from 0 to 1, then nIRQ goes low. nIRQ goes high when all interrupt bits are cleared. 1 = Masked. nIRQ does not go low due to GPI_F. 			all interrupt	

CNFG_GLBL (0x10)

BIT	7	6	5	4		3	2	1	0
Field	PU_DIS	T_MRST	SBIA_LPM	SBIA_EN	nEN_MODE		DBEN_nEN	SFT_C1	RL[1:0]
Reset	OTP	OTP	OTP	0b0	OTP		OTP 0b0		00
Access Type	Write, Read	Write, Read	Write, Read	Write, Read	Writ	e, Read	Write, Read	Write,	Read
BITFIELD	BITS		DESCRIPT	ION			DI	ECODE	
PU_DIS	7	nEN Interna	nEN Internal Pullup Resistor				0 = Strong internal nEN pullup (200kΩ) 1 = Weak internal nEN pullup (10MΩ)		

SIMO PMIC with 300mA Switching Charger

BITFIELD	BITS	DESCRIPTION	DECODE
T_MRST	6	Sets the Manual Reset Time (t _{MRST})	0 = 8s 1 = 3.3s
SBIA_LPM	5	Main Bias Low-Power Mode Software Request	 0 = Main bias requested to be in normal-power mode by software. 1 = Main bias request to be in low-power mode by software.
SBIA_EN	4	Main Bias Enable Software Request	 0 = Main bias not enabled by software. Note that the main bias can be enabled by the on/off controller. 1 = Main bias force enabled by software.
nEN_MODE	3	nEN Input (ON-KEY) Default Configuration Mode	0 = Push-button mode 1 = Slide-switch mode
DBEN_nEN	2	Debounce Timer Enable for the nEN Pin	0 = 500µs Debounce 1 = 30ms Debounce
SFT_CTRL	1:0	Software Reset Functions Note that the SFT_CRST and SFT_OFF commands initiate the power-down sequence flow as described in the data sheet. This power-down sequence flow has delay elements that add up to 205.24ms (60ms delay + 10.24ms nRST assert delay + 4x2.56ms power-down slot delays + 125ms output discharge delay). If issuing the SFT_CRST and/or SFT_OFF functions in software, wait for more than 300ms before trying to issue any additional commands through I ² C.	0b00 = No action 0b01 = Software cold reset (SFT_CRST). The device powers down, resets, and then powers up again. 0b10 = Software off (SFT_OFF). The device powers down, resets, and then remains off and waiting for a wake-up event. 0b11 = Factory-ship mode enter (FSM). The IC powers down, configuration registers reset, and the internal BATT to SYS switch opens. The device remains this way until a factory-ship mode exit event occurs.

CNFG_GPIO0 (0x11)

BIT	7	6	6 5 4			3	2	1	0	
Field	RSVD	_	ALT_GPIO0	DBEN_GPI		DO	DRV	DI	DIR	
Reset	0b0	-	OTP	0b0		0b0	0b0	0b0	0b1	
Access Type	Write, Read	-	Write, Read	Write, Read	Wri	te, Read	Write, Read	Read Only	Write, Read	
BITFIELD	BITS		DESCRIPT	ION			DI	ECODE		
RSVD	7	Reserved. L are don't ca	Jnutilized bit. W re.	/rite to 0. Read	s					
ALT_GPIO0	5	Alternate Mo	Alternate Mode Enable for GPIO0				 0 = Standard GPIO. 1 = Active-high input, enable control for low-power mode. 			
DBEN_GPI	4	General Pur Enable for G	pose Input Deb SPI0	oounce Timer		0 = No debounce 1 = 30ms Debounce				
DO	3	General Pur	rpose Output Data Output			input). When se 0 = GPI0 1 = GPI0 pull outp	is a don't care w et for GPO (DIF O is output logi O is output logi out (DRV = 1). (t as an open-d	R = 0): c-low. c-high when se GPIO is high-in	et as push-	

SIMO PMIC with 300mA Switching Charger

BITFIELD	BITS	DESCRIPTION	DECODE
DRV	2	General Purpose Output Driver Type	This bit is a don't care when DIR = 1 (configured as input). When set for GPO (DIR = 0): 0 = Open-drain 1 = Push-pull
וס	1	GPIO Digital Input Value. Irrespective of whether the GPIO is set for GPI (DIR = 1) or GPO (DIR = 0), DI reflects the state of the GPIO.	0 = Input logic-low 1 = Input logic-high
DIR	0	GPIO Direction	0 = General purpose output (GPO) 1 = General purpose input (GPI)

CNFG_GPIO1 (0x12)

BIT	7	6	5	4		3	2	1	0	
Field	RSVD	0[1:0]	ALT_GPIO1	DBEN_GPI		DO	DRV	DI	DIR	
Reset	0b0	00	OTP 0b0			0b0	0b0	0b0	0b1	
Access Type	Write,	Read Write, Read Write, Read V				te, Read	Write, Read	Read Only	Write, Read	
BITFIELD	BITS		DESCRIPT	ION			DI	ECODE		
RSVD	7:6	Reserved. L are don't ca		/rite to 0. Read	S					
ALT_GPIO1	5	Alternate Mo	ode Enable for	GPIO1		1 = Activ	ndard GPIO ve-high input, e for SBB0.	nable control f	or the DVS	
DBEN_GPI	4	General Pur Enable for G	pose Input Del PI1	oounce Timer		0 = No debounce 1 = 30ms Debounce				
DO	3	General Pur	General Purpose Output Data Output				 This bit is a don't care when DIR = 1 (configured as input). When set for GPO (DIR = 0): 0 = GPIO is output logic-low. 1 = GPIO is output logic-high when set as push-pull output (DRV = 1). GPIO is high-impedance when set as an open-drain output (DRV = 0). 			
DRV	2	General Pur	General Purpose Output Driver Type				is a don't care v et for GPO (DIF n-drain h-pull		(configured as	
DI	1	whether the	SPIO Digital Input Value. Irrespective of whether the GPIO is set for GPI (DIR = 1) or GPO (DIR = 0), DI reflects the state of the GPIO.				it logic-low it logic-high			
DIR	0	GPIO Direct	ion			0 = General purpose output (GPO) 1 = General purpose input (GPI)				

SIMO PMIC with 300mA Switching Charger

<u>CID (0x14)</u>

BIT	7		6	5		4	3 2 1		0	
Field	CID[4]		-	_		-	CID[3:0]			
Reset	OTP		-	_		_		0	TP	
Access Type	Read Or	ıly	_	_		_	Read Only			
BITFIE	LD		BITS		DESCRIPTION					
CID[4]			7		Bit 4 of the Chip Identification Code The chip identification code refers to a set of reset values in the regist or the "OTP configuration."					register map,
CID			3:0		Bits 0 to 3 of the Chip Identification Code The chip identification code refers to a set of reset values in the registe or the "OTP configuration."					register map,

CNFG_WDT (0x17)

BIT	7	6	5	4		3	2	1	0
Field	RSVE	D[1:0]	[1:0] WDT_PER[1:0] WE			T_MOD E	WDT_CLR	WDT_EN	WDT_LOC K
Reset	060	00	0b	011		0b0	0b0	OTP	OTP
Access Type	Write,	Read	Write	Read	Writ	te, Read	Write, Read	Write, Read	Read Only
BITFIELD	BITS		DESCRIPT	ION			D	ECODE	
RSVD	7:6	Reserved. U are don't car		/rite to 0. Read	S				
WDT_PER	5:4	timer is rese		ets t _{WD} . Watch mmed value as iged.		0b00 = 16 seconds 0b01 = 32 seconds 0b10 = 64 seconds 0b11 = 128 seconds			
WDT_MODE	3		imer Expired A what the IC do ner expires.			 0 = Watchdog timer expire causes power-off. 1 = Watchdog timer expire causes power-reset. 			
WDT_CLR	2		imer Clear Cor eset) the watch			0 = Watchdog timer period is not reset. 1 = Watchdog timer is reset back to t_{WD} .			
WDT_EN	1		imer Enable. V n WDT_LOCK	Vrite protected		1 = Wat	chdog timer is i chdog timer is o t by setting WE	enabled. The ti	mer expires if
WDT_LOCK	0	Timer. Deter	Safety Bit for t mines if the tir pugh WDT_EN	ner can be		0 = Watchdog timer can be enabled and disable with WDT_EN. 1 = Watchdog timer can not be disabled with WDT_EN. However, WDT_EN can still be used enable the watchdog timer.			ed with

SIMO PMIC with 300mA Switching Charger

INT_CHG (0x01)

BIT	7	6	5	4		3	2	1	0
Field	RSVD	RSVD	RSVD	SYS_CTRL _I	TJ_	_REG_I	CHGIN_I	CHG_I	THM_I
Reset	0b0	0b0	0b0	0b0		0b0	0b0	0b0	0b0
Access Type	Read Clears All	Read Clears All	Read Clears All	Read Clears All	-	Read ears All	Read Clears All	Read Clears All	Read Clears All
BITFIELD	BITS		DESCRIPT	ION			DI	ECODE	
RSVD	7	Reserved. U are don't car		/rite to 0. Read	S				
RSVD	6	Reserved. U are don't car		/rite to 0. Read	S				
RSVD	5	Reserved. U are don't car		/rite to 0. Read	S				
SYS_CTRL_I	4	Related Inte	rrupt. This inte	Regulation-Loo rrupt signals a YS_MIN_STA1		has not read. 1 = The	minimum syste engaged since minimum syste aged since the	the last time the work the last time the last time the the second s	is bit was ilation loop
TJ_REG_I	3	Interrupt. Th temperature		hen the die		since the	die temperatur e last time this die temperatur e last time this	bit was read. e has exceede	UTILO
CHGIN_I	2	CHGIN Rela	ited Interrupt			0 = The bits in CHGIN_DTLS[1:0] have not changed since the last time this bit was read. 1 = The bits in CHGIN_DTLS[1:0] have changed since the last time this bit was read.			is read.
CHG_I	1	Charger Rel	Charger Related Interrupt				bits in CHG_D e last time this bits in CHG_D e last time this	bit was read. TLS[3:0] have	-
THM_I	0	Thermistor F	Thermistor Related Interrupt				bits in THM_D e last time this bits in THM_D e last time this	bit was read. TLS[2:0] have	•

STAT_CHG_A (0x02)

BIT	7	6	5	4		3	2	1	0	
Field	RSVD	RSVD	RSVD	VSYS_MIN _STAT		REG_S TAT	THM_DTLS[2:0]]	
Reset	0b0	0b0	0b0	0b0	(0b0 0b000		0b000		
Access Type	Read Only	Read Clears All	Read Clears All	Read Only	Rea	ad Only		Read Only		
BITFIELD	BITS		DESCRIPT	ION			[ECODE		
RSVD	7	Reserved. U are don't car		/rite to 0. Read	s					
RSVD	6	Reserved. U are don't car		/rite to 0. Read	S					

SIMO PMIC with 300mA Switching Charger

BITFIELD	BITS	DESCRIPTION	DECODE
RSVD	5	Reserved. Unutilized bit. Write to 0. Reads are don't care.	
VSYS_MIN_ STAT	4	Minimum System Voltage Regulation Loop Status	0 = The minimum system voltage regulation loop is not enganged. 1 = The minimum system voltage regulation loop is engaged to regulate $V_{SYS} \ge V_{SYS-MIN}$.
TJ_REG_ST AT	3	Maximum Junction Temperature Regulation Loop Status	0 = The maximum junction temperature regulation loop is not engaged. 1 = The maximum junction temperature regulation loop has engaged to regulate the junction temperature to less than T_{J-REG} .
THM_DTLS	2:0	Battery Temperature Details. Valid only when CHGIN_DTLS[1:0] = 0b11.	0b000 = Thermistor is disabled (THM_EN = 0). 0b001 = Battery is cold as programmed by THM_COLD[1:0]. If thermistor and charger are enabled while the battery is cold, a battery temperature fault occurs. 0b010 = Battery is cool as programmed by THM_COOL[1:0]. 0b011 = Battery is warm as programmed by THM_WARM[1:0]. 0b100 = Battery is hot as programmed by THM_HOT[1:0]. If thermistor and charger are enabled while the battery is hot, a battery temperature fault occurs. 0b101 = Battery is in the normal temperature region. 0b110 to 0b111 = Reserved.

STAT_CHG_B (0x03)

BIT	7	6	5	4	3	2	1	0		
Field		CHG_D	TLS[3:0]	-	CHGIN	CHGIN_DTLS[1:0] CHG TIME_SUS				
Reset		0>	(0		C	b00	0b0	0b0		
Access Type		Read	Only		Rea	d Only	Read Only	Read Only		
BITFIELD	BITS		DESCRIPT	ΓΙΟΝ		D	ECODE			
CHG_DTLS	7:4	Charger Det	ails		0b0010 mode. 0b001 0b0100 mode. 0b0100 voltage 0b0110 0b1000 0b1000 throug 0b1010 0b1010 0b1010	1 = Prequalificat) = Fast-charge 1 = JEITA modifi	constant-currel ied fast-charge constant-voltag ied fast-charge e. ied top-off mod dified fast-charg ion timer fault. timer fault. perature fault.	constant- ge (CV) constant- e. was entered		

SIMO PMIC with 300mA Switching Charger

BITFIELD	BITS	DESCRIPTION	DECODE
CHGIN_DTL S	3:2	CHGIN Status Detail	0b00 = The CHGIN input voltage is below the UVLO threshold ($V_{CHGIN} < V_{UVLO}$). 0b01 = The CHGIN input voltage is above the OVP threshold ($V_{CHGIN} > V_{OVP}$). 0b10 = The CHGIN input is being debounced (no power accepted from CHGIN during debounce). 0b11 = The CHGIN input is okay and debounced.
CHG	1	Quick Charger Status	0 = Charging is not happening. 1 = Charging is happening.
TIME_SUS	0	Time Suspend Indicator	 0 = The charger's timers are either not active, or not suspended. 1 = The charger's active timer is suspended due to one of three reasons: charge current dropped below 20% of I_{FAST-CHG} while the charger state machine is in fast-charge CC mode, the charger is in supplement mode, or the charger state machine is in battery temperature fault mode.

INT_M_CHG (0x07)

BIT	7	6	5	4		3	2	1	0	
Field	RSVD	RSVD	RSVD	SYS_CTRL _M	TJ_	REG_M	CHGIN_M	CHG_M	THM_M	
Reset	0b1	0b1	0b1	0b1		0b1	0b1	0b1	0b1	
Access Type	Write, Read	Write, Read	Write, Read	Write, Read	Writ	te, Read	Write, Read	Write, Read	Write, Read	
BITFIELD	BITS		DESCRIPT	ION			D	ECODE		
RSVD	7	Reserved. L are don't ca	Inutilized bit. W re.	/rite to 0. Read	S					
RSVD	6	Reserved. L are don't ca	Inutilized bit. W re.	/rite to 0. Read	S					
RSVD	5	Reserved. L are don't ca	Inutilized bit. W re.	/rite to 0. Read	S					
SYS_CTRL_ M	4		bit prevents the g hardware IRC		bit		_CTRL_I is no _CTRL_I is ma			
TJ_REG_M	3	Setting this causing har	bit prevents the dware IRQs.	e TJREG_I bit f	rom		EG_I is not ma EG_I is maske			
CHGIN_M	2		Setting this bit prevents the CHGIN_I bit from causing hardware IRQs.				BIN_I is not ma BIN_I is maske			
СНG_М	1	Setting this causing har	bit prevents the dware IRQs.	e CHG_I bit fror	n	0 = CHG_I is not masked. 1 = CHG_I is masked.				
ТНМ_М	0	Setting this causing hare	bit prevents the dware IRQs.	e THM_I bit fror	n	0 = THM_I is not masked. 1 = THM_I is masked.				

SIMO PMIC with 300mA Switching Charger

CNFG_CHG_A (0x20)

BIT	7	6	5	4	3	2	1	0		
Field	THM_H	OT[1:0]	THM_W	ARM[1:0]	THM_	THM_COOL[1:0] THM_COLD[1:0]				
Reset	0b0	00	0b	00		0b11	0b	11		
Access Type	Write,	Read	Write,	Read	Wri	te, Read	Write,	Read		
BITFIELD	BITS		DESCRIPT	ION		D	ECODE			
тнм_нот	7:6	Sets the V _H	_{OT} JEITA Tem	perature Thres	hold 0b01 0b10	0b00 = V _{HOT} = 0.411V (45°C for β = 3380K) 0b01 = V _{HOT} = 0.367V (50°C for β = 3380K) 0b10 = V _{HOT} = 0.327V (55°C for β = 3380K) 0b11 = V _{HOT} = 0.291V (60°C for β = 3380K)				
THM_WARM	5:4	Sets the V _W Threshold	_{'ARM} JEITA Te	mperature	0b01 0b10	= V _{WARM} = 0.51 = V _{WARM} = 0.45 = V _{WARM} = 0.41 = V _{WARM} = 0.36	9V (40°C for β 1V (45°C for β	= 3380K) = 3380K)		
THM_COOL	3:2	Sets the V _C Threshold	_{DOL} JEITA Ter	nperature	0b01 0b10	$\begin{array}{l} 0b00 = V_{COOL} = 0.923V \ (0^{\circ}C \ for \ \beta = 3380K) \\ 0b01 = V_{COOL} = 0.867V \ (5^{\circ}C \ for \ \beta = 3380K) \\ 0b10 = V_{COOL} = 0.807V \ (10^{\circ}C \ for \ \beta = 3380K) \\ 0b11 = V_{COOL} = 0.747V \ (15^{\circ}C \ for \ \beta = 3380K) \end{array}$				
THM_COLD	1:0	Sets the V _C Threshold	_{OLD} JEITA Ter	nperature	0b01 0b10	$\begin{array}{c} 0b00 = V_{COLD} = 1.024V \ (-10^{\circ}C \ for \ \beta = 3380K) \\ 0b01 = V_{COLD} = 0.976V \ (-5^{\circ}C \ for \ \beta = 3380K) \\ 0b10 = V_{COLD} = 0.923V \ (0^{\circ}C \ for \ \beta = 3380K) \\ 0b11 = V_{COLD} = 0.867V \ (5^{\circ}C \ for \ \beta = 3380K) \end{array}$				

CNFG_CHG_B (0x21)

BIT	7	6	5	4	3		2	1	0
Field			RSVI	D[5:0]				I_PQ	CHG_EN
Reset			01	o1				0b0	OTP
Access Type			Write,	Read				Write, Read	Write, Read
BITFIELD	BITS		DESCRIPT	ION			D	ECODE	
RSVD	7:2	Reserved. U are don't car		/rite to 0. Read	5				
I_PQ	1		Sets the prequalification charge current (I_{PQ})0 = 10%as a percentage of $I_{FAST-CHG}$ 1 = 20%						
CHG_EN	0Charger Enable0 = The battery charger is disabled. 1 = The battery charger is enabled.								

CNFG_CHG_C (0x22)

BIT	7	6	5	4	3	2	1	0
Field		CHG_PQ[2:0]		I_TER	M[1:0]	-]	
Reset		0b111		0b	11		0b000	
Access Type		Write, Read		Write,	Read			

SIMO PMIC with 300mA Switching Charger

BITFIELD	BITS	DESCRIPTION	DECODE
CHG_PQ	7:5	Battery Prequalification Voltage Threshold (V_{PQ})	0b000 = 2.3V 0b001 = 2.4V 0b010 = 2.5V 0b011 = 2.6V 0b100 = 2.7V 0b101 = 2.8V 0b101 = 2.9V 0b111 = 3.0V
I_TERM	4:3	Charger Termination Current (I _{TERM}). I_TERM[1:0] sets the charger termination current as a percentage of the fast-charge current I _{FAST-CHG} .	00 = 5% 01 = 7.5% 10 = 10% 11 = 15%
T_TOPOFF	2:0	Top-Off Timer Value (t _{TO})	0b000 = 0 minutes 0b001 = 5 minutes 0b010 = 10 minutes 0b011 = 15 minutes 0b100 = 20 minutes 0b101 = 25 minutes 0b110 = 30 minutes 0b111 = 35 minutes

CNFG_CHG_D (0x23)

BIT	7	6	5	4		3	2	1	0		
Field		TJ_REG[2:0]				RSVI	D[1:0]	VSYS_	MIN[1:0]		
Reset		0b000		0b1		01	o0	Ob	010		
Access Type		Write, Read				Write, Read Write, Read					
BITFIELD	BITS		DESCRIPT	ION				DECODE			
TJ_REG	7:5		Sets the die junction temperature regulation				0b000 = 60°C 0b001 = 70°C 0b010 = 80°C 0b011 = 90°C 0b100 to 0b111 = 100°C				
VSYS_HDR M	4	SYS Headro	om Voltage Re	egulation		0b0 = 0. 0b1 = 0.					
RSVD	3:2	Reserved. U are don't car		Vrite to 0. Reads	3						
VSYS_MIN	1:0	If V _{BATT} + V V _{SYS} _MIN If V _{BATT} + V	Minimum SYS Voltage If V _{BATT} + V _{SYS_HDRM} < V _{SYS_MIN} , V _{SYS} = V _{SYS_MIN} If V _{BATT} + V _{SYS_HDRM} > V _{SYS_MIN} , V _{SYS} = V _{BATT} + V _{SYS_HDRM}				3.2V 3.3V 3.4V 3.5V				

CNFG_CHG_E (0x24)

BIT	7	6	5	4	3	2	1	0	
Field		CHG_CC[5:0]							
Reset		0b00001							
Access Type				Write,	Read				

SIMO PMIC with 300mA Switching Charger

BITFIELD	BITS	DESCRIPTION	DECODE
CHG_CC	7:2	Sets the fast-charge constant current value, IFAST-CHG· This 6-bit configuration is a linear transfer function. For MAX77659A, it starts at 7.5mA and ends at 300mA, with 7.5mA increments. For MAX77659S, it starts at 5.0mA and ends at 200mA, with 5.0mA increments.	For MAX77659A: 0x0 = 7.5mA 0x1 = 15.0mA 0x2 = 22.5mA 0x26 = 292.5mA 0x27 to 0x3F = 300.0mA For MAX77659S: 0x0 = 5.0mA 0x1 = 10.0mA 0x2 = 15.0mA 0x26 = 195.0mA 0x27 to 0x3F = 200.0mA
T_FAST_CH G	1:0	Sets the fast-charge safety timer, t_{FC} .	0b00 = Timer disabled 0b01 = 3 hours 0b10 = 5 hours 0b11 = 7 hours

CNFG_CHG_F (0x25)

BIT	7	6	5	4		3	2	1	0
Field			THM_EN	RSVD					
Reset				0b0	0b0				
Access Type				Write, Read	Write, Read				
BITFIELD	BITS		DESCRIPT	ION			D	ECODE	
CHG_CC_JE ITA	7:2	either cool o and V _{WARM} register is a temperature This 6-bit co function. For and ends at For MAX776	r warm as defi temperature t don't care if th is normal. nfiguration is a r MAX77659A, 300mA, with 7	a linear transfer it starts at 7.5r 7.5mA incremer at 5.0mA and e	nA nts.	0x0 = 7 0x1 = 1 0x2 = 2 0x26 = 0x27 to For MA 0x0 = 5 0x1 = 1 0x2 = 1 0x26 =	5.0mA 2.5mA 292.5mA 0x3F = 300.0r X77659S: .0mA 0.0mA		

SIMO PMIC with 300mA Switching Charger

BITFIELD	BITS	DESCRIPTION	DECODE
THM_EN	1	Thermistor Enable Bit	 0 = Thermistor is disabled. 1 = Thermistor is enabled. Note that the thermistor is powered by the charger input.
RSVD	0	Reserved. Write to 0.	

CNFG_CHG_G (0x26)

BIT	7	6	5	4		3	2	1	0
Field			USBS	RSVD					
Reset			0b00	0000				0b0	0b0
Access Type			Write, Read	Write, Read					
BITFIELD	BITS		ECODE						
CHG_CV	7:2	VFAST-CHG- This 6-bit co function that with 25mV ir Program V _S	nfiguration is a starts at 3.6V ncrements.	gulation voltag l linear transfer and ends at 4.0 east 200mV ab nd V _{FAST-CHG}	0x0 = 3. 0x1 = 3. 0x2 = 3. 0x27 = 4 0x28 to	625V 650V	,		
USBS	1	Setting this I suspend mo	bit places CHG de.	IN in USB		from an 1 = CHG from an Note: U	adapter source SIN is suspend adapter source	ed and can not e. s in CHGIN_I ir	draw current
RSVD	0	Reserved. U are don't car		/rite to 0. Read	S				

CNFG_CHG_H (0x27)

BIT	7 6 5 4 3 2						1 0			
Field			RSVD[1:0]							
Reset		0b00000 0b								
Access Type				Write,	Read					

SIMO PMIC with 300mA Switching Charger

BITFIELD	BITS	DESCRIPTION	DECODE
CHG_CV_JE ITA	7:2	Sets the modified V _{FAST-CHG-JEITA} for when the battery is either cool or warm as defined by the V _{COOL} and V _{WARM} temperature thresholds. This register is a don't care if the battery temperature is normal. This 6-bit configuration is a linear transfer function that starts at 3.6V and ends at 4.6V, with 25mV increments. Program V _{SYS_REG} to at least 200mV above the higher of V _{FAST-CHG} and V _{FAST-CHG-} JEITA-	0x0 = 3.600V 0x1 = 3.625V 0x2 = 3.650V 0x27 = 4.575V 0x28 to 0x3F = 4.600V
RSVD	1:0	Reserved. Unutilized bit. Write to 0. Reads are don't care.	

CNFG_CHG_I (0x28)

BIT	7	6	5	4	3	2	1	0			
Field		IMON_DISCH	G_SCALE[3:0]			MUX_9	SEL[3:0]				
Reset		0>	F			0	x0				
Access Type		Write,	Read		Write	, Read					
BITFIELD	BITS		DESCRIPTI	ON	DECODE						
IMON_DISC HG_SCALE	7:4	Selects the t scale curren	pattery discharg t value.	ge current full-	0x1 = 2 0x2 = 7 0x3 = 7 0x4 = 7 0x5 = 7 0x6 = 7 0x7 = 2 0x8 = 2 0x9 = 2	0x0 = 8.2mA 0x1 = 40.5mA 0x2 = 72.3mA 0x3 = 103.4mA 0x4 = 134.1mA 0x5 = 164.1mA 0x6 = 193.7mA 0x7 = 222.7mA 0x8 = 251.2mA 0x9 = 279.3mA 0xA to 0xF = 300.0mA					
MUX_SEL	3:0	AMUX Note that the unless it is ir measuremen configure MI Also note tha	the 0b0000 st nts are not need JX_SEL[3:0] = at for AMUX to	onsumes curren ate. When ded, make sure	high-in 0b000 0b001 0b001 0b010 0b010 while b 0b010 while b 0b010 0b010 0b010 0b010 0b011 0b010 0b0	0xA to 0xF = 300.0mA 0b0000 = Multiplexer is disabled and AMUX high-impedance. 0b0001 = CHGIN voltage monitor. 0b0010 = Reserved 0b0011 = BATT voltage monitor. 0b0100 = BATT charge current monitor. Valid while battery charging is happening (CHG = 0b0101 = BATT discharge current monitor no measurement. 0b0110 = BATT discharge current monitor no measurement.					

SIMO PMIC with 300mA Switching Charger

CNFG_SBB0_A (0x29)

BIT	7	6	5	4	3		2	1	0				
Field	-		TV_SBB0[6:0]										
Reset	-		OTP										
Access Type	-		Write, Read										
BITFIELD	BITS		DESCRIPTION DECODE										
TV_SBB0	6:0	Voltage This 7-bit co transfer fund	Boost Channel onfiguration is a ction with 25m /5V and 50mV i /.	n piece-wise lir / increments fr	ox ox out mear ox ox ox ox ox ox ox ox ox ox	03 = 0.57 04 = 0.60 30 = 1.70 31 = 1.75 32 = 1.80 7B = 5.45 7C = 5.50	5V 0V 0V 0V 0V	= 0.525V 0x02 =	= 0.550V				

CNFG_SBB0_B (0x2A)

BIT	7	6	5	4		3	2	1	0	
Field	RSVD	OP_MODE	_	-	AD	E_SBB0	BB0 EN_SBB0[2:0]			
Reset	0b0	OTP	_	_		OTP		OTP		
Access Type	Write, Read	Write, Read	-	-	Writ	e, Read		Write, Read		
BITFIELD	BITS		DESCRIPTION DECODE							
RSVD	7	Reserved. U are don't car		/rite to 0. Read	S					
OP_MODE	6	Operation M	ode of SBB0			0 = Buck 1 = Buck	<-boost mode < mode			
ADE_SBB0	3	SIMO Buck- Discharge E	Boost Channel nable	0 Active-		 0 = The active discharge function is disable When SBB0 is disabled, its discharge rate function of the output capacitance and the load. 1 = The active discharge function is enable When SBB0 is disabled, an internal resister (R_{AD_SBB0}) is activated from SBB0 to PG help the output voltage discharge. The our voltage discharge rate is a function of the capacitance, the external loading, and the R_{AD_SBB0} load. 				

SIMO PMIC with 300mA Switching Charger

BITFIELD	BITS	DESCRIPTION	DECODE
EN_SBB0	2:0	Enable control for SIMO Buck-Boost Channel 0, selecting either an FPS slot the channel powers-up and powers-down in or whether the channel is forced on or off.	0b000 = FPS slot 0 $0b001 = FPS slot 1$ $0b010 = FPS slot 2$ $0b011 = FPS slot 3$ $0b100 = Off irrespective of FPS$ $0b101 = Same as 0b100$ $0b110 = On irrespective of FPS$ $0b111 = Same as 0b110$

CNFG_SBB1_A (0x2B)

BIT	7	6	6 5 4 3 2 1										
Field	-		TV_SBB1[6:0]										
Reset	_		OTP										
Access Type	_		Write, Read										
BITFIELD	BITS		DESCRIPTION DECODE										
TV_SBB1	6:0	Voltage This 7-bit co transfer fund	Boost Channe onfiguration is a ction with 25m 5V and 50mV 2	a piece-wise lir V increments fi	0x03 0x04 put 0x30 near 0x31 rom 0x32 im 0x7E 0x7C	= 0.500V 0x01 = 0.575V = 0.600V = 1.700V = 1.750V = 1.800V = 5.450V = 5.500V 0 to 0x7F = Reset		= 0.550V					

CNFG_SBB1_B (0x2C)

BIT	7	6	5	4		3	2	1	0	
Field	RSVD	OP_MODE	_	– ADE		E_SBB1	1 EN_SBB1[2:0]			
Reset	0b0	OTP	_	_		OTP		OTP		
Access Type	Write, Read	Write, Read	-	_	Writ	/rite, Read Write, Read				
BITFIELD	BITS		DESCRIPT	ION			DECODE			
RSVD	7	Reserved. U are don't car	Inutilized bit. W	/rite to 0. Read	S					
OP_MODE	6	Operation M	ode of SBB1			0 = Buck-boost mode 1 = Buck mode				

SIMO PMIC with 300mA Switching Charger

BITFIELD	BITS	DESCRIPTION	DECODE
ADE_SBB1	3	SIMO Buck-Boost Channel 1 Active- Discharge Enable	0 = The active discharge function is disabled. When SBB1 is disabled, its discharge rate is a function of the output capacitance and the external load. 1 = The active discharge function is enabled. When SBB1 is disabled, an internal resistor $(R_{AD} \ SBB1)$ is activated from SBB1 to PGND to help the output voltage discharge. The output voltage discharge rate is a function of the output capacitance, the external loading, and the internal $R_{AD} \ SBB1$ load.
EN_SBB1	2:0	Enable control for SIMO buck-boost channel 1, selecting either an FPS slot the channel powers-up and powers-down in or whether the channel is forced on or off.	0b000 = FPS slot 0 0b001 = FPS slot 1 0b010 = FPS slot 2 0b011 = FPS slot 3 0b100 = Off irrespective of FPS 0b101 = Same as 0b100 0b110 = On irrespective of FPS 0b111 = Same as 0b110

CNFG_SBB2_A (0x2D)

BIT	7	6	5	4	3	2	1	0			
Field	_		TV_SBB2[6:0]								
Reset	_				OTP						
Access Type	-		Write, Read								
BITFIELD	BITS		DESCRIPTION DECODE								
TV_SBB2	6:0	Voltage This 7-bit co transfer fund	Boost Channe onfiguration is a ction with 25m '5V and 50mV /.	a piece-wise lir V increments fr	0x03 0x04 out 0x30 ear 0x31 0x32 m 0x7B 0x7C	= 0.500V 0x01 = 0.575V = 0.600V = 1.700V = 1.750V = 1.800V = 5.450V = 5.500V to 0x7F = Reset		= 0.550V			

CNFG_SBB2_B (0x2E)

BIT	7	6	5	4	3	2	1	0
Field	RSVD	OP_MODE	-	-	ADE_SBB2			
Reset	0b0	OTP	-	-	OTP	OTP		
Access Type	Write, Read	Write, Read	-	-	Write, Read	Write, Read		

SIMO PMIC with 300mA Switching Charger

BITFIELD	BITS	DESCRIPTION	DECODE
RSVD	7	Reserved. Unutilized bit. Write to 0. Reads are don't care.	
OP_MODE	6	Operation Mode of SBB2	0 = Buck-boost mode 1 = Buck mode
ADE_SBB2	3	SIMO Buck-Boost Channel 2 Active- Discharge Enable	 0 = The active discharge function is disabled. When SBB2 is disabled, its discharge rate is a function of the output capacitance and the external load. 1 = The active discharge function is enabled. When SBB2 is disabled, an internal resistor (R_{AD_SBB2}) is activated from SBB2 to PGND to help the output voltage discharge. The output voltage discharge rate is a function of the output capacitance, the external loading, and the internal R_{AD_SBB2} load.
EN_SBB2	2:0 Enable control for SIMO buck-boost channel 2, selecting either an FPS slot the channel powers-up and powers-down in or whether the channel is forced on or off.		$\begin{array}{l} 0b000 = FPS \ slot \ 0 \\ 0b001 = FPS \ slot \ 1 \\ 0b010 = FPS \ slot \ 2 \\ 0b011 = FPS \ slot \ 2 \\ 0b100 = Off \ irrespective \ of \ FPS \\ 0b101 = Same \ as \ 0b100 \\ 0b110 = On \ irrespective \ of \ FPS \\ 0b111 = Same \ as \ 0b110 \\ \end{array}$

CNFG_SBB_TOP (0x2F)

BIT	7	6	5	4		3	2	1	0	
Field	OP_MODE _CHG	_	_	-				DRV_S	DRV_SBB[1:0]	
Reset	OTP	_	_	-		_	-	0.	ΓP	
Access Type	Write, Read	-	-	-		_	-	Write,	Read	
BITFIELD	BITS		DESCRIPT	ION		DECODE				
OP_MODE_ CHG	7	Operation m SIMO	ode of the cha	rging channel o	of	0 = Buck-boost mode 1 = Buck mode				
DRV_SBB	1:0	Strength Trir	Boost (all char n. <i>'e Strength</i> sec	,		0b00 = Fastest transition time 0b01 = A little slower than 0b00 0b10 = A little slower than 0b01 0b11 = A little slower than 0b10				

CNFG_SBB_TOP_B (0x30)

BIT	7	6	5	4	3	2	1	0
Field	IP_CH	IG[1:0]	IP_SBI	B2[1:0]	IP_SB	B1[1:0]	IP_SBI	B0[1:0]
Reset	OTP		OTP		OTP		OTP	
Access Type			Write, Read		Write, Read		Write, Read	

SIMO PMIC with 300mA Switching Charger

BITFIELD	BITS	DESCRIPTION	DECODE
IP_CHG	7:6	SIMO Buck-Boost Charging Channel Peak Current Limit	0b00 = 2.000A 0b01 = 1.500A 0b10 = 1.000A 0b11 = 0.500A
IP_SBB2	5:4	SIMO Buck-Boost Channel 2 Peak Current Limit	0b00 = 1.000A 0b01 = 0.750A 0b10 = 0.500A 0b11 = 0.333A
IP_SBB1	3:2	SIMO Buck-Boost Channel 1 Peak Current Limit	0b00 = 1.000A 0b01 = 0.750A 0b10 = 0.500A 0b11 = 0.333A
IP_SBB0	1:0	SIMO Buck-Boost Channel 0 Peak Current Limit	0b00 = 1.000A 0b01 = 0.750A 0b10 = 0.500A 0b11 = 0.333A

CNFG_SBB3_B (0x31)

BIT	7	6	5	4	3	2	1	0			
Field	RSVD		TV_SBB0_DVS[6:0]								
Reset	0b0				OTP						
Access Type	Write, Read		Write, Read								
BITFIELD	BITS		DESCRIPT	TION		ſ	DECODE				
RSVD	7	Reserved. V	Reserved. Write to 0.								
TV_SBB0_D VS	6:0	Output Volta This 7-bit co transfer fund	age. onfiguration is a ction with 25m '5V and 50mV	el 0 DVS Target a piece-wise line V increments fro increments fror	ear om n 0x30 = 0x31 = 0x32 = 0x7B =	0.525V 0.550V 0.575V 0.600V 1.700V 1.750V 1.800V	١V				

<u>CNFG_LDO0_A (0x38)</u>

BIT	7	6	5	4	3	2	1	0
Field	TV_LDO	TV_LDO[6:0]						
Reset	0b0		OTP					
Access Type	Write, Read		Write, Read					

SIMO PMIC with 300mA Switching Charger

BITFIELD	BITS	DESCRIPTION	DECODE
TV_LDO	7	LDO Output Voltage. This bit applies a 1.325V offset to the output voltage of the LDO.	0b0 = No offset 0b1 = 1.325V offset
TV_LDO	6:0	LDO Target Output Voltage This 7-bit configuration is a linear transfer function that starts at 0.5V, ends at 3.675V, with 25mV increments.	0x00 = 0.500V 0x01 = 0.525V 0x02 = 0.550V 0x03 = 0.575V 0x04 = 0.600V 0x05 = 0.625V 0x06 = 0.650V 0x07 = 0.675V 0x08 = 0.700V 0x7E = 3.650V 0x7F = 3.675V When TV_LDO[7] = 0, TV_LDO[6:0] sets the LDO's output voltage range from 0.5V to 3.675V. When TV_LDO[7] = 1, TV_LDO[6:0] sets the LDO's output voltage from 1.825V to 5V.

CNFG_LDO0_B (0x39)


BIT	7	6	5	4		3	2	1	0
Field	RSVD[2:0] LDO_MD A			AD	ADE_LDO EN_LDO[2:				
Reset		0b000		OTP		OTP		OTP	
Access Type	Write, Read Write, Read			Writ	te, Read		Write, Read		
BITFIELD	BITS		DESCRIPT	ION			D	ECODE	
RSVD	7:5	Reserved. Unutilized bit. Write to 0. Reads are don't care.			S				
LDO_MD	4	Operation Mode of LDO0					w-dropout linear regulator (LDO) mode ad switch (LSW) mode		
ADE_LDO	3	LDO0 Active	LDO0 Active-Discharge Enable			When Ll function load. 1 = The When Ll (RAD_LL help the voltage	DO0 is disable of the output of active discharg DO0 is disable OO0) is activate output voltage discharge rate ince, the extern	ge function is d d, its discharge apacitance and ge function is e d, an internal re d from LDO0 to discharge. The is a function of hal loading, and	rate is a I the external nabled. esistor o GND to e output the output

SIMO PMIC with 300mA Switching Charger

BITFIELD	BITS	DESCRIPTION	DECODE
EN_LDO	2:0	Enable Control for LDO0, selecting either an FPS slot the channel powers-up and powers- down in or whether the channel is forced on or off.	0b000 = FPS slot 0 $0b001 = FPS slot 1$ $0b010 = FPS slot 2$ $0b011 = FPS slot 3$ $0b100 = Off irrespective of FPS$ $0b101 = Same as 0b100$ $0b110 = On irrespective of FPS$ $0b111 = Same as 0b110$

Typical Application Circuits

Typical Applications Circuit



SIMO PMIC with 300mA Switching Charger

Ordering Information

PART	TEMP RANGE	PIN-PACKAGE	OPTIONS
MAX77659ENV+*	-40°C to +85°C	30 WLP	
MAX77659AENV+T	-40°C to +85°C	30 WLP	Table 2
MAX77659SENV+T	-40°C to +85°C	30 WLP	Table 2

+Denotes a lead(Pb)-free/RoHS-compliant package. T = Tape and reel.

*Custom samples only. Not for production or stock. Contact factory for more information.

SIMO PMIC with 300mA Switching Charger

Revision History

REVISION NUMBER	REVISION DATE	DESCRIPTION	PAGES CHANGED
0	8/21	Initial release	—
1	5/23	Updated Benefits and Features, Absolute Maximum Ratings, Electrical Characteristics, Pin Description, Table 2, Detailed Description—Smart Power Selector Charger, Fast-Charge States, Register Map, Register Details, and Ordering Information	1, 9, 17–20, 28, 30, 59, 62, 84, 86, 97, 98, 104, 108



Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Analog Devices Inc.:

MAX77659AENV+ MAX77659AENV+T MAX77659SENV+T