

# 150V Dual High-Side MOSFET Gate Driver

## FEATURES

- Unique Symmetric Floating Gate Driver Architecture
- High Noise Immunity, Tolerates  $\pm 10V$  Ground Difference
- 140V Maximum Input Voltage Independent of IC Supply Voltage  $V_{CC}$
- 5V to 14V  $V_{CC}$  Operating Voltage
- 4V to 14V Gate Driver Voltage
- 0.8 $\Omega$  Pull-Down, 1.5 $\Omega$  Pull-Up for Fast Turn-On/Off
- TTL/CMOS Compatible Input
- $V_{CC}$  UVLO/OVLO and Floating Supplies UVLO
- Drives Dual N-Channel MOSFETs
- Open-Drain Fault Indicator ( $V_{CC}$  UVLO/OVLO, Gate Driver UVLO and Thermal Shutdown)
- Available in Thermally Enhanced 12-Lead MSOP
- AEC-Q100 Qualified for Automotive Applications

## APPLICATIONS

- Automotive and Industrial Power Systems
- Telecommunication Power Systems

All registered trademarks and trademarks are the property of their respective owners.

## DESCRIPTION


The **LTC®7067** drives two high-side N-Channel MOSFETs with supply voltages up to 140V. Both drivers can operate with a different ground reference, providing excellent noise and transient immunity. The two drivers are symmetric and independent of each other, allowing complementary or non-complementary switching.

Its powerful 0.8 $\Omega$  pull-down and 1.5 $\Omega$  pull-up MOSFET drivers allows the use of large gate capacitance high voltage MOSFETs. Additional features include UVLO, TTL/CMOS compatible inputs and fault indicator.

See chart below for a similar driver in this product family.

PARAMETER	LTC7060	LTC7061	LTC7062	LTC7067
Input Signal	3-State PWM	CMOS/ TTL Logic	CMOS/ TTL Logic	CMOS/ TTL Logic
Shoot-Through Protection	Yes	Yes	No	No
Absolute Max Voltage	115V	115V	115V	150V
$V_{CC}$ Falling UVLO	5.3V	4.3V	4.3V	4.3V

## TYPICAL APPLICATION




## ABSOLUTE MAXIMUM RATINGS

(Note 1)

$V_{CC}$ Supply Voltage	–0.3V to 15V
G1 Gate Driver Voltage ( $G1V_{CC}$ )	–0.3V to 150V
G2 Gate Driver Voltage ( $G2V_{CC}$ )	–0.3V to 150V
G1RTN, G2RTN	–10V to 150V
( $G1V_{CC} - G1RTN$ )	–0.3V to 15V
( $G2V_{CC} - G2RTN$ )	–0.3V to 15V
FLT	–0.3V to 15V
G1IN, G2IN	–0.3V to 6V
Output G1 (with Respect to G1RTN)	–0.3V to 15V
Output G2 (with Respect to G2RTN)	–0.3V to 15V
Operating Junction Temperature	
Range (Notes 2, 3)	–40°C to 150°C
Storage Temperature Range	–65°C to 150°C

Note: All voltage are referred to SGND unless otherwise noted.

## PIN CONFIGURATION



## ORDER INFORMATION

LEAD FREE FINISH	TAPE AND REEL	PART MARKING*	PACKAGE DESCRIPTION	TEMPERATURE RANGE
LTC7067RMSE#PBF	LTC7067RMSE#TRPBF	LTC7067	12-Lead Plastic MSOP	–40°C to 150°C

## AUTOMOTIVE PRODUCTS\*\*

LTC7067RMSE#WPBF	LTC7067RMSE#WTRPBF	LTC7067	12-Lead Plastic MSOP	–40°C to 150°C
------------------	--------------------	---------	----------------------	----------------

Contact the factory for parts specified with wider operating temperature ranges. \*The temperature grade is identified by a label on the shipping container.

[Tape and reel specifications](#). Some packages are available in 500 unit reels through designated sales channels with #TRMPBF suffix.

\*\*Versions of this part are available with controlled manufacturing to support the quality and reliability requirements of automotive applications. These models are designated with a #W suffix. Only the automotive grade products shown are available for use in automotive applications. Contact your local Analog Devices account representative for specific product ordering information and to obtain the specific Automotive Reliability reports for these models.

**ELECTRICAL CHARACTERISTICS** The ● denotes the specifications which apply over the specified operating temperature range, otherwise specifications are at  $T_A = 25^\circ\text{C}$  (Note 2).  $V_{CC} = V_{G1VCC} = V_{G2VCC} = 10\text{V}$ ,  $V_{G1RTN} = V_{G2RTN} = 0\text{V}$ , unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Input Supply and V <sub>CC</sub> Supply						
V <sub>IN</sub>	Input Supply Operating Range				140	V
V <sub>CC</sub>	IC Supply Operating Range			5	14	V
I <sub>VCC</sub>	V <sub>CC</sub> Supply Current	V <sub>G1IN</sub> = V <sub>G2IN</sub> = 0V		0.3		mA
V <sub>UVLO_VCC</sub>	V <sub>CC</sub> Undervoltage Lockout Threshold	V <sub>CC</sub> Falling		4.3		V
		Hysteresis		0.2		V
V <sub>OVLO_VCC</sub>	V <sub>CC</sub> OVLO Threshold	V <sub>CC</sub> Rising		14.6		V
		Hysteresis		0.8		V
G1 Gate Driver Supply (G1V <sub>CC</sub> – G1RTN)						
V <sub>G1VCC–G1RTN</sub>	G1 Driver Supply Voltage Range (With Respect to G1RTN)			4	14	V
I <sub>G1VCC</sub>	Total G1V <sub>CC</sub> Current (Note 4)	G1 = L		8.9		μA
		G1 = H		146		μA
V <sub>UVLO_G1VCC</sub>	Undervoltage Lockout Threshold	G1V <sub>CC</sub> Falling, Respect to G1RTN		3.4		V
		Hysteresis		0.3		V
G2 Gate Driver Supply (G2V <sub>CC</sub> – G2RTN)						
V <sub>G2VCC–G2RTN</sub>	G2 Driver Supply Voltage Range (With Respect to G2RTN)			4	14	V
I <sub>G2VCC</sub>	Total G2V <sub>CC</sub> Current (Note 4)	G2 = L		8.9		μA
		G2 = H		146		μA
V <sub>VUVLO_G2VCC</sub>	Undervoltage Lockout Threshold	G2V <sub>CC</sub> Falling, Respect to G2RTN		3.4		V
		Hysteresis		0.3		V
Input Signal (G1IN, G2IN)						
V <sub>IH(G1IN)</sub>	G1 Turn-On Input Threshold	G1IN Rising			1.75	V
V <sub>IL(G1IN)</sub>	G1 Turn-Off Input Threshold	G1IN Falling		0.5		V
V <sub>IH(G2IN)</sub>	G2 Turn-On Input Threshold	G2IN Rising			1.75	V
V <sub>IL(G2IN)</sub>	G2 Turn-Off Input Threshold	G2IN Falling		0.5		V
R <sub>DOWN_G1IN</sub>	G1IN Internal Pull-Down Resistor			1000		kΩ
R <sub>DOWN_G2IN</sub>	G2IN Internal Pull-Down Resistor			1000		kΩ
FAULT (FLT)						
R <sub>FLTb</sub>	FLT Pin Pull-Down Resistor			60		Ω
t <sub>FLTb</sub>	FLT Pin Delay	Low to High		100		μs
Gate Driver Output (G1)						
V <sub>OH(G1)</sub>	G1 High Output Voltage	I <sub>G1</sub> = –100mA, V <sub>OH(G1)</sub> = V <sub>G1VCC</sub> – V <sub>G1</sub>		150		mV
V <sub>OL(G1)</sub>	G1 Low Output Voltage	I <sub>G1</sub> = 100mA, V <sub>OL(G1)</sub> = V <sub>G1</sub> – V <sub>G1RTN</sub>		80		mV
R <sub>G1_UP</sub>	G1 Pull-Up Resistance	V <sub>G1VCC–G1RTN</sub> =10V		1.5		Ω
R <sub>G1_DOWN</sub>	G1 Pull-Down Resistance	V <sub>G1VCC–G1RTN</sub> =10V		0.8		Ω

**ELECTRICAL CHARACTERISTICS** The ● denotes the specifications which apply over the specified operating temperature range, otherwise specifications are at  $T_A = 25^\circ\text{C}$  (Note 2).  $V_{CC} = V_{G1VCC} = V_{G2VCC} = 10\text{V}$ ,  $V_{G1RTN} = V_{G2RTN} = 0\text{V}$ , unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
<b>Gate Driver Output (G2)</b>						
$V_{OH(G2)}$	G2 High Output Voltage	$I_{G2} = -100\text{mA}$ , $V_{OH(G2)} = V_{G2VCC} - V_{G2}$		150		mV
$V_{OL(G2)}$	G2 Low Output Voltage	$I_{G2} = 100\text{mA}$ , $V_{OL(G2)} = V_{G2} - V_{G2RTN}$		80		mV
$R_{G2\_UP}$	G2 Pull-Up Resistance	$V_{G2VCC} - V_{G2RTN} = 10\text{V}$		1.5		$\Omega$
$R_{G2\_DOWN}$	G2 Pull-Down Resistance	$V_{G2VCC} - V_{G2RTN} = 10\text{V}$		0.8		$\Omega$

#### Switching Time

$t_{PDLH(G1)}$	G1IN High to G1 High Propagation Delay			20		ns
$t_{PDHL(G1)}$	G1IN Low to G1 Low Propagation Delay			20		ns
$t_{PDLH(G2)}$	G2IN High to G2 High Propagation Delay			21		ns
$t_{PDHL(G2)}$	G2IN Low to G2 Low Propagation Delay			21		ns
$t_{r(G2)}$	G2 Output Rise Time	10% – 90%, $C_{LOAD} = 3\text{nF}$		18		ns
$t_{f(G2)}$	G2 Output Fall Time	10% – 90%, $C_{LOAD} = 3\text{nF}$		14		ns
$t_{r(G1)}$	G1 Output Rise Time	10% – 90%, $C_{LOAD} = 3\text{nF}$		18		ns
$t_{f(G1)}$	G1 Output Fall Time	10% – 90%, $C_{LOAD} = 3\text{nF}$		14		ns

**Note 1:** Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.

**Note 2:** The LTC7067R is specified over  $-40^\circ\text{C}$  to  $150^\circ\text{C}$  operating junction temperature range. High junction temperature degrades operation lifetimes; operating lifetime is derated for junction temperatures greater than  $125^\circ\text{C}$ . Note that the maximum ambient temperature consistent with these specifications is determined by specific operating conditions in conjunction with board layout, the rated package thermal impedance and other environment factors.







**Note 3:**  $T_J$  is calculated from the ambient temperature  $T_A$  and power dissipation PD according to the following formula.

$$T_J = T_A + (P_D \cdot 40^\circ\text{C/W})$$

**Note 4:** The total current includes both the current from  $G1V_{CC}/G2V_{CC}$  to  $G1RTN/G2RTN$  and the current to SGND. Dynamic supply current is higher due to the gate charge being delivered at the switching frequency.


**Note 5:** Rise and fall times are measured using 10% and 90% levels.

# TYPICAL PERFORMANCE CHARACTERISTICS $T_A = 25^\circ\text{C}$ , unless otherwise noted.


**G1IN/G2IN Pin Thresholds vs Temperature**

**Quiescent Supply Current vs Supply Voltage**

**V<sub>CC</sub> Undervoltage Lockout Thresholds vs Temperature**

**V<sub>CC</sub> Overvoltage Lockout Thresholds vs Temperature**

**Supply Current vs Input Frequency**

**Switching Supply Current vs Load Capacitance**


# TYPICAL PERFORMANCE CHARACTERISTICS $T_A = 25^\circ\text{C}$ , unless otherwise noted.


**Rise and Fall Time vs Floating Supply Voltage**




**Rise and Fall Time vs Load Capacitance**




**Propagation Delay vs Floating Supply Voltage**




**Propagation Delay vs Temperature**



**G1/G2 Pull-Up and Pull-Down Resistance vs Temperature**



**G1/G2 Pull-Up and Pull-Down Resistance vs Floating Supply Voltage**



## PIN FUNCTIONS

**V<sub>CC</sub>**: V<sub>CC</sub> Supply. IC bias supply referred to the SGND pin. An internal 4.5V supply is generated from the V<sub>CC</sub> supply to bias all the internal circuitry. A bypass capacitor with a minimum value of 0.1μF should be tied between this pin and the SGND pin.

**G2V<sub>CC</sub>**: G2 MOSFET Driver Supply. The G2 MOSFET gate driver is biased between this pin and G2RTN pin. An external capacitor should be tied between this pin and G2RTN and placed close to the IC.

**G2RTN**: G2 MOSFET Driver Return. The G2 gate driver is biased between G2V<sub>CC</sub> and G2RTN. Kelvin connect G2RTN to the G2 MOSFET source pin for high noise immunity. The voltage difference between the G2RTN pin and the SGND can be –10V to 150V.

**G2**: G2 MOSFET Gate Driver Output. This pin drives the gate of the N-channel MOSFET between G2RTN and G2V<sub>CC</sub>.

**G1V<sub>CC</sub>**: G1 MOSFET Driver Supply. The G1 MOSFET gate driver is biased between this pin and the G1RTN pin. An external capacitor should be tied between this pin and the G1RTN pin and placed close to the IC.

**G1RTN**: G1 MOSFET Driver Return. The G1 gate driver is biased between G1V<sub>CC</sub> and G1RTN. Kelvin connect G1RTN to the G1 MOSFET source pin for high noise immunity. The voltage difference between the G1RTN pin and SGND can be –10V to 150V.

**G1**: G1 MOSFET Gate Driver Output. This pin drives the gate of the N-channel MOSFET between G1RTN and G1V<sub>CC</sub>.


**G1IN**: Logic input for G1-side driver. If G1IN is unbiased or floating, G1 is held low.

**G2IN**: Logic input for G2-side driver. If G2IN is unbiased or floating, G2 is held low.


**FLT**: Open Drain Fault Output pin referred to the SGND pin. Open-drain output that pulls to SGND during V<sub>CC</sub> UVLO/OVLO and floating supplies UVLO condition. The typical pull-down resistor is 60Ω.

**SGND**: Chip Ground. The exposed pad must be soldered to the PCB ground for electrical contact and for rated thermal performance.

BLOCK DIAGRAM



TIMING DIAGRAM







## OPERATION

Since the power MOSFETs generally account for the majority of the power loss in a converter, it is important to turn them on and off quickly, thereby minimizing the transition time and power loss. The LTC7067's typical  $1.5\Omega$  pull-up resistance and  $0.8\Omega$  pull-down resistance are equivalent to 3A peak pull-up current and 6A peak pull down current at a 10V driver supply. Both G2 and G1 can produce a rapid turn-on transition for the MOSFETs with capability of driving a 3nF load with 18ns rise time.

### Protection Circuitry

When using the LTC7067, care must be taken not to exceed any of the Absolute Maximum Ratings. As an added safeguard, the LTC7067 incorporates an over-temperature shutdown feature. If the junction temperature reaches approximately  $180^{\circ}\text{C}$ , the LTC7067 will enter thermal shutdown mode and G2 will be pulled to G2RTN; G1 will be pulled to G1RTN. Normal operation will resume when the junction temperature cools to be less than  $165^{\circ}\text{C}$ . The overtemperature level is not production tested. The LTC7067 is guaranteed to operate at temperatures below  $150^{\circ}\text{C}$ .

The LTC7067 contains both undervoltage and overvoltage lockout detectors that monitor the  $V_{\text{CC}}$  supply. When  $V_{\text{CC}}$  falls below 4.3V or rises above 14.6V, the output pins G2 and G1 are pulled to G2RTN and G1RTN, respectively. This turns off both the external MOSFETs. When  $V_{\text{CC}}$  has adequate supply voltage but less than the overvoltage threshold, normal operation will resume.

Additional undervoltage lockout circuitry is included in each floating driver supply. The G2 will be pulled down to G2RTN when the floating voltage from G2 $V_{\text{CC}}$  to G2RTN falls below 3.3V. Similarly, the G1 will be pulled down to G1RTN when the floating voltage from G1 $V_{\text{CC}}$  to G1RTN is less than 3.3V.

The normal operation and undervoltage/overvoltage logic table is shown in Table 1.

**Table 1. Normal Operation and Undervoltage/Overvoltage Logic**

G1IN	G2IN	$V_{\text{CC}}$ UVLO or OVLO	(G1 $V_{\text{CC}}$ – G1RTN) UVLO	(G2 $V_{\text{CC}}$ – G2RTN) UVLO	THERMAL SHUTDOWN	G1	G2	FLT $\overline{\text{B}}$
X	X	X	X	X	Yes	L	L	L
X	X	Yes	X	X	No	L	L	L
X	H	No	Yes	N	No	L	H	L
H	X	No	No	Yes	No	H	L	L
L	H	No	No	No	No	L	H	H
H	L	No	No	No	No	H	L	H
H	H	No	No	No	No	H	H	H
L	L	No	No	No	No	L	L	H

Note: "X" means "Don't Care", "H" means "High", and "L" means "Low".

### FAULT FLAG

$\overline{\text{FLT}}$  pin is connected to the open-drain of an internal N-channel MOSFET. It needs a pull-up resistor (e.g. 51k) tied to a supply such as  $V_{\text{CC}}$  or any other bias voltage up to 15V. The  $\overline{\text{FLT}}$  pin is pulled low to SGND immediately if any of these conditions are met:

- The  $V_{\text{CC}}$  is below its UVLO threshold or above its OVLO threshold.
- (G2 $V_{\text{CC}}$  – G2RTN) is below its UVLO threshold.
- (G1 $V_{\text{CC}}$  – G1RTN) is below its UVLO threshold.
- The junction temperature reaches approximately  $180^{\circ}\text{C}$ .

When all the faults are cleared,  $\overline{\text{FLT}}$  pin is pulled up by the external resistor after a built-in 100 $\mu\text{s}$  delay.

## APPLICATIONS INFORMATION

### Bootstrapped Supply (G2V<sub>CC</sub> – G2RTN, G1V<sub>CC</sub> – G1RTN)

Either or both of the G2V<sub>CC</sub> – G2RTN and G1V<sub>CC</sub> – G1RTN supplies can be bootstrapped supplies. An external boost capacitor, C<sub>B</sub>, connected between G2V<sub>CC</sub> and G2RTN, or between G1V<sub>CC</sub> and G1RTN, supplies the gate driver voltage for its respective MOSFET driver. When the external MOSFET is turned on, the driver places the C<sub>B</sub> voltage across the gate-source of the MOSFET. This enhances the MOSFET and turns it on.

The charge to turn on the external MOSFET is referred to gate charge, Q<sub>G</sub>, and is typically specified in the external MOSFET data sheet. The boost capacitor, C<sub>B</sub>, needs to have at least 10 times the gate charge to turn on the external MOSFET fully. Gate charge can range from 5nC to hundreds of nC and is influenced by the gate drive level and type of external MOSFET used. For most applications, a capacitor value of 0.1μF for C<sub>B</sub> will be sufficient. However, if multiple MOSFETs are paralleled and drove by the LTC7067, C<sub>B</sub> needs to be increased correspondingly and the following relationship for the C<sub>B</sub> should be maintained:

$$C_B > \frac{10 \bullet \text{External MOSFET } Q_G}{1V}$$

An external supply, typically V<sub>CC</sub> connected through a Schottky diode, is required to keep the C<sub>B</sub> charged. The LTC7067 does not charge the C<sub>B</sub> and always discharges the C<sub>B</sub>. When the G2/G1 is high, the total current from G2V<sub>CC</sub>/G1V<sub>CC</sub> to G2RTN/G1RTN and SGND is typically 146μA; when the G2/G1 is low, the total current from G2V<sub>CC</sub>/G1V<sub>CC</sub> is typically 9μA.

### POWER DISSIPATION

To ensure proper operation and long-term reliability, the LTC7067 must not operate beyond its maximum temperature rating. Package junction temperature can be calculated by:

$$T_J = T_A + (P_D)(\theta_{JA})$$

where:

T<sub>J</sub> = junction temperature

T<sub>A</sub> = ambient temperature

P<sub>D</sub> = power dissipation

θ<sub>JA</sub> = junction-to-ambient thermal resistance

Power dissipation consists of standby, switching and capacitive load power losses:

$$P_D = P_{DC} + P_{AC} + P_{QG}$$

where:

P<sub>DC</sub> = quiescent power loss

P<sub>AC</sub> = internal switching loss at input frequency f<sub>IN</sub>

P<sub>QG</sub> = loss due to turning on and off external MOSFET with gate charge Q<sub>G</sub> at frequency f<sub>IN</sub>

The LTC7067 consumes very little quiescent current. The DC power loss at V<sub>CC</sub> = 10V is only (10V)(0.3mA) = 3mW.

At a particular switching frequency, the internal power loss increases due to both AC currents required to charge and discharge internal nodal capacitances and cross-conduction currents in the internal logic gates. The sum of the quiescent current and internal switching current with no load are shown in the Typical Performance Characteristics plot of Switching Supply Current vs Load Capacitance.

The gate charge losses are primarily due to the large AC currents required to charge and discharge the capacitance of the external MOSFETs during switching. For identical pure capacitive loads C<sub>LOAD</sub> on BG and TG at switching frequency f<sub>IN</sub>, the load losses would be:

$$P_{CLOAD} = (C_{LOAD})(f_{IN})[(V_{G1VCC-G1RTN})^2 + (V_{G2VCC-G2RTN})^2]$$

In a typical synchronous buck configuration, the V<sub>CC</sub> is connected to the power for the bottom MOSFET driver, G2V<sub>CC</sub>. V<sub>G1VCC-G1RTN</sub> is equal to V<sub>CC</sub> – V<sub>D</sub>, where V<sub>D</sub> is the forward voltage drop of the external Schottky diode between V<sub>CC</sub> and G1V<sub>CC</sub>. If this drop is small relative V<sub>CC</sub>, the load losses can be approximated as:

$$P_{CLOAD} \approx 2(C_{LOAD})(f_{IN})(V_{CC})^2$$

## APPLICATIONS INFORMATION

Unlike a pure capacitive load, a power MOSFET's gate capacitance seen by the driver output varies with its  $V_{GS}$  voltage level during switching. A MOSFET's capacitive load power dissipation can be calculated using its gate charge,  $Q_G$ . The  $Q_G$  value corresponding to the MOSFET's  $V_{GS}$  value ( $V_{CC}$  in this case) can be readily obtained from the manufacturer's  $Q_G$  vs  $V_{GS}$  curves. For identical MOSFETs on G2 and G1:

$$P_{QG} \approx 2(Q_G)(f_{IN})(V_{CC})$$

### BYPASSING AND GROUNDING


The LTC7067 requires proper bypassing on the  $V_{CC}$ ,  $V_{G1VCC-G1RTN}$  and  $V_{G2VCC-G2RTN}$  supplies due to its high speed Switching (nanoseconds) and large AC currents (amperes). Careless component placement and PCB trace routing may cause excessive ringing and under/overshoot.

To obtain the optimum performance from the LTC7067:

- Mount the bypass capacitors as close as possible between the  $V_{CC}$  and SGND pins, the  $G2V_{CC}$  and  $G2RTN$  pins, and the  $G1V_{CC}$  and  $G1RTN$  pins. The leads should be shortened as much as possible to reduce lead inductance.
- Use a low inductance, low impedance ground plane to reduce any ground drop and stray capacitance. Remember that the LTC7067 switches greater than 5A peak currents and any significant ground drop will degrade signal integrity.
- Plan the power/ground routing carefully. Know where the large load switching current is coming from and going to. Maintain separate ground return paths for the input pin and the output power stage.
- Kelvin connect the G1 pin to the G1 MOSFET gate and G1RTN pin to the G1 MOSFET source. Kelvin connect the G2 pin to the G2 MOSFET gate and G2RTN to the G2 MOSFET source. Keep the copper trace between the driver output pin and load short and wide.
- Be sure to solder the Exposed Pad on the back side of the LTC7067 packages to the board. Failure to make good thermal contact between the exposed back side and the copper board will result in thermal resistances far greater than specified for the packages.


## PACKAGE DESCRIPTION

**MSE Package**  
**12-Lead Plastic MSOP, Exposed Die Pad**  
 (Reference LTC DWG # 05-08-1666 Rev G)



- NOTE:
1. DIMENSIONS IN MILLIMETER/(INCH)
  2. DRAWING NOT TO SCALE
  3. DIMENSION DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS.  
MOLD FLASH, PROTRUSIONS OR GATE BURRS SHALL NOT EXCEED 0.152mm (.006") PER SIDE
  4. DIMENSION DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSIONS.  
INTERLEAD FLASH OR PROTRUSIONS SHALL NOT EXCEED 0.152mm (.006") PER SIDE
  5. LEAD COPLANARITY (BOTTOM OF LEADS AFTER FORMING) SHALL BE 0.102mm (.004") MAX
  6. EXPOSED PAD DIMENSION DOES INCLUDE MOLD FLASH. MOLD FLASH ON E-PAD SHALL NOT EXCEED 0.254mm (.010") PER SIDE.

TYPICAL APPLICATION



RELATED PARTS

PART NUMBER	DESCRIPTION	COMMENTS
<a href="#">LTC7060</a>	100V Half-Bridge Driver with Floating Grounds and Programmable Dead-Time	Up to 100V Supply Voltage, $6V \leq V_{CC} \leq 14V$ , $0.8\Omega$ Pull-Down, $1.5\Omega$ Pull-Up, Symmetric Floating Gate Driver Architecture, Adjustable Dead-Time from 31ns to 76ns
<a href="#">LTC7061</a>	100V Half-Bridge Gate Driver with Floating Grounds and Adjustable Dead-Time	Up to 100V Supply Voltage, $5V \leq V_{CC} \leq 14V$ , $0.8\Omega$ Pull-Down, $1.5\Omega$ Pull-Up, Two Inputs, Symmetric Floating Gate Driver Architecture, Adjustable Dead-Time from 31ns to 76ns
<a href="#">LTC7063</a>	150V Half-Bridge Driver with Floating Grounds and Programmable Dead-Time	Up to 150V Supply Voltage, $6V \leq V_{CC} \leq 14V$ , $0.8\Omega$ Pull-Down, $1.5\Omega$ Pull-Up, Symmetric Floating Gate Driver Architecture, Adjustable Dead-Time from 31ns to 76ns
<a href="#">LTC4449</a>	High Speed Synchronous N-Channel MOSFET Driver	Up to 38V Supply Voltage, $4V \leq V_{CC} \leq 6.5V$ , Adaptive Shoot-Through Protection, 2mm $\times$ 3mm DFN-8
<a href="#">LTC4442/</a> <a href="#">LTC4442-1</a>	High Speed Synchronous N-Channel MOSFET Driver	Up to 38V Supply Voltage, $6V \leq V_{CC} \leq 9.5V$ , 2.4A Peak Pull-Up/5A Peak Pull-Down
<a href="#">LTC4444/</a> <a href="#">LTC4444-5</a>	High Voltage Synchronous N-Channel MOSFET driver with Shoot-Through Protection	Up to 100V Supply Voltage, $4.5V/7.2V \leq V_{CC} \leq 13.5V$ , 3A Peak Pull-Up/ $0.55\Omega$ Peak Pull-Down
<a href="#">LTC7851</a>	Quad Output, Multiphase, Step-Down Voltage Mode DC/DC Controller with Accurate Current Sharing	Operates with Power Block, DrMOS or External Drivers and MOSFETs, $3V \leq V_{IN} \leq 24V$
<a href="#">LTC3861</a>	Dual, Multiphase, Step-Down Voltage Mode DC/DC Controller with Accurate Current Sharing	Operates with Power Block, DrMOS or External Gate Driver and MOSFETs, $3V \leq V_{IN} \leq 24V$
<a href="#">LTC3774</a>	Dual, Multiphase, Current Mode Synchronous Step-Down DC/DC Controller for Sub-Milliohm DCR Sensing	Operates with DrMOS, Power Blocks or External Drivers/MOSFETs, $4.5V \leq V_{IN} \leq 38V$ , $0.6V \leq V_{OUT} \leq 3.5V$

# Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

[Analog Devices Inc.:](#)

[LTC7067RMSE#PBF](#) [LTC7067RMSE#TRPBF](#) [EVAL-LTC7067-AZ](#)