

General Description

The DS28E83 is a radiation-resistant secure authenticator that provides a core set of cryptographic tools derived from integrated asymmetric (ECC P-256) and symmetric (SHA-256) security functions. In addition to the security services provided by the hardware implemented crypto engines, the device integrates a FIPS-compatible true random number generator (TRNG), 10Kb of secured OTP, one configurable GPIO, and a unique 64-bit ROM identification number (ROM ID).

The ECC public/private key capabilities operate from the NIST-defined P-256 curve and include FIPS 186-compliant ECDSA signature generation and verification to support a bidirectional asymmetric key authentication model. The SHA-256 secret key capabilities are compliant with FIPS 180 and are flexibly used either in conjunction with ECDSA operations or independently for multiple HMAC functions.

The GPIO pin can be operated under command control and include configurability supporting authenticated and nonauthenticated operation, including an ECDSA-based crypto-robust mode to support secure boot of a host processor.

DeepCover® embedded security solutions cloak sensitive data under multiple layers of advanced security to provide the most secure key storage possible. To protect against device-level security attacks, invasive and noninvasive countermeasures are implemented including active die shield, encrypted storage of keys, and algorithmic methods.

Applications

- Medical Consumables Secure Authentication
- Medical Tools/Accessories Identification and Calibration
- Accessory and Peripheral Secure Authentication
- Secure Storage of Cryptographic Keys for Host Controllers
- Secure Boot or Download of Firmware and/or System Parameters

Benefits and Features

- High Radiation Resistance Allows User-Programmable Manufacturing or Calibration Data Before Medical Sterilization
 - Resistant up to 75kGy (kiloGray) of Radiation
 - One-Time-Programmable (OTP) 10kb of User Data, Keys, and Certificates
- ECC P-256 Compute Engine
 - FIPS 186 ECDSA P-256 Signature and Verification
 - ECDH Key Exchange for Session Key Establishment
 - ECDSA Authenticated R/W of Configurable Memory
- SHA-256 Compute Engine
 - FIPS 180 MAC for Secure Download/Boot
 - FIPS 198 HMAC for Bidirectional Authentication and Optional GPIO Control
- SHA-256 OTP (One-Time Pad) Encrypted R/W of Configurable Memory Through ECDH Established Key
- One GPIO Pin with Optional Authentication Control
 - Open-Drain, 4mA/0.4V
 - Optional SHA-256 or ECDSA Authenticated On/Off and State Read
 - Optional ECDSA Certificate to Set On/Off After Multiblock Hash for Secure Download
- TRNG with NIST SP 800-90B Compliant Entropy Source with Function to Read Out
- Optional Chip-Generated Pr/Pu Key Pairs for ECC Operations or Secrets for SHA-256 Functions
- Unique and Unalterable Factory-Programmed 64-Bit Identification Number (ROM ID)
 - Optional Input Data Component to Crypto and Key Operations
- Advanced 1-Wire Protocol Minimizes Interface to Just Single Contact
- Operating Range: 3.3V \pm 10%, 0°C to +50°C
- \pm 8kV HBM ESD Protection of 1-Wire IO Pin
- 6-Pin TDFN and 2-Pin SFN

DeepCover is a registered trademark of Maxim Integrated Products, Inc.

Ordering Information appears at end of data sheet.

19-100287; Rev 2; 6/24

© 2024 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners.

One Analog Way, Wilmington, MA 01887 U.S.A. | Tel: 781.329.4700 | © 2024 Analog Devices, Inc. All rights reserved.

Simplified Block Diagram




TABLE OF CONTENTS

General Description	1
Applications	1
Benefits and Features	1
Simplified Block Diagram	2
Absolute Maximum Ratings	5
Package Information	5
6 TDFN	5
2 SFN (Contact Only)	5
Electrical Characteristics	5
Pin Configurations	9
TDFN	9
2 SFN (Contact Only)	9
Pin Description	9
Detailed Description	10
Function Commands	10
1-Wire Bus System	11
Hardware Configuration	12
Transaction Sequence	12
Initialization	12
1-Wire Signaling and Timing	12
Read/Write Time Slots	13
Controller to Peripheral	13
Peripheral to Controller	13
1-Wire ROM Commands	15
Read ROM[33h]	15
Match ROM[55h]	16
Search ROM[F0h]	16
Skip ROM [CCh]	16
Resume [A5h]	16
Overdrive-Skip ROM [3Ch]	16
Overdrive-Match ROM [69h]	16
ROM Command Flow	17
Improved Network Behavior (Switch-Point Hysteresis)	18
Typical Application Circuit	20
Ordering Information	20
Revision History	21

LIST OF FIGURES

Figure 1. Device Function Flow Chart 11

Figure 2. Hardware Configuration 12

Figure 3. Initialization Procedure: Reset and Presence Pulse 13

Figure 4. Read/Write Timing Diagrams 15

Figure 5. ROM Function Flow (Part 1) 17

Figure 6. ROM Function (Part 2) 18

Figure 7. Noise Suppression Scheme 19

Absolute Maximum Ratings

Voltage Range on Any Pin Relative to GND -0.5V to +4.0V
 Maximum Current into Any Pin -20mA to +20mA
 Operating Temperature Range 0°C to 50°C

Lead Temperature (soldering, 10s) (**Note:** Excludes SFN) +300°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Package Information

6 TDFN

Package Code	T633+2
Outline Number	21-0137
Land Pattern Number	90-0058
THERMAL RESISTANCE, SINGLE-LAYER BOARD	
Junction to Ambient (θ_{JA})	55°C/W
Junction to Case (θ_{JC})	9°C/W
THERMAL RESISTANCE, FOUR-LAYER BOARD	
Junction to Ambient (θ_{JA})	42°C/W
Junction to Case (θ_{JC})	9°C/W

2 SFN (Contact Only)

Package Code	T23A6MN+1
Outline Number	21-0575
Land Pattern Number	90-0431

For the latest package outline information and land patterns (footprints), go to analog.com/en/resources/packaging-quality-symbols-footprints/package-index.html. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to analog.com/en/resources/technical-articles/thermal-characterization-of-ic-packages.html.

Electrical Characteristics

(Limits are 100% tested at $T_A = +25^\circ\text{C}$. Limits over the operating temperature range and relevant supply voltage range are guaranteed by design and characterization. Specifications marked GBD are guaranteed by design and not production tested. Specifications to the minimum and maximum operating temperature are guaranteed by design and are not production tested.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
IO PIN: GENERAL DATA						
1-Wire Pull-up Voltage	V_{PUP}	(Note 1)	2.97	3.3	3.63	V
1-Wire Pull-up Resistance	R_{PUP}	(Note 1 , Note 2)	300		1000	Ω
Input Capacitance	C_{IO}	(Note 3)		0.1 + C_X		nF
Capacitor External	C_X	(Note 1 , Note 23)	399.5	470	540.5	nF

Electrical Characteristics (continued)

(Limits are 100% tested at $T_A = +25^\circ\text{C}$. Limits over the operating temperature range and relevant supply voltage range are guaranteed by design and characterization. Specifications marked GBD are guaranteed by design and not production tested. Specifications to the minimum and maximum operating temperature are guaranteed by design and are not production tested.)

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS
Input Load Current	I _L	IO pin at V _{PUP}	Pre-radiation		40	360	μA
			Post-radiation		120		
High-to-Low Switching Threshold	V _{TL}	(Note 4, Note 5, Note 6)			0.65 x V _{PUP}		V
Input Low Voltage	V _{IL}	(Note 4, Note 7)				0.10 x V _{PUP}	V
Low-to-High Switching Threshold	V _{TH}	(Note 4, Note 5, Note 8)			0.75 x V _{PUP}		V
Switching Hysteresis	V _{HY}	(Note 4, Note 5, Note 9)			0.3		V
Output Low Voltage	V _{OL}	I _{OL} = 4mA (Note 10)				0.4	V
IO PIN: 1-Wire INTERFACE							
Recovery Time (Notes 1, 11, 12)	t _{REC}	Standard speed, pre-radiation, R _{PUP} = 1000Ω		25			μs
			Directly prior to reset pulse	100			
		Standard speed, post-radiation, R _{PUP} = 1000Ω (Note 22)		50			
			Directly prior to reset pulse	1500			
		Overdrive speed, R _{PUP} = 1000Ω		10			
Directly prior to reset pulse	100						
Rising-Edge Hold-off (Notes 4, 13)	t _{REH}	Applies to standard speed only			1		μs
Time Slot Duration (Notes 1, 14)	t _{SLOT}	Standard speed	Pre-radiation	85			μs
			Post-radiation (Note 22)	110			
		Overdrive speed		16			
IO PIN: 1-Wire RESET, PRESENCE-DETECT CYCLE							
Reset Low Time (Note 1)	t _{RSTL}	Standard speed		480		640	μs
		Overdrive speed		48		80	
Reset High Time (Note 1)	t _{RSTH}	Standard speed		480			μs
		Overdrive speed		48			
Presence Detect High Time	t _{PDH}	Standard speed		15		60	μs
		Overdrive speed		2		6	
Presence Detect Low Time	t _{PDL}	Standard speed		60		240	μs
		Overdrive speed		8		24	
Presence Detect Fall Time (Notes 4, 15)	t _{FPD}	Standard speed			1.25		μs
		Overdrive speed			0.15		
Presence-Detect Sample Time (Notes 1, 16)	t _{MSP}	Standard speed		65		75	μs
		Overdrive speed		7		10	

Electrical Characteristics (continued)


(Limits are 100% tested at $T_A = +25^\circ\text{C}$. Limits over the operating temperature range and relevant supply voltage range are guaranteed by design and characterization. Specifications marked GBD are guaranteed by design and not production tested. Specifications to the minimum and maximum operating temperature are guaranteed by design and are not production tested.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
IO PIN: 1-Wire WRITE						
Write-Zero Low Time (Notes 1, 17)	t _{W0L}	Standard speed	60	120	μs	
		Overdrive speed	6	15.5		
Write-One Low Time (Notes 1, 17)	t _{W1L}	Standard speed	0.25	15	μs	
		Overdrive speed	0.25	2		
IO PIN: 1-Wire READ						
Read Low Time (Notes 1, 18)	t _{RL}	Standard speed	0.25	15 - δ	μs	
		Overdrive speed	0.25	2 - δ		
Read Sample Time (Note 1, 18)	t _{MSR}	Standard speed	t _{RL} + δ	15	μs	
		Overdrive speed	t _{RL} + δ	2		
GPIO PIN						
GPIO Output Low	PIOV _{OL}	PIOI _{OL} = 4mA (Note 10)		0.4	V	
GPIO Input Low	PIOV _{IL}		-0.3	0.15 x V _{PUP}	V	
GPIO Input High	PIOV _{IH}		0.70 x V _{PUP}	V _{PUP} + 0.3	V	
GPIO Switching Hysteresis	PIOV _{HY}		0.3		V	
GPIO Leakage Current	PIOI _L		-10	10	μA	
STRONG PULL-UP OPERATION						
Strong Pull-up Current	I _{SPU}	(Note 19)	11	15	mA	
Strong Pull-up Voltage	V _{SPU}	(Note 19)	2.8		V	
Read Memory	t _{RM}			2	ms	
Write Memory	t _{WM}			100	ms	
Write State	t _{WS}			15	ms	
Computation Time (HMAC)	t _{CMP}			4	ms	
Generate ECC Key Pair	t _{GKP}			350	ms	
Generate ECDSA Signature	t _{GES}			80	ms	
Verify ECDSA Signature or Compute ECDH Time	t _{VES}			160	ms	
TRNG Generation	t _{RNG}			40	ms	
TRNG On-Demand Check	t _{ODC}			65	ms	
OTP						
OTP Write Temperature	T _{OTPW}			50	°C	
Data Retention	t _{DR}	T _A = +85°C (Note 21)	10		years	
POWER						
Power-Up Time	t _{OSCWUP}	(Note 1 , Note 20)	2		ms	


- Note 1:** System requirement.
- Note 2:** Maximum allowable pull-up resistance is a function of the number of 1-Wire devices in the system and 1-Wire recovery times. The specified value here applies to systems with only one device and with the minimum 1-Wire recovery times.
- Note 3:** Value represents the internal parasite capacitance when V_{PUP} is first applied. Once the parasite capacitance is charged, it does not affect normal communication. Typically, during normal communication, the internal parasite capacitance is effectively $\sim 100\text{pF}$.
- Note 4:** Guaranteed by design and/or characterization only. Not production tested.
- Note 5:** V_{TL} , V_{TH} , and V_{HY} are functions of the internal supply voltage, which is a function of V_{PUP} , R_{PUP} , 1-Wire timing, and capacitive loading on IO. Lower V_{PUP} , higher R_{PUP} , shorter t_{REC} , and heavier capacitive loading all lead to lower values of V_{TL} , V_{TH} , and V_{HY} .
- Note 6:** Voltage below which, during a falling edge on IO, a logic 0 is detected.
- Note 7:** The voltage on IO must be less than or equal to V_{ILMAX} at all times the controller is driving IO to a logic 0 level.
- Note 8:** Voltage above which, during a rising edge on IO, a logic 1 is detected.
- Note 9:** After V_{TH} is crossed during a rising edge on IO, the voltage on IO must drop by at least V_{HY} to be detected as logic 0.
- Note 10:** The I-V characteristic is linear for voltages less than 1V.
- Note 11:** Applies to a single device attached to a 1-Wire line.
- Note 12:** t_{REC} min covers operation at worst-case temperature V_{PUP} , R_{PUP} , C_X , t_{RSTL} , t_{WOL} , and t_{RL} . t_{RECMIN} can be significantly reduced under less extreme conditions. Contact the factory for more information.
- Note 13:** The earliest recognition of a negative edge is possible at t_{REH} after V_{TH} has been previously reached.
- Note 14:** Defines maximum possible bit rate. Equal to $1/(t_{WOLMIN} + t_{RECMIN})$.
- Note 15:** Time from $V_{(IO)} = 80\%$ of V_{PUP} and $V_{(IO)} = 20\%$ of V_{PUP} at the negative edge on IO at the beginning of the presence detect pulse.
- Note 16:** Interval after t_{RSTL} during which a bus controller can read a logic 0 on IO if there is a DS28E83 present.
- Note 17:** ϵ in [Figure 4](#) represents the time required for the pull-up circuitry to pull the voltage on IO up from V_{IL} to V_{TH} .
- Note 18:** δ in [Figure 4](#) represents the time required for the pull-up circuitry to pull the voltage on IO up from V_{IL} to the input-high threshold of the bus controller.
- Note 19:** I_{SPU} is the current drawn from IO during a strong pull-up (SPU) operation. The pull-up circuit on IO during the SPU operation should be such that the voltage at IO is greater than or equal to V_{SPUMIN} . A low-impedance bypass of R_{PUP} activated during the SPU operation is the recommended way to meet this requirement.
- Note 20:** 1-Wire communication should not take place for at least t_{OSCWUP} after V_{PUP} reaches V_{PUP} min.
- Note 21:** Data retention is tested in compliance with JESD47G. No elevated radiation level.
- Note 22:** Post radiation increases leakage current and requires long recovery times as noted.
- Note 23:** SFN packages include an embedded capacitor C_X , therefore only the TDFN package requires an external capacitor C_X . (See the [Simplified Block Diagram](#).)

Pin Configurations

TDFN



2 SFN (Contact Only)



Pin Description

PIN		NAME	FUNCTION
TDFN	2 SFN (Contact Only)		
1, 5	—	DNC	Do Not Connect
2	1	IO	1-Wire IO
3	2	GND	Ground Reference
4	—	PIO	General-Purpose IO
6	—	C _{EXT}	Input for External Capacitor (TDFN only, see Note 23)
—	—	—	Exposed Pad (TDFN Only). Solder evenly to the board's ground plane for proper operation. Refer to Exposed Pads: A Brief Introduction for additional information.

Detailed Description

The DS28E83 is the first secure authenticator to integrate high radiation resistance. It provides a core set of cryptographic tools derived from integrated asymmetric (ECC P-256) and symmetric (SHA-256) security functions. In addition to the security services provided by the hardware implemented crypto engines, the device integrates a FIPS true random number generator (TRNG), 10Kb of secured OTP, one pin of configurable GPIO, and a unique 64-bit ROM identification number (ROM ID).

Function Commands

After a 1-Wire reset/presence cycle and ROM function command sequence is successful, a command start can be accepted and then followed by a device function command. In general, these commands follow the state flow diagram ([Figure 1](#)). Within this diagram, the data transfer is verified when writing and reading by a CRC of 16-bit type (CRC-16). The CRC-16 is computed as described in [Understanding and Using Cyclic Redundancy Checks with Maxim 1-Wire and iButton Products](#).




Figure 1. Device Function Flow Chart

1-Wire Bus System

The 1-Wire bus is a system that has a single bus controller and one or more peripherals. In all instances, the DS28E83 is a peripheral device. The bus controller is typically a microcontroller. The discussion of this bus system is broken down into three topics; hardware configuration, transaction sequence, and 1-Wire signaling (signal types and timing). The 1-Wire protocol defines bus transactions in terms of the bus state during specific time slots that are initiated on the falling edge of sync pulses from the bus controller.

Hardware Configuration

The 1-Wire bus has only a single line by definition; it is important that each device on the bus can drive it at the appropriate time. To facilitate this, each device attached to the 1-Wire bus must have open-drain or three-state outputs. The 1-Wire port of the DS28E83 is an open drain with an internal circuit equivalent.

A multidrop bus consists of a 1-Wire bus with multiple peripherals attached. The DS28E83 supports both a standard and overdrive communication speed of 11.7kbps (max) and 62.5kbps (max), respectively. The value of the pull-up resistor primarily depends on the network size and load conditions. The DS28E83 requires a pull-up resistor of 1k Ω (max) at any speed.




Figure 2. Hardware Configuration

The idle state for the 1-Wire bus is high. If for any reason a transaction needs to be suspended, the bus must be left in the idle state if the transaction is to resume. If this does not occur, and the bus is left low for more than 16 μ s (overdrive speed) or more than 120 μ s (standard speed), one or more devices on the bus could be reset.

Transaction Sequence

The protocol for accessing the DS28E83 through the 1-Wire port is as follows:

- Initialization
- ROM Function command
- Device Function command
- Transaction/data

Initialization

All transactions on the 1-Wire bus begin with an initialization sequence. The initialization sequence consists of a reset pulse transmitted by the bus controller followed by presence pulse(s) transmitted by the peripheral(s). The presence pulse lets the bus controller know that the DS28E83 is on the bus and is ready to operate. For more details, see the [1-Wire Signaling and Timing](#) section.

1-Wire Signaling and Timing

The DS28E83 requires strict protocols to ensure data integrity. The protocol consists of four types of signaling on one line: reset sequence with reset pulse and presence pulse, write-zero, write-one, and read-data. Except for the presence pulse, the bus controller initiates all falling edges. The DS28E83 can communicate at two speeds: standard and overdrive. If not explicitly set into the overdrive mode, the DS28E83 communicates at standard speed. While in overdrive mode, the fast timing applies to all waveforms.

To get from idle to active, the voltage on the 1-Wire line needs to fall from V_{PUP} below the threshold V_{TL} . To get from active to idle, the voltage needs to rise from V_{ILMAX} past the threshold V_{TH} . The time it takes for the voltage to make

this rise is seen in [Figure 3](#) as ϵ , and its duration depends on the pull-up resistor (R_{PUP}) used and the capacitance of the 1-Wire network attached. The voltage V_{ILMAX} is relevant for the DS28E83 when determining a logical level, not triggering any events.

[Figure 3](#) shows the initialization sequence required to begin any communication with the DS28E83. A reset pulse followed by a presence pulse indicates that the DS28E83 is ready to receive data, given the correct ROM and device function command. If the bus controller uses slew-rate control on the falling edge, it must pull down the line for $t_{RSTL} + t_F$ to compensate for the edge. A t_{RSTL} duration of 480 μ s or longer exits the overdrive mode, returning the device to standard speed. If the DS28E83 is in overdrive mode and t_{RSTL} is no longer than 80 μ s, the device remains in overdrive mode. If the device is in overdrive mode and t_{RSTL} is between 80 μ s and 480 μ s, the device resets, but the communication speed is undetermined.

After the bus controller has released the line, it goes into receive mode. Now the 1-Wire bus is pulled to V_{PUP} through the pull-up resistor or, in the case of a special driver chip, through the active circuitry. When the threshold V_{TH} is crossed, the DS28E83 waits for t_{PDH} and then transmits a presence pulse by pulling the line low for t_{PDL} . To detect a presence pulse, the controller must test the logical state of the 1-Wire line at t_{MSP} .

The t_{RSTH} window must be at least the sum of t_{PDHMAX} , t_{PDLMAX} , and t_{RECMIN} . Immediately after t_{RSTH} is expired, the DS28E83 is ready for data communication. In a mixed population network, t_{RSTH} should be extended to minimum 480 μ s at standard speed and 48 μ s at overdrive speed to accommodate other 1-Wire devices.




Figure 3. Initialization Procedure: Reset and Presence Pulse

Read/Write Time Slots

Data communication with the DS28E83 takes place in time slots that carry a single bit each. Write time slots transport data from bus controller to peripheral. Read time slots transfer data from peripheral to controller. [Figure 4](#) illustrates the definitions of the write and read time slots.

All communication begins with the controller pulling the data line low. As the voltage on the 1-Wire line falls below the threshold V_{TL} , the DS28E83 starts its internal timing generator that determines when the data line is sampled during a write time slot and how long data is valid during a read time slot.

Controller to Peripheral

For a write-one time slot, the voltage on the data line must have crossed the V_{TH} threshold before the write-one low time t_{W1LMAX} is expired. For a write-zero time slot, the voltage on the data line must stay below the V_{TH} threshold until the write-zero low time t_{W0LMIN} is expired. For the most reliable communication, the voltage on the data line should not exceed V_{ILMAX} during the entire t_{W0L} or t_{W1L} window. After the V_{TH} threshold has been crossed, the DS28E83 needs a recovery time t_{REC} before it is ready for the next time slot.

Peripheral to Controller

A read-data time slot begins like a write-one time slot. The voltage on the data line must remain below V_{TL} until the read

low time t_{RL} is expired. During the t_{RL} window, when responding with 0, the DS28E83 starts pulling the data line low; its internal timing generator determines when this pulldown ends and the voltage starts rising again. When responding with 1, the DS28E83 does not hold the data line low at all, and the voltage starts rising as soon as t_{RL} is over.

The sum of $t_{RL} + \delta$ (rise time) on one side and the internal timing generator of the DS28E83 on the other side define the controller sampling window (t_{MSRMIN} to t_{MSRMAX}), in which the controller must perform a read from the data line. For the most reliable communication, t_{RL} should be as short as permissible, and the controller should read close to but no later than t_{MSRMAX} . After reading from the data line, the controller must wait until t_{SLOT} is expired. This guarantees sufficient recovery time t_{REC} for the DS28E83 to get ready for the next time slot. Note that t_{REC} specified herein applies only to a single DS28E83 attached to a 1-Wire line. For multidevice configurations, t_{REC} must be extended to accommodate the additional 1-Wire device input capacitance. Alternatively, an interface that performs active pull-up during the 1-Wire recovery time such as the special 1-Wire line drivers can be used.




Figure 4. Read/Write Timing Diagrams

1-Wire ROM Commands

Once the bus controller has detected a presence, it can issue one of the seven ROM function commands that the DS28E83 supports. All ROM function commands are 8 bits long. For operational details, see the flowchart descriptions in [Figure 5](#) and [Figure 6](#). A descriptive list of these ROM function commands follows in the subsequent sections.

Read ROM[33h]

The Read ROM command allows the bus controller to read the DS28E83's 8-bit family code, unique 48-bit serial number, and 8-bit CRC. This command can only be used if there is a single peripheral on the bus. If more than one peripheral is present on the bus, a data collision occurs when all peripherals try to transmit at the same time (open drain produces a

wired-AND result). The resultant family code and 48-bit serial number result in a mismatch of the CRC.

Match ROM[55h]

The Match ROM command, followed by a 64-bit ROM sequence, allows the bus controller to address a specific DS28E83 on a multidrop bus. Only the DS28E83 that exactly matches the 64-bit ROM sequence responds to the subsequent device function command. All other peripherals wait for a reset pulse. This command can be used with a single device or multiple devices on the bus.

Search ROM[F0h]

When a system is initially brought up, the bus controller might not know the number of devices on the 1-Wire bus or their ROM ID numbers. By taking advantage of the wired-AND property of the bus, the controller can use a process of elimination to identify the ID of all peripheral devices. For each bit in the ID number, starting with the least significant bit, the bus controller issues a triplet of time slots. On the first slot, each peripheral device participating in the search outputs the true value of its ID number bit. On the second slot, each peripheral device participating in the search outputs the complemented value of its ID number bit. On the third slot, the controller writes the true value of the bit to be selected. All peripheral devices that do not match the bit written by the controller stop participating in the search. If both of the read bits are zero, the controller knows that peripheral devices exist with both states of the bit. By choosing which state to write, the bus controller branches in the search tree. After one complete pass, the bus controller knows the ROM ID number of a single device. Additional passes identify the ID numbers of the remaining devices. For a detailed discussion with an example, refer to the [1-Wire Search Algorithm](#).

Skip ROM [CCh]

This command can save time in a single-drop bus system by allowing the bus controller to access the device functions without providing the 64-bit ROM ID. If more than one peripheral is present on the bus and, for example, a read command is issued following the Skip ROM command, data collision occurs on the bus as multiple peripherals transmit simultaneously (open-drain pull-downs produce a wired-AND result).

Resume [A5h]

To maximize the data throughput in a multidrop environment, the Resume command is available. This command checks the status of the RC bit and, if it is set, directly transfers control to the device function commands, similar to Skip ROM command. The only way to set the RC bit is through successfully executing the Match ROM, Search ROM or Overdrive-Match ROM command. Once the RC bit is set, the device can repeatedly be accessed through the Resume command. Accessing another device on the bus clears the RC bit, which prevents two or more devices to respond to the Resume command simultaneously.

Overdrive-Skip ROM [3Ch]

On a single-drop bus, this command can save time by allowing the bus controller to access the device functions without providing the 64-bit ROM ID. Unlike the normal Skip ROM command, the Overdrive-Skip ROM command sets the DS28E83 into the overdrive mode (OD = 1). All communication following this command must occur at overdrive speed until a reset pulse of minimum 480µs duration resets all devices on the bus to standard speed (OD = 0).

When issued on a multidrop bus, this command sets all overdrive-supporting devices into overdrive mode. To subsequently address a specific overdrive-supporting device, a reset pulse at overdrive speed must be issued followed by a Match ROM or Search ROM command sequence. This speeds up the time for the search process. If more than one peripheral supporting overdrive is present on the bus and the Overdrive-Skip ROM command is followed by a read command, data collision occurs on the bus as multiple peripherals transmit simultaneously (open-drain pull-downs produce a wired-AND result).

Overdrive-Match ROM [69h]

The Overdrive-Match ROM command followed by a 64-bit ROM sequence transmitted at overdrive speed allows the bus controller to address a specific DS28E83 on a multidrop bus and simultaneously set it in overdrive mode. Only the DS28E83 that exactly matches the 64-bit ROM sequence responds to the subsequent device function command. Peripherals already in overdrive mode from a previous Overdrive-Skip ROM or a successful Overdrive-Match ROM command remain in overdrive mode. All overdrive-capable peripherals return to standard speed at the next reset pulse of minimum 480µs duration. The Overdrive-Match ROM command can be used with a single device or multiple devices

on the bus.

ROM Command Flow





Figure 5. ROM Function Flow (Part 1)



Improved Network Behavior (Switch-Point Hysteresis)

In a 1-Wire environment, line termination is possible only during transients controlled by the bus controller (1-Wire driver). 1-Wire networks, therefore, are susceptible to noise of various origins. Depending on the physical size and topology of the network, reflections from end points and branch points can add up or cancel each other to some extent. Such reflections are visible as glitches or ringing on the 1-Wire communication line. Noise coupled onto the 1-Wire line from external sources can also result in signal glitching. A glitch during the rising edge of a time slot can cause a peripheral device to lose synchronization with the controller and, consequently, result in a Search ROM command coming to a dead end or cause a device-specific function command to abort. For better performance in network applications, the DS28E83 uses a 1-Wire front-end that is less sensitive to noise.

The DS28E83's 1-Wire front end has the following features:

1. The falling edge of the presence pulse has a controlled slew rate to reduce ringing. The slew rate control is specified by t_{FPD} .
2. There is a hysteresis at the low-to-high switching threshold V_{TH} . If a negative glitch crosses V_{TH} , but does not go below $V_{TH} - V_{HY}$, it is not recognized (Figure 7, Case A). The hysteresis is effective at any 1-Wire speed.
3. There is a time window specified by the rising edge hold-off time t_{REH} during which glitches are ignored, even if they extend below the $V_{TH} - V_{HY}$ threshold (Figure 7, Case B, $t_{GL} < t_{REH}$). Deep voltage drops or glitches that appear late after crossing the V_{TH} threshold and extend beyond the t_{REH} window cannot be filtered out and are taken as the beginning of a new time slot (Figure 7, Case C, $t_{GL} \geq t_{REH}$).





Figure 7. Noise Suppression Scheme

Typical Application Circuit



Ordering Information

PART	TEMP RANGE	PIN-PACKAGE
DS28E83Q+T	0°C to +50°C	6 TDFN-EP (2.5k pcs reel)
DS28E83G+T	0°C to +50°C	2 SFN (2.5k pcs reel)

+Denotes a lead(Pb)-free/RoHS-compliant package.

T = Tape and reel.

Revision History

REVISION NUMBER	REVISION DATE	DESCRIPTION	PAGES CHANGED
0	3/18	Initial release	—
1	11/22	Added SFN package option	1, 5, 8–9, 19
2	6/24	Included "Contact Only" note on SFN descriptions	5, 9

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

[Analog Devices Inc.:](#)

[DS28E83Q+U](#) [DS28E83Q+T](#) [DS28E83G+T](#)