			REVISIONS																	
				LTR	R DESCRIPTI				ON	N DATE				APPROVED						
				A	Make changes to tON, tOFF, Br time delay, and Charge injectio specified under Dual and Singl Table I. Update document part requirements ro				Break before make 21-08-12 ion test limits as gle sections of iragraphs to current			J. ESCHMEYER			R					
Prepared	in accord	lance wit	h ASMF \	(14.24												Ve		tem dr		
REV																				
PAGE																				
REV																				
PAGE																				
REV STA		REV	,	Α	Α	Α	А	А	А	Α	А	А	А	А	Α					
OF PAGE	ES	PAG	E	1	2	3	4	5	6	7	8	9	10	11	12					
PMIC N/A		PREPAI Phu H.	REPARED BY Phu H. Nguyen						DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990 https://www.dla.mil/LandandMaritime											
Original date of drawing YY-MM-DD		CHECK Phu H.	ED BY Nguyer	1					TITLE MICROCIRCUIT, DIGITAL, CMOS, +5 V / +5V											
11-01-19		APPRO Thoma	APPROVED BY Thomas M. Hess					4 Ω , SINGLE SPDT SWITCH, MONOLITHIC SILICON												
			SIZE	COD	DE IDE	NT. N	0.			DWC	G NO.		_			. -	_			
			Α			162	236						\	/62	/11	60	8			
			REV			Α				PAG	E 1	OF	12							

DISTRIBUTION STATEMENT A. Approved for public release. Distribution is unlimited.

AMSC N/A

1. SCOPE

1.1 <u>Scope</u>. This drawing documents the general requirements of a high performance CMOS, $\pm 5 \text{ V} / \pm 5 \text{ V}$, 4 Ω , single, single pole double throw (SPDT) switch microcircuit, with an operating temperature range of -55°C to +125°C.

1.2 <u>Vendor Item Drawing Administrative Control Number</u>. The manufacturer's PIN is the item of identification. The vendor item drawing establishes an administrative control number for identifying the item on the engineering documentation:

	V62/11608 Drawing number	- <u>01</u> Device type (See 1.2.1)	X Case outline (See 1.2.2)	E Lead finish (See 1.2.3)	
1.2.1 <u>Dev</u>	ice type(s).				
	Device type	Generic		Circuit function	
	01	ADG619-EP	CMOS, ±5 \	// +5 V, 4 Ω , single SPI	DT switch
1.2.2 <u>Cas</u>	<u>e outline(s)</u> . The case	e outline(s) are as specified herein.			

Outline letter	Number of pins	JEDEC PUB 95	Package style
х	8	JEDEC MO-178	Small outline Package

1.2.3 Lead finishes. The lead finishes are as specified below or other lead finishes as provided by the device manufacturer:

Finish designator	<u>Material</u>
Α	Hot solder dip
В	Tin-lead plate
С	Gold plate
D	Palladium
E	Gold flash palladium
F	Tin-lead alloy (BGA/CGA)
Z	Other

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO. V62/11608
COLUMBUS, OHIO	A	16236	
		REV A	PAGE 2

1.3 Absolute maximum ratings. 1/

Voltage referenced :	
VDD to Vss	. 13.0 V
VDD to GND	0.3 V to +6.5 V
Vss to GND	. +0.3 V to -6.5 V
Analog input <u>2</u> /	. VSS – 0.3 V to VDD + 0.3 V
Digital input <u>2</u> /	0.3 V to VDD + 0.3 V or 30 mA (whichever occurs first)
Peak current, S or D	. 100 mA (pulsed at 1 ms, 10% duty cycle maximum)
Continuous current, S or D	. 50 mA
Ambient operating temperature range	55°C to +125°C
Storage temperature range	65°C to +150°C
Maximum junction temperature (TJ)	. 150°C
Thermal impedance:	
Junction to ambient (θJA)	. 229°C /W
Junction to case (θJC)	. 91.99°C /W
Lead soldering:	
Reflow, peak temperature	. 260(+0/-5)°C
Time at peak temperature	. 20 seconds to 40 seconds

^{2/} Overvoltage at IN, S or D are clamped by internal diodes. Current should be limited to the maximum ratings given.

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO.
COLUMBUS, OHIO	A	16236	V62/11608
		REV A	PAGE 3

<u>1</u>/ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute maximum rated conditions for extended periods may affect device reliability.

2. APPLICABLE DOCUMENTS

JEDEC Solid State Technology Association

JEDEC PUB 95 - Registered and Standard Outlines for Semiconductor Devices

(Copies of these documents are available online at https://www.jedec.org.)

3. REQUIREMENTS

3.1 <u>Marking</u>. Parts shall be permanently and legibly marked with the manufacturer's part number as shown in 6.3 herein and as follows:

- A. Manufacturer's name, CAGE code, or logo
- B. Pin 1 identifier
- C. ESDS identification (optional)

3.2 <u>Unit container</u>. The unit container shall be marked with the manufacturer's part number and with items A and C (if applicable) above.

3.3 <u>Electrical characteristics</u>. The maximum and recommended operating conditions and electrical performance characteristics are as specified in 1.3, 1.4, and table I herein.

3.4 Design, construction, and physical dimension. The design, construction, and physical dimensions are as specified herein.

- 3.5 Diagrams.
- 3.5.1 <u>Case outline</u>. The case outline shall be as shown in 1.2.2 and figure 1.
- 3.5.2 Terminal connections. The terminal connections shall be as shown in figure 2.
- 3.5.3 <u>Functional block diagram</u>. The functional block diagram shall be as shown in figure 3.
- 3.5.4 <u>Truth table</u>. The truth table shall be as shown in figure 4.
- 3.5.5 <u>On Resistance</u>. The On resistance shall be as shown in figure 5.
- 3.5.6 Off Leakage. The Off leakage shall be as shown in figure 6.
- 3.5.7 <u>On leakage</u>. The On leakage shall be as shown in figure 7.
- 3.5.8 Switching times. The switching times shall be as shown in figure 8.
- 3.5.9 Break before making time delay. The break before making time delay shall be as shown in figure 9.
- 3.5.10 Charge injection. The charge injection shall be as shown in figure 10.
- 3.5.11 Off isolation. The Off isolation shall be as shown in figure 11.
- 3.5.12 Channel to channel crosstalk. The channel to channel crosstalk shall be as shown in figure 12.
- 3.5.13 Bandwidth. The bandwidth shall be as shown in figure 13.

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO.		
COLUMBUS, OHIO	A	16236	V62/11608		
		REV A	PAGE 4		

Test	Symbol	Test conditions	TA = 25°C		Limits	Unit	
		$V_{DD} = 5 V \pm 10\%, V_{SS} = -5 V \pm 10\%,$			-55°C ≤ TA	.≤ +125°C	
		GND = 0 V unless otherwise specified	Min	Max	Min	Max	
		DUAL SUPPLY					
Analog switch							
Analog signal range		VDD = +4.5 V, VSS = -4.5 V			Vss	VDD	V
On resistance	Ron	VS = ±4.5 V, IDS = -10 mA, see figure 5		6.5		10	Ω
RON Match between channels	∆Ron	VS = ±4.5 V, IDS = -10 mA		1.1		1.45	Ω
On resistance flatness	RFLAT (ON))	Vs = ±3.3 V, IDs = -10 mA		1.35		1.6	Ω
Leakage currents (VDD = +5	5.5 V, Vss = -5.8	5 V)					
Source off leakage,	IS(Off)	$V_{S} = \pm 4.5 V, V_{D} = \pm 4.5 V,$ see figure 6		±0.25		±3	nA
Channel On leakage,	ID, IS (On)	$V_S = V_D = \pm 4.5 V$, see figure 7		±0.25		±25	nA
Digital inputs							
Input high voltage	Vinh				2.4		V
Input low voltage	VINL					0.8	V
Input current,	INL or INH	VIN = VINL or VINH	0.005 TYP			±0.1	μA
Digital input capacitance	CIN		2 TYP				pF
Dynamic characteristic <u>2</u> /	1	1			1	T	
ton		RL = 300 Ω, CL = 35 pF,		120		215	ns
tOFF		Vs = 3.3 V, see figure 8		75		105	ns
Break before make time delay	tBBM	RL = 300 Ω, CL = 35 pF, VS1 = VS2 = 3.3 V, see figure 9	40	TYP	10		ns
Charge injection		$V_{S} = 0$ V Rs = 0 0 C = 1 nF see figure 10	110) TYP			рС
Off isolation		$RL = 50 \Omega$, $CL = 5 pF$, $f = 1 MHz$, see figure 11	- 67	' TYP			dB
Channel to channel crosstalk		RL = 50 Ω , CL = 5 pF, f = 1 MHz, see figure 12	- 67	' TYP			dB
Bandwidth -3 dB		RL = 50 Ω , CL = 5 pF, see figure 13	190) TYP			MHz
CS (Off)		f = 1 MHz	25 TYP				pF
CD, CS (On)			95 TYP				pF
Power requirements (VDD =	+5.5 V, Vss = -5	5.5 V)			•	-	
IDD		Digital inputs = 0 V or 5.5 V	0.00	1 TYP		1.0	μA
ISS			0.00	1 TYP		1.0	μA

TABLE I. Electrical performance characteristics. 1/

See footnotes at end of table.

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO. V62/11608
COLUMBUS, OHIO	A	16236	
		REV A	PAGE 5

Symbol	Test conditions		Unit			
	VDD = 5 V \pm 10%, VSS = 0 V, GND = 0 V	TA = 25°C		-55°C ≤ TA	.≤ +125°C	
	unless otherwise specified		Max	Min	Max	
	SINGLE SUPPLY					
			[0) (V
	VDD = +4.5 V, VSS = 0 V		10	Ű	VDD 14	0
RON	VS = 0 V to 4.5 V, IDS = -10 mA, see figure 5		10		17	52
ΔRON	Vs = 0 V to 4.5 V, IDs = -10 mA		1.1		1.4	Ω
RFLAT (ON))	Vs =1.5 V to 3.3 V, IDs = -10 mA	0.5	5 TYP		1.4	Ω
.5 V)						
Is(Off)	Vs = 1 V/4.5 V, Vp = 4.5 V/1 V, see figure 6		±0.25		±3	nA
ID, IS (On)	$VS = VD = \pm 4.5 V$, see figure 7		±0.25		±25	nA
VINH				2.4		V
VINL					0.8	V
INL or INH	VIN = VINL or VINH	0.05 TYP			±0.1	μA
CIN		2 TYP				pF
	RL = 300 Ω, CL = 35 pF,		220		390	ns
	VS = 3.3 V, see figure 8		75		135	ns
tBBM	RL = 300 Ω, CL = 35 pF,	70	TYP	10		ns
	VS1 = VS2 = 3.3 V, see figure 9					
	Vs -= 0 V, Rs = 0 Ω , CL = 1 nF, see figure 10	6 TYP				рС
	RL = 50 Ω, CL = 5 pF, f = 1 MHz, see figure 11	- 67 TYP				dB
	R _L = 50 Ω, C _L = 5 pF, f = 1 MHz, see figure 12	- 67 TYP				dB
	RL = 50 Ω, CL = 5 pF, see figure 13	190) TYP			MHz
	f = 1 MHz	25	TYP			pF
	f = 1 MHz	95 TYP			pF	
5 5 \/)	•	•		•	· ·	
J.J V)						
	Symbol RON ARON RFLAT (ON)) 5 V) IS(Off) ID, IS (On) VINH VINL INL or INH CIN tBBM 5 5 V/)	SymbolTest conditions $VDD = 5 V \pm 10\%, VSS = 0 V, GND = 0 V$ unless otherwise specifiedSINGLE SUPPLY $VDD = +4.5 V, VSS = 0 V$ RON $VS = 0 V$ to $4.5 V, IDS = -10 mA$, see figure 5 ΔRON $VS = 0 V$ to $4.5 V, IDS = -10 mA$ RFLAT (ON)) $VS = 1.5 V$ to $3.3 V, IDS = -10 mA$ 5 V)Is(Off) $VS = 1 V/4.5 V, VD = 4.5 V/1 V$, see figure 6ID, IS (On) $VS = VD = \pm 4.5 V$, see figure 7 $VINH$ $VINL$ NL or INH $VIN = VINL \text{ or } VINH$ CIN $RL = 300 \Omega, CL = 35 pF$, $VS = 3.3 V, see figure 8$ tBBM $RL = 300 \Omega, CL = 35 pF$, $VS = 0 V, RS = 0 \Omega, CL = 1 nF$, see figure 10 $R_L = 50 \Omega, CL = 5 pF, f = 1 MHz$, see figure 12 $R_L = 50 \Omega, CL = 5 pF, f = 1 MHz$, see figure 12 $R_L = 50 \Omega, CL = 5 pF, see figure 13$ $f = 1 MHz$ $T = 1 MHz$	Symbol Test conditions TA : Min VDD = 5 V ±10%, VSS = 0 V, GND = 0 V unless otherwise specified TA : Min SINGLE SUPPLY SINGLE SUPPLY VDD = +4.5 V, VSS = 0 V . RON VS = 0 V to 4.5 V, IDS = -10 mA, see figure 5 . ΔRON VS = 0 V to 4.5 V, IDS = -10 mA 0.5 SV) . . . IS(Off) VS = 1 V/4.5 V, VD = 4.5 V/1 V, see figure 6 . ID, IS (On) VS = VD = ±4.5 V, see figure 7 . VINH . . VINL . . INL or INH VIN = VINL or VINH 0.0: CIN . . RL = 300 Ω , CL = 35 pF, VS = 3.3 V, see figure 8 . BBM RL = 300 Ω , CL = 35 pF, VS = 0 V, RS = 0 Ω , CL = 1 nF, see figure 10 . RL = 50 Ω , CL = 5 pF, f = 1 MHz, see figure 11 . . RL = 50 Ω , CL = 5 pF, f = 1 MHz, see figure 12 . . RL = 50 Ω , CL = 5 pF, see figure 13 . . RL = 50 Ω , CL = 5 pF, see figure 13 . .	Symbol Test conditions Test conditions $VDD = 5 V \pm 10\%, VSS = 0 V, GND = 0 V$ unless otherwise specified TA = 25°C Min SINGLE SUPPLY Single SUPPLY $VDD = +4.5 V, VSS = 0 V$ 10 see figure 5 110 ΔRON VS = 0 V to 4.5 V, IDS = -10 mA 1.1 RFLAT (ON)) VS = 1.5 V to 3.3 V, IDS = -10 mA 0.5 TYP 5 V) IS(Off) VS = 1 V/4.5 V, VD = 4.5 V/1 V, see figure 6 ± 0.25 ID, IS (ON) VS = VD = $\pm 4.5 V$, see figure 7 ± 0.25 VINH 10 10 VINH 0.05 TYP ± 0.25 ID, IS (ON) VS = VD = $\pm 4.5 V$, see figure 7 ± 0.25 VINH 10 10 VINH 0.05 TYP ± 0.25 VINL 10 10.1 INL or INH VIN = VINL or VINH 0.05 TYP CIN 2 TYP 1 2 TYP RL = 300 $\Omega, CL = 35 pF$, 70 TYP 75 tBBM RL = 300 $\Omega, CL = 35 pF$, 70 TYP 75 VS1 = VS2 = 3.3 V, see figure 9 75	Symbol Test conditions Limits $VDD = 5 V \pm 10\%, VSS = 0 V, GND = 0 V$ $TA = 25^{\circ}C - 55^{\circ}C \le TA$ Min Max Min SINGLE SUPPLY 0 RON VS = 0 V to 4.5 V, IDS = 0 MA, see figure 5 10 ΔRON VS = 0 V to 4.5 V, IDS = -10 mA 1.1 RFLAT (ON)) VS = 1.5 V to 3.3 V, IDS = -10 mA 0.5 TYP 5V) IS(Off) VS = 1 V/4.5 V, VD = 4.5 V/1 V, see figure 6 ± 0.25 ID, IS (On) VS = VD = $\pm 4.5 V$, see figure 7 ± 0.25 VINH 2.4 $VINL$ INL or INH VIN = VINL or VINH 0.05 TYP CIN 2 TYP 220 VS = 3.3 V, see figure 8 75 VS = 3.3 V, see figure 9 75 VS = 0 $\Omega, CL = 35 pF,$ 220 VS = 0 $\Omega, CL = 35 pF,$ 70 TYP VS = 0 $\Omega, CL = 35 pF,$ 70 TYP VS = 0 $\Omega, CL = 35 pF,$ 75 VS = 0 $\Omega, CL = 5 pF, f = 1 MHz,$ -67 TYP see figure 10 -67 TYP RL = 50 $\Omega, CL = 5 pF, f = 1 MHz,$ -67 TYP </td <td>Symbol Test conditions Limits $VDD = 5 V \pm 10\%, VSS = 0 V, GND = 0 V$ unless otherwise specified $TA = 25^{\circ}C = 55^{\circ}C \le TA \le +125^{\circ}C$ Min Max Min Max SINGLE SUPPLY $VDD = +4.5 V, VSS = 0 V$ 0 VDD RON VS = 0 V to 4.5 V, IDS = -10 mA, see figure 5 10 14 ΔRON VS = 0 V to 4.5 V, IDS = -10 mA 0.5 TYP 1.4 SIGOff) VS = 1 V/4.5 V, VD = 4.5 V/1 V, see figure 6 ± 0.25 ± 33 IS(Off) VS = 1 V/4.5 V, VD = 4.5 V/1 V, see figure 6 ± 0.25 ± 25 VINH 2.4 0.8 10.1 0.8 INL or INH VIN = VINL or VINH 0.05 TYP ± 0.1 2.4 VINL 2 TYP ± 0.1 ± 0.25 ± 25 VINH 0.05 TYP ± 0.1 ± 0.25 ± 25 VINH $2 X4$ 0.8 $5 TYP$ ± 0.1 CIN $2 TYP$ $5 TYP$ ± 0.1 $5 TYP$ VINH VINL or VINH $0.05 TYP$</td>	Symbol Test conditions Limits $VDD = 5 V \pm 10\%, VSS = 0 V, GND = 0 V$ unless otherwise specified $TA = 25^{\circ}C = 55^{\circ}C \le TA \le +125^{\circ}C$ Min Max Min Max SINGLE SUPPLY $VDD = +4.5 V, VSS = 0 V$ 0 VDD RON VS = 0 V to 4.5 V, IDS = -10 mA, see figure 5 10 14 ΔRON VS = 0 V to 4.5 V, IDS = -10 mA 0.5 TYP 1.4 SIGOff) VS = 1 V/4.5 V, VD = 4.5 V/1 V, see figure 6 ± 0.25 ± 33 IS(Off) VS = 1 V/4.5 V, VD = 4.5 V/1 V, see figure 6 ± 0.25 ± 25 VINH 2.4 0.8 10.1 0.8 INL or INH VIN = VINL or VINH 0.05 TYP ± 0.1 2.4 VINL 2 TYP ± 0.1 ± 0.25 ± 25 VINH 0.05 TYP ± 0.1 ± 0.25 ± 25 VINH $2 X4$ 0.8 $5 TYP$ ± 0.1 CIN $2 TYP$ $5 TYP$ ± 0.1 $5 TYP$ VINH VINL or VINH $0.05 TYP$

TABLE I. Electrical performance characteristics Continued. 1/

<u>1</u>/ Testing and other quality control techniques are used to the extent deemed necessary to assure product performance over the specified temperature range. Product may not necessarily be tested across the full temperature range and all parameters may not necessarily be tested. In the absence of specific parametric testing, product performance is assured by characterization and/or design.

2/ Guaranteed by design, not subject to production test.

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO. V62/11608
COLUMBUS, OHIO	A	16236	
		REV A	PAGE 6





Dimensions						
Symbol	Millimeters		Symbol	Millimeters		
	Min	Max		Min	Max	
Α	0.90	1.30	E	1.50	1.70	
A1	0.05	0.15	E1	2.60	3.00	
A2	0.95	1.45	е	0.65 BSC		
b	0.22	0.38	L	0.30	0.60	
с	0.08	0.22	L1	0.60 BSC		
D	2.80	3.00				

FIGURE 1. Case outline.

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO. V62/11608	
COLUMBUS, OHIO	A	16236		
		REV A	PAGE 7	

Case outline X

Terminal number	Terminal symbol	Description		
1	D	Drain terminal. Can be an input or output.		
2	S1	Source terminal. Can be an input or output.		
3	GND	Ground (0 V) reference.		
4	Vdd	Most positive power supply.		
5	NC	No connect. Not internally connected.		
6	IN	Logic control input.		
7	Vss	Most negative power supply. This pin is only used in dual supply applications and should be tied to ground in single supply applications.		
8	S2	Source terminal. Can be an input or output.		

FIGURE 2. Terminal connections.



FIGURE 3. Functional block diagram.

IN	Switch S1	Switch S2
0	On	Off
1	Off	On

FIGURE 4. Truth table.

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO. V62/11608	
COLUMBUS, OHIO	A	16236		
		REV A	PAGE 8	



FIGURE 5. ON Resistance.

FIGURE 6. OFF leakage.

FIGURE 7. ON Leakage.



FIGURE 8. Switching times.





DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO. V62/11608	
COLUMBUS, OHIO	A	16236		
		REV A	PAGE 9	



FIGURE 10. Charge injection.



FIGURE 11. Off isolation.

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.		DWG NO. V62/11608	
COLUMBUS, OHIO	A	16236			
		REV A		PAGE	10



CHANNEL-TO-CHANNEL CROSSTALK = 20 $LOG \frac{V_{OUT}}{V_S}$

FIGURE 12. Channel to channel crosstalk.



FIGURE 13. Bandwidth.

DLA LAND AND MARITIME COLUMBUS, OHIO	DLA LAND AND MARITIMESIZECODE IDENT NOCOLUMBUS, OHIOA16236		DWG NO. V62/11608	
		REV A	PAGE 11	

4. VERIFICATION

4.1 <u>Product assurance requirements</u>. The manufacturer is responsible for performing all inspection and test requirements as indicated in their internal documentation. Such procedures should include proper handling of electrostatic sensitive devices, classification, packaging, and labeling of moisture sensitive devices, as applicable.

5. PREPARATION FOR DELIVERY

5.1 <u>Packaging</u>. Preservation, packaging, labeling, and marking shall be in accordance with the manufacturer's standard commercial practices for electrostatic discharge sensitive devices.

6. NOTES

6.1 ESDS. Devices are electrostatic discharge sensitive and are classified as ESDS class 1 minimum.

6.2 <u>Configuration control</u>. The data contained herein is based on the salient characteristics of the device manufacturer's data book. The device manufacturer reserves the right to make changes without notice. This drawing will be modified as changes are provided.

6.3 <u>Suggested source(s) of supply</u>. Identification of the suggested source(s) of supply herein is not to be construed as a guarantee of present or continued availability as a source of supply for the item. DLA Land and Maritime maintains an online database of all current sources of supply at <u>https://landandmaritimeapps.dla.mil/programs/smcr/</u>.

Vendor item drawing administrative control number <u>1</u> /	Device manufacturer CAGE code	Vendor part number
V62/11608-01XE	24355	ADG619SRJZ-EP-RL7

1/ The vendor item drawing establishes an administrative control number for identifying the item on the engineering documentation.

CAGE code

24355

Source of supply

Analog Devices Rt 1 Industrial Park PO Box 9106 Norwood, MA 02062 Point of contact: 20 Alpha Road Chelmsford, MA 01824-4123

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO. V62/11608	
COLUMBUS, OHIO	A	16236		
		REV A	PAGE 12	

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Analog Devices Inc.:

ADG619BRMZ-REEL7 ADG619BRTZ-REEL7 ADG619BRTZ-REEL ADG619BRMZ ADG619BRMZ ADG619BRMZ-REEL ADG619BRMZ-REEL ADG619BRMZ-REEL