## **General Description**

The MAX5938 is a hot-swap controller for -10V to -80V rails. The MAX5938 allows circuit line cards to be safely hot-plugged into a live backplane without causing a glitch on the power supply. It integrates an adjustable circuit-breaker function requiring no RSENSE.

The MAX5938 provides a controlled turn-on for circuit cards, which limits inrush current and prevents both glitches on the power-supply rail and damage to board connectors and components. Before startup, the MAX5938 performs a Load Probe™ test to detect the presence of a short-circuit condition. If a short-circuit condition does not exist, the device limits the inrush current drawn by the load by gradually turning on the external MOSFET. Once the external MOSFET is fully enhanced, the MAX5938 provides overcurrent and short-circuit protection by monitoring the voltage drop across the RDS(ON) of the external power MOSFET. The MAX5938 integrates a 400mA fast GATE pulldown to guarantee that the external MOSFET is rapidly turned off in the event of an overcurrent or short-circuit condition.

The MAX5938 also protects the system against input voltage (V<sub>IN</sub>) steps. During an input voltage step, the device limits the current drawn by the load to a safe level without shutting down the load. The device also includes ON/OFF control, selectable PGOOD output polarity, undervoltage (UV) and overvoltage (OV) protection.

The device offers latched (MAX5938L) or autoretry (MAX5938A) fault management. Both the MAX5938A and MAX5938L are available in a 16-pin QSOP package and are specified for the extended (-40°C to +85°C) temperature range.

## **Applications**

## Servers

Telecom Line Cards Network Switches Solid-State Circuit Breakers Network Routers

Typical Operating Circuit appears at end of data sheet.

Load Probe is a trademark of Maxim Integrated Products, Inc.

## \_Features


- ♦ -10V to -80V Operation
- No External RSENSE Required
- Drives Large Power MOSFETS
- Eliminates Inrush Current Spikes During Hot Plug into Powered Backplane

- Eliminates Inrush Current Spikes and Dropping of Load During Large VIN Steps
- Adjustable Circuit-Breaker Threshold with Temperature Compensation
- Circuit-Breaker Fault with Transient Rejection
- Shorted Load Detection (Load Probe) Before Power MOSFET Turn-On
- Programmable Load-Voltage Slew Rate Controls Inrush Current
- ♦ ±2.4% Accuracy, Programmable Turn-On/Off Voltage (UVLO)
- Overvoltage Fault Protection with Transient Rejection
- Autoretry and Latched Fault Management Available
- Low Quiescent Current (1mA)

## Ordering Information

PART	TEMP RANGE	PIN-PACKAGE
MAX5938AEEE	-40°C to +85°C	16 QSOP
MAX5938LEEE	-40°C to +85°C	16 QSOP

## Pin Configuration



## 

Maxim Integrated Products 1

For pricing, delivery, and ordering information, please contact Maxim/Dallas Direct! at 1-888-629-4642, or visit Maxim's website at www.maxim-ic.com.

## **ABSOLUTE MAXIMUM RATINGS**

VEE, VOUT, PGOOD, LP,

STEP_MON to GND	+0.3V to -85V
PGOOD to VOUT	0.3V to +85V
VOUT, LP, STEP_MON to VEE	0.3V to +85V
GATE to V <sub>EE</sub>	0.3V to +20V
ON, OFF, OV, POL_SEL, CB_ADJ to VEE	0.3V to +6V
Input Current	
LP (internally duty-cycle limited)	1A
PGOOD (continuous)	80mA
GATE (during 15V clamp, continuous)	30mA

GATE (during 2V clamp, continuous) GATE (during gate pulldown, continuous)	
Continuous Power Dissipation ( $T_A = +70^{\circ}C$ )	
16-Pin QSOP (derate 8.3mW/°C above +70°C)	667mW
Operating Temperature Range40	)°C to +85°C
Junction Temperature	+150°C
Storage Temperature Range65°	
Lead Temperature (soldering, 10s)	+300°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## **ELECTRICAL CHARACTERISTICS**

(VEE = -10V to -80V, VIN = (GND - VEE), VSTEP\_MON = VEE, RLP = 200Ω, VON = VOFF = 2V, VOV = VCB\_ADJ = VEE, POL\_SEL open, TA = -40°C to +85°C, unless otherwise noted. Typical values are at VEE = -48V, TA = +25°C.) (Notes 1, 2)

PARAMETER	SYMBOL	CO	NDITIONS	MIN	ТҮР	МАХ	UNITS
Operating Voltage Range	VEE	Referenced to GND		-80		-10	V
Operating Supply Current	Icc				0.95	1.4	mA
ON/OFF, OV	• •	·					
ON Reference Threshold Rising	VON_REF,R	V <sub>ON</sub> increasing		1.219	1.25	1.281	V
ON Reference Threshold Falling	Von_ref,f	V <sub>ON</sub> decreasing		1.069	1.125	1.181	V
ON Glitch Rejection (Note 3)	t <sub>REJ</sub>	V <sub>ON</sub> decreasing		0.80	1.5	2.25	ms
OFF Reference Threshold	V <sub>OFF_REF</sub>			1.219	1.25	1.281	V
ON/OFF/OV Input Bias Current	IBIAS			-25		+25	nA
OV Reference Threshold, Rising	Vov_ref,r	V <sub>OV</sub> increasing		1.219	1.25	1.281	V
OV Reference Threshold, Falling	Vov_ref,f	V <sub>OV</sub> decreasing		1.069	1.125	1.181	V
OV Transient Rejection	tovrej	OV increasing		0.80	1.5	2.25	ms
Power-Up Delay (Note 4)	tondly			80	220	380	ms
VOUT to VEE Leakage Current		V <sub>OFF</sub> = V <sub>EE</sub> = -80V, V <sub>OUT</sub> = GND, PGOOD open			0.01	1	μA
LP to VEE Leakage Current		$V_{OFF} = V_{EE} = -80V$ , LP = GND			0.01	1	μA
POL_SEL to VEE Input Current		$POL_SEL = V_{EE}$		-50	-34	-20	μA
GATE DRIVE		•					
			$V_{IN} = 10V$	6.5	6.8	7.2	
External Gate-Drive Voltage	VGS	Vgate - Vee	$14V < V_{IN} < 80V$	8.1	10	12.8	V
		MOSFET fully	I <sub>CLAMP</sub> = 9mA	13.5	16		
		enhanced	I <sub>CLAMP</sub> = 20mA		17	19.5	- V
GATE to V <sub>EE</sub> Clamp Voltage		Power-off,	$I_{CLAMP} = 1mA$		2.1	2.55	
		$V_{EE} = GND$	I <sub>CLAMP</sub> = 10mA		2.5	2.93	
Open-Loop Gate Charge Current	I <sub>G,ON</sub>	V <sub>GATE</sub> = V <sub>EE</sub> , V <sub>OUT</sub> = GND		-66	-52	-35	μA
GATE Pulldown Switch	Delet	VGATE - VEE =	V <sub>IN</sub> > 10V		9.0	14.1	m (
On-Resistance	RG,OFF	500mV V <sub>IN</sub> > 14V			7.5	12.5	mA
Output-Voltage Slew Rate	SR	$I dV_{OUT}/dt I, C_{SLEW} = 0$		2.4	9.0	14.8	V/ms

## **ELECTRICAL CHARACTERISTICS (continued)**

 $(V_{EE} = -10V \text{ to } -80V, V_{IN} = (GND - V_{EE}), V_{STEP\_MON} = V_{EE}, R_{LP} = 200\Omega, V_{ON} = V_{OFF} = 2V, V_{OV} = V_{CB\_ADJ} = V_{EE}, POL\_SEL \text{ open, } T_{A} = -40^{\circ}C \text{ to } +85^{\circ}C, \text{ unless otherwise noted. Typical values are at } V_{EE} = -48V, T_{A} = +25^{\circ}C.) (Notes 1, 2)$ 

PARAMETER	SYMBOL	CONDITIONS		MIN	ТҮР	MAX	UNITS
CIRCUIT BREAKER AND SHORT	CIRCUIT	•					
			$T_A = +85^{\circ}C$	55	72	89	
CB_ADJ Bias Current	ICB ADJ	$CB_ADJ = V_{EE}$	T <sub>A</sub> = +25°C	39	50	61	μA
	_		T <sub>A</sub> = -40°C		33		
		CB ADJ = VFF	T <sub>A</sub> = +85°C	59	72	85	-
			$T_A = +25^{\circ}C$	41	50	59	
			T <sub>A</sub> = -40°C		33		
Circuit-Breaker Threshold	VCB		$T_{A} = +85^{\circ}C$	123	144	165	mV
			T <sub>A</sub> = +25°C	85	100	115	
		$R_{CB_{ADJ}} = 2k\Omega$	T <sub>A</sub> = -10°C	66	82	98	-
			T <sub>A</sub> = -40°C		66		
ICB_ADJ Temperature Coefficient		-40°C < T <sub>A</sub> < +85°	C		6000		ppm/°C
Circuit-Breaker Glitch Rejection	tCB_DLY			1.0	1.2	1.6	ms
	V <sub>SC</sub>	CB_ADJ = V <sub>EE</sub>	$T_A = +85^{\circ}C$	112	144	176	mV
			$T_A = +25^{\circ}C$	75	100	125	
			$T_A = -10^{\circ}C$	50	82	114	
			$T_A = -40^{\circ}C$		66		
Short-Circuit Threshold (Note 5)			T <sub>A</sub> = +85°C	224	288	352	
			$T_A = +25^{\circ}C$	159	200	241	
		$R_{CB_{ADJ}} = 2k\Omega$	$T_A = -10^{\circ}C$	108	164	220	
			$T_A = -40^{\circ}C$		132		
Short-Circuit Response Time		150mV overdrive, $C_{LOAD} = 0$ , to GATE below 1V			330	500	ns
INPUT-VOLTAGE STEP PROTECT	ION	1					
Input-Voltage-Step Detection Threshold	STEPTH			1.219	1.25	1.281	V
Input-Voltage-Step Threshold Offset Current	ISTEP_OS			-10.8	-10	-9.2	μA
LOAD-PROBE CIRCUIT	1	1					
Load-Probe Switch On-Resistance		$V_{LP} - V_{EE} = 1V$			7.5	11	Ω
Load-Probe Timeout	tLP			80	220	380	ms
Load-Probe Retry Time	tlp_off				16 x t <sub>LP</sub>		S
Shorted Load Detection Voltage Threshold	V <sub>TH_LP</sub>	Referenced to GND		-220	-200	-180	mV

## **ELECTRICAL CHARACTERISTICS (continued)**

 $(V_{EE} = -10V \text{ to } -80V, V_{IN} = (GND - V_{EE}), V_{STEP_MON} = V_{EE}, R_{LP} = 200\Omega, V_{ON} = V_{OFF} = 2V, V_{OV} = V_{CB_ADJ} = V_{EE}, POL_SEL \text{ open, } T_A = -40^{\circ}C \text{ to } +85^{\circ}C, \text{ unless otherwise noted. Typical values are at } V_{EE} = -48V, T_A = +25^{\circ}C.)$  (Notes 1, 2)

PARAMETER	SYMBOL	CONDITIONS	MIN	ТҮР	MAX	UNITS		
LOGIC AND FAULT MANAGEMENT								
Autoretry Delay	<sup>t</sup> RETRY			16 x t <sub>LP</sub>		s		
		IV <sub>OUT</sub> - V <sub>EE</sub> I falling		0.74 x V <sub>CB</sub>				
PGOOD Assertion Threshold		Hysteresis		0.26 x V <sub>CB</sub>		mV		
PGOOD Assertion Delay Time (Note 6)	<sup>t</sup> PGOOD		0.70	1.26	1.85	ms		
PGOOD Low Voltage	V <sub>OL</sub>	$I_{SINK}$ = 1mA, referenced to V <sub>OUT</sub> , V <sub>OUT</sub> < (GND - 5V)		0.05	0.4	V		
PGOOD Open-Drain Leakage	١L	V <sub>EE</sub> = -80V, PGOOD = GND		0.01	1	μA		

Note 1: All currents into pins are positive and all currents out of pins are negative. All voltages referenced to V<sub>EE</sub>, unless otherwise specified.

Note 2: All limits are 100% tested at +25°C and +85°C. Limits at -40°C and -10°C are guaranteed by characterization.

Note 3: V<sub>ON</sub> drops below the V<sub>ON\_REF,F</sub> threshold are ignored during this time.


Note 4: Delay time from a valid on condition until the load-probe test begins.

**Note 5:** The short-circuit threshold is  $V_{SC} = 2 \times V_{CB}$ .

Note 6: The time when PGOOD condition is met until PGOOD signal is asserted.


## **Typical Operating Characteristics**

 $(V_{EE} = -48V, GND = 0V, V_{IN} = GND - V_{EE}, POL_SEL = floating, all voltages are referenced to V_{EE}, unless otherwise noted. T_A = +25°C, unless otherwise noted.)$ 




## **Typical Operating Characteristics (continued)**

(V<sub>EE</sub> = -48V, GND = 0V, V<sub>IN</sub> = GND - V<sub>EE</sub>, POL\_SEL = floating, all voltages are referenced to V<sub>EE</sub>, unless otherwise noted. T<sub>A</sub> = +25°C, unless otherwise noted.)





V<sub>IN</sub> 50V/div

V<sub>GATE</sub> 10V/div




**STARTUP WAVEFORM** 











400ns/div



V<sub>OUT</sub> SLEW RATE vs. TEMPERATURE



## **Typical Operating Characteristics (continued)**

CIRCUIT-BREAKER THRESHOLD VIN

50V/div

V<sub>GATE</sub> 10V/div

V<sub>OUT</sub> 100V/div

V<sub>PGOOD</sub> 100V/div


ΙN


2A/div


**INPUT VOLTAGE STEP TO** 

FAULT MANAGEMENT

 $(V_{EE} = -48V, GND = 0V, V_{IN} = GND - V_{EE}, POL_SEL = floating, all voltages are referenced to V_{EE}, unless otherwise noted. T_A = +25°C, unless otherwise noted.)$ 








4ms/div

2ms/div

GATE TO V<sub>EE</sub> CLAMP VOLTAGE MOSFET FULLY ENHANCED vs. GATE SINK CURRENT






**Pin Description** 

PIN	NAME	FUNCTION			
1	GND	Ground. The high supply connection for a negative rail hot-swap controller.			
2, 10, 13, 15	N.C.	No Connection. Not internally connected. Leave open.			
3	OFF	Off Control Input. Referenced to V <sub>EE</sub> . Drive OFF and ON above 1.25V (typ) to turn on the MAX5938. When the ON input low requirements are met and OFF falls below 1.25V (typ), the MAX5938 turns off.			
4	ON	On Control Input. Referenced to $V_{EE}$ . Drive ON and OFF above the 1.25V rising thresholds to turn on the MAX5938. When the voltage at OFF falls below its 1.25V (typ) threshold and the voltage at ON falls below 1.125V for longer than the ON 1.5ms glitch rejection period, the MAX5938 turns off.			
5	OV	Overvoltage Control Input. Referenced to $V_{EE}$ . When the voltage at OV rises above the 1.25V rising threshold, GATE pulls to $V_{EE}$ until OV falls below the 1.125V falling threshold. If the overvoltage condition remains longer than 1.5ms, fault management initiates and PGOOD deasserts (see the <i>Detailed Description</i> ).			
6	STEP_MON	Input Voltage Step Monitor. Connect a resistor between STEP_MON and V <sub>EE</sub> to set the step sensitivity. Connect a capacitor from GND to STEP_MON to adjust the step response relative to a negative step at V eliminate false circuit-breaker and short-circuit faults. Connect to V <sub>EE</sub> to disable the step immunity function See the <i>Selecting Resistor and Capacitor Values for Step Monitor</i> section in the <i>Applications Information</i> .			
7	POL_SEL	PGOOD Output Polarity Select. Leave POL_SEL open for an active-low PGOOD assertion. Connect POL_SEL to V <sub>EE</sub> for an active-high open-drain PGOOD assertion.			
8	VEE	Negative Input Voltage			
9	LP	Load-Probe Detect. Connect a resistor from LP to V <sub>OUT</sub> to set the load-probe test current. Limit load-probe test current to 1A. Connect to V <sub>EE</sub> to disable load-probe function.			
11	GATE	Gate-Drive Output. Connect to the gate of the external n-channel MOSFET.			
12	CB_ADJ	Circuit-Breaker Adjust. Connect a resistor from CB_ADJ to VEE to adjust the circuit-breaker threshold. Sho			
14	Vout	Output Voltage Sense. V <sub>OUT</sub> is the negative rail of the load. Connect to the drain of the external n-channel MOSFET.			
16	PGOOD	Power-Good Open-Drain Output. Referenced to $V_{OUT}$ . PGOOD asserts high (POL_SEL = $V_{EE}$ ) or low (POL_SEL open) when $V_{OUT}$ is within limits and there is no fault condition. PGOOD is deasserted when ON and OFF are cycled low.			

## **Detailed Description**

The MAX5938 hot-swap controller incorporates overcurrent and overvoltage fault management and is intended for negative-supply-rail applications. The MAX5938 eliminates the need for an external R<sub>SENSE</sub> and includes V<sub>IN</sub> input step protection and load probe, which prevents powering up into a shorted load. It is intended for negative 48V telecom power systems where low cost, flexibility, multifault management, and compact size are required. The MAX5938 is ideal for the widest range of systems from those requiring low current with small MOSFETs to high-current systems requiring large power MOSFETs and low on-resistance. The MAX5938 controls an external n-channel power MOSFET placed in the negative supply path of an external load. When no power is applied, the GATE output of the MAX5938 clamps the V<sub>GS</sub> of the MOSFET to 2V keeping the MOSFET turned off (Figure 2). When power is applied to the MAX5938, the 2V clamp at the GATE output is replaced by a strong pulldown device, which pulls GATE to V<sub>EE</sub> and the V<sub>GS</sub> of the MOSFET to 0. As shown in Figure 2, this transition enables the MAX5938 to keep the power MOSFET continually off during the board insertion phase when the circuit board first makes contact with the backplane. Without this clamp, the GATE output of a powered-down controller would be floating and the MOSFET reverse transfer








Figure 1. Functional Diagram

capacitance (gate-to-drain) would pull up and turn on the MOSFET gate when the MOSFET drain is rapidly pulled up by the VIN step during backplane contact. The MAX5938 GATE clamp can overcome the gate-todrain capacitance of large power MOSFETs with added slew-rate control (CSLEW) capacitors while eliminating the need for additional gate-to-source capacitance. The MAX5938 keeps the MOSFET off indefinitely if the supply voltage is below the user-set ON and OFF thresholds, if the supply voltage is above the user-set overvoltage (OV) threshold, or if a short circuit (userdefined) is detected in the load connected to the drain of the power MOSFET.

The MAX5938 conducts a load-probe test after contact transients from the hot plug-in have settled. This follows the MAX5938 power-up (when the ON, OFF, and OV conditions have been met for 220ms (tLP)) and prior to the turn-on of the power MOSFET. This test pulls a userprogrammable current through the load (1A, max) for up to 220ms (tLP) and tests for a voltage of 200mV across the load at VOUT (Figure 3). This current is set by an external resistor, RLP (Figure 17) between VOUT and LP. When the voltage across the load exceeds 200mV, the test is truncated and the GATE turn-on sequence is started. If at the end of the 200ms (tLP) test period the voltage across the load has not reached 200mV, the load is assumed to be shorted and the current to the load from






Figure 2. GATE Voltage Clamp During Power-Up




Figure 4. MAX5938 Normal Startup (POL\_SEL = Floating)

LP is shut off. The MAX5938A times out for 16 x t<sub>LP</sub> then retry the load-probe test. The MAX5938L latches the fault condition indefinitely until ON and OFF are cycled low for 1.5ms or the power is recycled. See the *Applications Information* for recommendations on selecting R<sub>LP</sub> to set the load-probe current level.

Upon successful completion of the load-probe test, the MAX5938 enters the power-up GATE cycle and begins ramping the GATE voltage with a 52 $\mu$ A current source. This current source is restricted if V<sub>OUT</sub> begins to ramp down faster than the default 9V/ms slew rate. The V<sub>OUT</sub> slew rate can be reduced to below 9V/ms by adding C<sub>SLEW</sub> from GATE to V<sub>OUT</sub>. Charging up GATE enhances the power MOSFET in a controlled manner and ramping V<sub>OUT</sub> at a user-settable rate controls the inrush current from the backplane. The MAX5938 continues to charge up the GATE until one of two events occurs: a normal power-up GATE cycle is completed or a power-up-to-fault-management fault is detected (see






Figure 3. Load-Probe Test During Initial Power-Up




Figure 5. MAX5938 Startup into Fault Condition (POL\_SEL = Floating)

the GATE Cycles section in Appendix A). In a normal power-up GATE cycle, the voltage at V<sub>OUT</sub> (referenced to V<sub>EE</sub>) ramps to below 74% of the programmed circuitbreaker threshold voltage, V<sub>CB</sub>. At this time, the remaining GATE voltage is rapidly pulled up to full enhancement. PGOOD is asserted 1.26ms after GATE is fully enhanced (see Figure 4). If the voltage at V<sub>OUT</sub> remains above 74% of the programmed V<sub>CB</sub> (when GATE reaches 90% of full enhancement), then a power-up-to-fault-management fault has occurred). GATE is rapidly pulled to V<sub>EE</sub>, turning off the power MOSFET and disconnecting the load. PGOOD remains deasserted and the MAX5938 enters the fault management mode (Figure 5).

When the power MOSFET is fully enhanced, the MAX5938 monitors the drain voltage ( $V_{OUT}$ ) for circuitbreaker and short-circuit faults. The MAX5938 makes use of the power MOSFET's RDS(ON) as the currentsense resistance to detect excessive current through

**MAX5938** 

the load. The short-circuit threshold voltage, V<sub>SC</sub>, is twice V<sub>CB</sub> (V<sub>SC</sub> = 2 × V<sub>CB</sub>) and is set by adjusting the resistance between CB\_ADJ and V<sub>EE</sub>. There is an internal 2k $\Omega$  precision-trimmed resistor and an internal 50µA current source at CB\_ADJ, which results in the minimum or default V<sub>SC</sub> of 100mV when CB\_ADJ is connected to V<sub>EE</sub>. The current source is temperature compensated (increasing with temperature) to track the normalized temperature coefficient of R<sub>DS(ON)</sub> for typical power MOSFETs.

When the load current is increased during full enhancement, this causes  $V_{OUT}$  to exceed  $V_{CB}$  but remains less than  $V_{SC}$ , and starts the 1.2ms circuit-breaker glitch rejection timer. At the end of the glitch rejection period, if  $V_{OUT}$  still exceeds  $V_{CB}$ , the GATE is immediately pulled to  $V_{EE}$  (330ns), PGOOD is deasserted, and the part enters fault management. Alternatively, during full enhancement when  $V_{OUT}$  exceeds  $V_{SC}$ , there is no glitch rejection timer. GATE is immediately pulled to  $V_{EE}$ , PGOOD is deasserted, and the part enters fault management.

The V<sub>IN</sub> step immunity provides a means for transitioning through a large step increase in V<sub>IN</sub> with minimal backplane inrush current and without shutting down the load. Without V<sub>IN</sub> step immunity (when the power MOSFET is fully enhanced), a step increase in V<sub>IN</sub> will result in a high inrush current and a large step in V<sub>OUT</sub>, which can trip the circuit breaker.

With V<sub>IN</sub> step immunity, the STEP\_MON input detects the step before a short circuit is detected at V<sub>OUT</sub> and alters the MAX5938 response to V<sub>OUT</sub> exceeding V<sub>SC</sub> due to the step. The 1.25V voltage threshold at STEP\_MON and a 10 $\mu$ A current source at STEP\_MON

Figure 6. MAX5938 Response to a Step Input with No Fault ( $V_{OUT} < 0.75V_{CB}$ )

allow the user to set the sensitivity of the step detection with an external resistor to V<sub>EE</sub>. A capacitor is placed between GND and the STEP\_MON input, which in conjunction with the resistor, sets the STEP\_MON time constant.

When a step is detected by the STEP\_MON input rising above its threshold (STEP<sub>TH</sub>), the overcurrent fault management is blocked and remains blocked as long as STEPTH is exceeded. When STEPTH is exceeded, the MAX5938 takes no action until VOUT rises above VSC or above VCB for the 1.2ms circuit-breaker glitch rejection period. When either of these conditions occurs, a step GATE cycle begins and the GATE is immediately brought to VEE, which turns off the power MOSFET to minimize the resulting inrush current surge from the backplane. PGOOD remains asserted. GATE is held at VEE for 350µs, and after about 1ms, begins to ramp up, enhancing the power MOSFET in a controlled manner as in the power-up GATE cycle. This provides a controlled inrush current to charge the load capacitance to the new supply voltage (see the GATE Cycles section in Appendix A).

As in the case of the power-up GATE cycle, if VOUT drops to less than 74% of the programmed V<sub>CB</sub>, independent of the state of STEP\_MON, the GATE voltage is rapidly pulled to full enhancement. PGOOD remains asserted throughout the step (Figure 6). Otherwise, if the STEP\_MON input has decayed below its threshold but V<sub>OUT</sub> remains above 74% of the programmed V<sub>CB</sub> (when GATE reaches 90% of full enhancement), a stepto-fault-management fault has occurred. GATE is rapidly pulled to V<sub>EE</sub>, turning off the power MOSFET and disconnecting the load; PGOOD is deasserted and the MAX5938 enters the fault management mode (Figure 7).




Figure 7. MAX5938 Response to a Step Input Ending in a Fault ( $V_{OUT} > 0.75V_{CB}$ )



#### Fault Management

Fault management can be triggered by the following conditions:

- V<sub>OUT</sub> exceeds 74% of V<sub>CB</sub> during GATE ramp at 90% of full enhancement,
- V<sub>OUT</sub> exceeds the V<sub>CB</sub> for longer than 1.2ms during full enhancement,
- VOUT exceeds the VSC during full enhancement,
- Load-probe test fails,
- V<sub>IN</sub> exceeds the programmed overvoltage (OV) limit for more than 1.5ms.

Once in the fault management mode, GATE will always be pulled to VEE, which turns off the external MOSFET and always deasserts PGOOD. If CB\_ADJ is left open, shortcircuit and circuit-breaker faults are ignored. The MAX5938A version has automatic retry following a fault while the MAX5938L remains latched in the fault condition.

#### Autoretry Fault Management (MAX5938A)

If the MAX5938A entered fault management due to an OV fault, it will start the autoretry timer when the OV fault is removed. For circuit-breaker and short-circuit faults, the autoretry timer starts immediately. The timer times out in 3.5s (typ) after which the sequencer initiates a load-probe test and if successful, initiates a normal power-up GATE cycle.

#### Latched Fault Management (MAX5938L)

When the MAX5938L enters fault management it remains in this condition indefinitely until the power is recycled or until OFF is brought below 1.25V (no time dependence) and ON is brought below 1.125V for 1.5ms (typ). In addition, if the MAX5938L enters fault management due to an overvoltage fault, the overvoltage fault must be removed. When the last of these conditions has been met, the sequencer initiates a loadprobe test and if successful, a normal power-up GATE cycle begins. A manual reset circuit as in Figure 2 can be used to clear the latch.

#### **Circuit-Breaker Threshold**

The MAX5938 has a minimum circuit-breaker threshold voltage of 50mV when CB\_ADJ is connected to VEE. The VCB is half VSC and can be increased by placing a resistor between CB\_ADJ and VEE according to the following:

 $V_{CB}(mV) = \frac{1}{2} \times V_{SC} (mV) = \frac{1}{2} \times I_{CB}ADJ(\mu A)$  $\times [R_{INT}(k\Omega) + R_{CB}ADJ(k\Omega)]$ 




Figure 8. Resetting the MAX5938L after a Fault Condition Using a Push-Button Switch

where I<sub>CB\_ADJ</sub> = 50µA (typ at +25°C), R<sub>INT</sub> is an internal precision, ±0.5%, 2k $\Omega$  resistor at CB\_ADJ and R<sub>CB\_ADJ</sub> is the external resistor between CB\_ADJ and V<sub>EE</sub>. The current source I<sub>CB\_ADJ</sub> is temperature-compensated (increasing with temperature) to track the normalized temperature coefficient of typical power MOSFETs.

The proper circuit-breaker threshold for an application depends on the RDS(ON) of the external power MOSFET and the maximum current the load is expected to draw. To avoid false fault indication and dropping of the load, the designer must take into account the load response to voltage ripples and noise from the backplane power supply as well as switching currents in the downstream DC-DC converter that is loading the circuit. While the circuit-breaker threshold has glitch rejection that ignores ripples and noise lasting less than 1.2ms, the short-circuit detection is designed to respond very quickly (less than 330ns) to a short circuit. For this reason, set VSC and VCB with an adequate margin to cover all possible ripples, noise, and system current transients (see the Setting the Circuit-Breaker and Short-Circuit Thresholds section in the Applications Information).

**MAX5938** 

#### Disabling Circuit-Breaker and Short-Circuit Functions

In the MAX5938, the circuit-breaker and short-circuit functions can be disabled, if desired, although this is not recommended. (See Warning note in the *PGOOD Open-Drain Output* section). This can be accomplished by leaving CB\_ADJ open. In this case, PGOOD asserts 1.26ms after GATE has ramped to 90% of full enhancement, after which V<sub>OUT</sub> is ignored, resulting in the circuit-breaker and short-circuit faults being ignored.

## **PGOOD Open-Drain Output**

The power-good output, PGOOD, is open drain and is referenced to V<sub>OUT</sub>. It asserts and latches if V<sub>OUT</sub> ramps below 74% of V<sub>CB</sub>, and with the built-in delay, this occurs 1.26ms after the external MOSFET becomes fully enhanced. PGOOD deasserts any time the part enters fault management. PGOOD has a delayed response to ON and OFF. The GATE will go to V<sub>EE</sub> when OFF is brought below 1.25V (no time dependence) while ON is brought below 1.125V for 1.5ms. This turns off the power MOSFET and allows V<sub>OUT</sub> to rise depending on the RC time constant of the load. PGOOD, in this situation, deasserts when V<sub>OUT</sub> rises above V<sub>CB</sub> for more than 1.4ms or above V<sub>SC</sub>, whichever occurs first (see Figure 9b).

Since PGOOD is open drain, it requires an external pullup resistor to GND. Due to this external pullup, PGOOD does not follow positive V<sub>IN</sub> steps as well as if it were driven by an active pullup. As a result, when PGOOD is asserted high, an apparent negative glitch appears at PGOOD during a positive V<sub>IN</sub> step. This negative glitch is a result of the RC time constant of the external resistor and the PGOOD pin capacitance lagging the V<sub>IN</sub> step. It is not due to switching of the internal logic. To minimize this negative transient, it may be necessary to increase the pullup current and/or to add a small amount of capacitance from PGOOD to GND to compensate for the pin capacitance.

The PGOOD output logic polarity is selected using POL\_SEL input. For an active-high output, connect POL\_SEL to VEE. Leave POL\_SEL open for an active-low output.

**WARNING:** When disabling the circuit-breaker and short-circuit functions (CB\_ADJ open), PGOOD asserts 1.26ms after the power MOSFET is fully enhanced independent of  $V_{OUT}$ . Once the MOSFET is fully enhanced and ON and OFF are pulled below their respective thresholds, the GATE will be pulled to V<sub>EE</sub> to turn off the power MOSFET and disconnect the load. When the cir-




Figure 9. ON and OFF Timing Diagram

cuit-breaker and short-circuit functions are disabled and ON and OFF are cycled low, PGOOD is deasserted. In summary, when CB\_ADJ is open (once the MOS-FET is fully enhanced), the MAX5938 ignores V<sub>OUT</sub> and deasserts PGOOD only for an overvoltage fault, when ON and OFF are cycled low or when the power to the MAX5938 is fully recycled.

M/IXI/M

#### Undervoltage Lockout (OFF and ON) and OV Functions

OV, ON, and OFF provide an accurate means to set the overvoltage, turn-on, and turn-off voltage levels. All three are high-impedance inputs and by use of a 4-element resistor-divider from GND to  $V_{EE}$ , the user can set an upper VEE threshold for triggering an overvoltage fault, a middle threshold for turning the part on, and a lower threshold for turning the part off.

The input voltage threshold at OFF is 1.25V. ON has hysteresis with a rising threshold of 1.25V and a falling threshold of 1.125V. The logic of the inputs is such that both OFF and ON must be above their thresholds to latch the part on. Both OFF and ON must be below their respective thresholds to latch the part off, otherwise the part stays in its current state. There is glitch rejection on the ON input going low, which additionally requires that ON remain below its falling threshold for 1.5ms to turn off the part. A startup delay of 220ms allows contacts and voltages to settle prior to initiating the startup sequence. This startup delay is from a valid ON condition until the start of the load-probe test.

The OV input has hysteresis with a rising threshold of 1.25V and a falling threshold of 1.125V. The OV input also has a rising fault transient delay of 1.5ms. When OV rises above its threshold, an OV GATE cycle is immediately initiated (see the *GATE Cycles* section in *Appendix A*). The GATE output is brought to VEE with about 300ns of propagation delay. If the OV input drops below its falling threshold before the fault transient delay of about 1.5ms, the device will not enter fault management mode and the GATE output will ramp up to fully enhance the external MOSFET (Figure 10). Otherwise, an OV fault occurs (Figure 11). See the *Setting ON, OFF, and OV Voltage Levels* section in the *Applications Information*.




Figure 10. Overvoltage Gate Cycle Without a Fault ( $t_{OV} < 1.3ms$ )

#### Output Voltage (VOUT) Slew-Rate Control

The V<sub>OUT</sub> slew rate controls the inrush current required to charge the load capacitor. The MAX5938 has a default internal slew rate set for 9V/ms. The internal circuit establishing this slew rate accommodates up to about 1000pF of reverse transfer capacitance (Miller Capacitance) in the external power MOSFET without effecting the default slew rate. Using the default slew rate, the inrush current required to charge the load capacitance is given by:

 $I_{INRUSH}$  (mA) =  $C_{LOAD}$  ( $\mu$ F) x SR (V/ms)

where SR = 9V/ms (default, typ).

The slew rate can be reduced by adding an external slew-rate control capacitor ( $C_{SLEW}$ ) from  $V_{OUT}$  (the drain of the power MOSFET) to the GATE output of the MAX5938 (Figure 19). Values of  $C_{SLEW} < 4700$ pF have little effect on the slew rate because of the default slew-rate control circuit. For  $C_{SLEW} > 4700$ pF, the combination of  $C_{SLEW}$  and reverse transfer capacitance of the external power MOSFET dominate the slew rate. When  $C_{SLEW} > 4700$ pF, SR and  $C_{SLEW}$  are inversely related as follows (Figure 18):

#### $SR(V/ms) = 23 / C_{SLEW}(nF)$

If the reverse transfer capacitance of the external power MOSFET is large compared to the externally added C<sub>SLEW</sub>, then it should be added to C<sub>SLEW</sub> in the equation above.

See the Adjusting the VOUT Slew Rate section in the Applications Information and Figure 18, which graphically displays the relation between C<sub>SLEW</sub> and slew rate. This section discusses specific recommendations for compensating power MOSFET parasitics that may lead to oscillation when an external C<sub>SLEW</sub> is added.




Figure 11. Overvoltage Fault (tov > 1.3ms)




Figure 12. Programming the MAX5938's ON, OFF, and OV Thresholds

## \_Applications Information

#### Setting ON, OFF, and OV Voltage Levels

The trip levels for ON, OFF, and OV can readily be set with a 4-element resistor-divider. Total resistance is a trade off of quiescent current, threshold tolerance due to pin input bias current (25nA), and the ability to follow very fast supply transients. Both ON and OV have hysteresis on the reference threshold voltage: the rising reference threshold is 1.25V and the falling threshold is 1.125V. The reference threshold voltage for OFF is 1.25V. In determining a set of resistors, use V<sub>REF</sub> = 1.25V for ON, OFF, and OV and an R<sub>TOT</sub> = 100k $\Omega$  in this example. See Figure 12 for nomenclature. For this example, use VOV = 80V, VON = 42V, and VOFF = 38V as the desired voltage trip levels.

- 1)  $R_4 = R_{TOT} \times V_{REF} / V_{OV}$
- 2)  $R_3 = R_{TOT} \times V_{REF} / V_{ON} R_4$
- 3) R2 = RTOT x VREF / VOFF R3 R4
- 4) R1 = RTOT R2 R3 R4

The exact result to three decimal places is R1 =  $96.711k\Omega$ , R2 =  $313\Omega$ , R3 =  $1.414k\Omega$ , and R4 =  $1.563k\Omega$ . When converted to the nearest 1% standard resistor, the values become R1 =  $97.6k\Omega$ , R2 =  $316\Omega$ , R3 =  $1.40k\Omega$ , and R4 =  $1.58k\Omega$ .




Figure 13. MAX5938 Circuit-Breaker Threshold Adjustment

**MAX5938** 

Determine the trip voltages these values will actually yield for rising and falling voltages. Rising voltages use the V<sub>REF</sub> = 1.25V reference threshold, while falling voltages use V<sub>LO</sub> = 1.125V reference threshold.

1)  $R_{TOT} = R_1 + R_2 + R_3 + R_4$ 

- 2) VOV, RISING = VREF X RTOT / R4
- 3) VOV, FALLING = VLO X RTOT / R4
- 4) VON, RISING = VREF x RTOT / (R3 + R4)
- 5)  $V_{ON,FALLING} = V_{LO} \times R_{TOT} / (R_3 + R_4)$

6) VOFF = VREF x RTOT /  $(R_2 + R_3 + R_4)$ 

The resulting voltage levels are V<sub>OV,RISING</sub> = 79.82V  $\pm 2.5\%$ , V<sub>OV,FALLING</sub> = 71.84V  $\pm 5\%$ , V<sub>ON,RISING</sub> = 42.32V  $\pm 2.5\%$ , V<sub>ON,FALLING</sub> = 38.09V  $\pm 5\%$ , and V<sub>OFF</sub> = 38.26V  $\pm 2.5\%$ . The voltage tolerance does not account for the tolerance of the resistors.

#### Setting the Circuit-Breaker and Short-Circuit Thresholds

The MAX5938 can operate with a wide range of power MOSFETs to meet the requirements of almost any application. MOSFETs mentioned here are done to demonstrate certain capabilities and features of the MAX5938. They should not be construed as a recommendation or a limitation of the interoperability of the MAX5938.

In the implementation of the circuit-breaker and shortcircuit functions, the MAX5938 eliminates the need for an external current-sense resistor at the source of the power MOSFET. As in any other hot-swap controller, the proper circuit-breaker threshold for an application must take into account the DC level of VOUT, while at the same time accommodating the AC response of VOUT to the modulation of VIN. The AC response from  $V_{IN}$  to  $V_{OUT}$  is dependent on the parasitics of the load, especially the load capacitor, in conjunction with the RDS(ON) of the power MOSFET. It behaves as a highly dampened second-order system. As such, this system functions as a bandpass filter from VIN to VOUT. The response of VOUT to load-switching currents and voltage ripple and noise from the backplane power supply must be taken into account. Adequate margin must be provided between VCB, VSC, and the DC level of VOUT, which depends on the RDS(ON) of the power MOSFET (with VGS at 10V) and the maximum current the load is expected to draw. While the circuit-breaker threshold has glitch rejection for VOUT excursions lasting less than 1.4ms, the short-circuit detection is designed to respond very quickly (less than 330ns) to a short circuit. In the application, select a value for RCB ADJ resulting in a VCB that exceeds the product of RDS(ON)



and the maximum load current plus one half the peakto-peak AC response of  $V_{OUT}$  to load-switching currents and the noise and ripple at  $V_{IN}$ :

$$\label{eq:rescaled} \begin{split} \text{RDS(ON)} \left( \Omega \right) \times \text{I}_{\text{LOAD},\text{MAX}}(\text{mA}) + \frac{1}{2} \times \text{VOUTAC} \\ & < \text{V}_{\text{CB}}(\text{mV}) \end{split}$$

where

$$V_{CB}(mV) = \frac{1}{2} \times I_{CB}ADJ(\mu A) \times [R_{INT}(k\Omega) + R_{CB}ADJ(k\Omega)]$$

RDS(ON) in a power MOSFET has a positive temperature coefficient and the MAX5938, when placed adjacent to the power MOSFET, tracks and compensates for this temperature coefficient. In the MAX5938, V<sub>CB</sub> is half of V<sub>SC</sub>, which is set by placing an external resistance between CB\_ADJ and V<sub>EE</sub>. The minimum (default) short-circuit threshold voltage, V<sub>SC</sub>, is set by an internal 2k $\Omega$  precision-trimmed (±0.5%) resistor providing a minimum series resistance and a temperature-compensated 50µA (+25°C) current source. When CB\_ADJ is connected to V<sub>EE</sub> this gives a 50mV circuit-breaker threshold. When an external resistor, RCB\_ADJ, is placed between CB\_ADJ and V<sub>EE</sub>, the new circuit-breaker threshold becomes:

$$\begin{split} V_{CB} (mV) &= 1/_2 \times V_{SC} (mV) = 1/_2 \times I_{CB\_ADJ} (\mu A) \\ &\times (2k\Omega + R_{CB\_ADJ}) \end{split}$$

and at +25°C, it becomes:

$$V_{CB} (mV) = \frac{1}{2}V_{SC} (mV) = \frac{1}{2} \times 50 \mu A$$
$$\times (2k\Omega + R_{CB}ADJ)$$

The short-circuit and circuit-breaker voltages are sensed at V<sub>OUT</sub>, which is the drain of the power MOSFET. The R<sub>DS(ON)</sub> of the MOSFET is the current-sense resistance and so the total current through the load and load capacitance is the drain current of the power MOSFET. Accordingly, the voltage at V<sub>OUT</sub> as a function of MOSFET drain current is:

$$VOUT = ID, MOSFET \times RDS(ON)$$

The temperature compensation of the MAX5938 is designed to track the RDS(ON) of the typical power MOSFET. Figure 14 shows the typical normalized tempco of the circuit-breaker threshold along with the normalized tempco of RDS(ON) for several typical power MOSFETS. When determining the circuit-breaker threshold in an application go to the power MOSFET manufacturer's data sheet and locate the maximum RDS(ON) at +25°C with a VGS of 10V. Next, find the figure presenting the tempco of normalized RDS(ON) or on-resistance vs. temperature. Since this curve is in

**MAX5938** 

normalized units, typically with a value of 1 at +25°C, it is possible to multiply the curve by the drain voltage at +25°C and convert the curve to drain voltage. Now compare this curve to that of the MAX5938 normalized tempco of the circuit-breaker threshold to make a determination of the tracking error in mV between the power MOSFET [ID,MOSFET × RDS(ON)] and the MAX5938 [ICB\_ADJ ( $\mu$ A) × (2k $\Omega$  + RCB\_ADJ)] over the operating temperature range of the application.

If the tempco of the power MOSFET is greater than the MAX5938's, then additional margin in setting the circuitbreaker and short-circuit voltages will be required at higher temperatures as compared to +25°C (Figure 15). When dissipation in the power MOSFET is expected to lead to local temperature elevation relative to ambient




Figure 14. MAX5938 Normalized Circuit Breaker

conditions, it becomes imperative that the MAX5938 be located as close as possible to the power MOSFET. The marginal effect of temperature differences on circuitbreaker and short-circuit voltages can be estimated from a comparative plot such as Figure 14.

#### Selecting a Resistor and Capacitor for Step Monitor

When a positive VIN step or ramp occurs, the VIN increase results in a voltage rise at both STEP\_MON and VOUT relative to VEE. When the voltage at STEP\_MON is above STEPTH, the MAX5938 blocks short-circuit and circuit-breaker faults. During this STEP MON high condition, if VOUT rises above VSC, the MAX5938 will immediately and very rapidly pull GATE to VFF. This turns off the power MOSFET to avoid inrush current spiking. GATE is held low for 350µs. About 1ms after the start of GATE pulldown, the MAX5938 begins to ramp GATE up to turn on the MOSFET in a controlled manner that results in ramping VOUT down to the new supply level (see the GATE Cycles section in Appendix A). This occurs with the least possible disturbance to VOUT, although during the brief period that the MOSFET is off, the voltage across the load droops slightly depending on the load current and load storage capacitance. PGOOD remains asserted throughout the VIN step event.

The objective in selecting the resistor and capacitor for the step monitor function is to ensure that the V<sub>IN</sub> steps of all anticipated slopes and magnitudes will be properly detected and blocked, which otherwise would result in a circuit-breaker or short-circuit fault. The following is a brief analysis for finding the resistor and capacitor. For a more complete analysis, see *Appendix B*.




Figure 15. Circuit-Breaker Voltage Margin For High and Low Tempco Power MOSFETS






Figure 16. MAX5938 Step Immunity Functional Diagram

Figure 16 is a functional diagram exhibiting the elements of the MAX5938 involved in the step immunity function. This functional diagram shows the parallel relationship between  $V_{OUT}$  and  $V_{STEP-MON}$ . Each has an I\*R component establishing the DC level prior to a step. While it is referred to as a  $V_{IN}$  step, it is the dynamic response to a finite voltage ramp that is of interest.

Given a positive  $V_{\text{IN}}$  ramp with a ramp rate of dV/dt, the approximate response of  $V_{\text{OUT}}$  to  $V_{\text{IN}}$  is:

 $V_{OUT}(t) = (dV/dt) \times \tau_C \times (1 - e^{(-t / \tau L, eqv)}) + R_{DS(ON)}$  ILOAD

where  $\tau_{C} = C_{LOAD} \times R_{DS(ON)}$  and  $\tau_{L,eqv}$  is the equivalent time constant of the load that must be found empirically (see *Appendix B*).

Similarly, the response of STEP\_MON to a VIN ramp is:

 $V_{\text{STEP}_MON}(t) = (dV/dt) \times \tau_{\text{STEP}} \times (1-e^{(-t/\tau_{\text{STEP}})}) + 10\mu A \times R_{\text{STEP}}$ 

where  $\tau_{\text{STEP}} = \text{RSTEP} \text{ MON} \times \text{CSTEP} \text{ MON}$ .

For proper step detection, VSTEP\_MON must exceed STEP\_TH prior to V<sub>OUT</sub> reaching V<sub>SC</sub> or within 1.4ms of V<sub>OUT</sub> reaching V<sub>CB</sub> (over all V<sub>IN</sub> ramp rates anticipated in the application). VSTEP\_MON must be set below STEP\_TH

with an adequate margin,  $\Delta V_{STEP\_MON}$ , to accommodate the tolerance of both <code>ISTEP\_OS</code> (±8%) and <code>RSTEP\_MON</code>. <code>RSTEP\_MON</code> is typically set to 100k $\Omega$ , which gives a  $\Delta V_{STEP\_MON}$  for a worst-case high of 0.36V.

The margin of V<sub>OUT</sub>, with respect to V<sub>SC</sub> and V<sub>CB</sub>, was set when R<sub>CB\_ADJ</sub> was selected as described in the *Setting the Circuit-Breaker and Short-Circuit Thresholds* section. This margin may be lower at one of the temperature extremes and if so, that value should be used in the following discussion. These margins will be called  $\Delta$ V<sub>CB</sub> and  $\Delta$ V<sub>SC</sub> and they represent the minimum V<sub>OUT</sub> excursion required to trip the respective fault.

To set  $\tau_{STEP}$  to block all V<sub>CB</sub> and V<sub>SC</sub> faults for any ramp rate, find the ratio of  $\Delta V_{STEP}$ \_MON to  $\Delta V_{CB}$  and choose  $\tau_{STEP}$  so:

 $\tau_{\text{STEP}} = 1.2 \times \tau_{\text{C}} \times \Delta V_{\text{STEP}}$ Mon /  $\Delta V_{\text{CB}}$ 

And since RSTEP\_MON = 100k  $\Omega.$  This results in CSTEP\_MON =  $\tau \text{STEP} \, / \, 100 k \Omega.$ 

After the first-pass component selection, if sufficient timing margin exists (see *Appendix B*), it is possible but not necessary to lower RSTEP\_MON below 100k $\Omega$  to reduce the sensitivity of STEP\_MON to V<sub>IN</sub> noise.

M/XI/M




Figure 17. Load Probe Functional Diagram

Appendix B gives a more complete analysis and discussion of the step monitor function. It provides methods for the characterization of the load response to a  $V_{\rm IN}$  ramp and graphical verification of the step monitor timing margins for a set of design parameters.

#### Selecting the PGOOD Pullup Resistor

Due to the open-drain driver, PGOOD requires an external pullup resistor to GND. This resistor should be selected to minimize the current load while PGOOD is low. The PGOOD output specification for  $V_{OL}$  is 0.4V at 1mA. As described in the *Detailed Description*, the external pullup interferes with the ability of PGOOD to follow positive V<sub>IN</sub> steps as well as if it were driven by an active pullup. When PGOOD is asserted high, an apparent negative glitch appears at PGOOD during a positive V<sub>IN</sub> step. To minimize this negative transient it may be necessary to increase the pullup current and/or to add a small amount of capacitance from PGOOD to GND to compensate for the pin capacitance.

#### Setting the Test Current Level for Load-Probe Test

The load-probe test is a current test of the load that avoids turning on the power MOSFET. The MAX5938 has an internal switch (Q1 in Figure 17) that pulls current through the load and through an external currentlimiting resistor, R<sub>L</sub>p. During the test, this switch is pulsed on for up to 220ms (typ). Current is pulled through the load, which should charge up the load capacitance unless there is a short. If the voltage across the load exceeds 200mV, the test is truncated and normal power-up is allowed to proceed. If the voltage across the load does not reach 200mV in the 220ms period that the current is on, the load is assumed to be shorted and the current to the load from LP is shut off. The MAX5938A will timeout for 16 x t<sub>LP</sub> then retry the load-probe test. The MAX5938L will latch the fault condition indefinitely until ON and OFF are cycled low for 1.5ms or the power is recycled.

In the application, the current-limiting resistor should be selected to minimize the current pulled through the load while guaranteeing that it will charge the maximum expected load capacitance to 220mV in 90ms. These parameters are the maximum load-probe test voltage and the minimum load-probe current pulse period, respectively. The maximum current possible is 1A, which is adequate to test a load capacitance as large as 190,000 $\mu$ F over the typical telecom operating voltage range.

 $I_{TEST}(A) = C_{LOAD,MAX}(F) \times 220 mV / 90 ms$ 



Since the minimum intended V<sub>IN</sub> for the application will result in the lowest ITEST during the load-probe test, this V<sub>IN,MIN</sub> should be used to set the R<sub>L</sub>P. This voltage will likely be near V<sub>ON,FALLING</sub> or V<sub>OFF</sub> for the application.

$$R_{\text{TEST}}(\Omega) = V_{\text{IN,MIN}} / I_{\text{TEST}} = V_{\text{IN,MIN}} \times 90 \text{ms} / (C_{\text{LOAD}(\text{MAX})} \times 220 \text{mV})$$

Example: VIN operating range = 36V to 72V, CLOAD =  $10,000\mu$ F. First, find the RLP that will guarantee a successful test of the load.

$$\label{eq:RLP} \begin{array}{l} \mathsf{R_{LP}} = 36V \times 90 \text{ms} \mbox{ / } (10,000 \mu \text{F} \times 220 \text{mV}) = 1.472 \Omega \Rightarrow \\ 1.47 \text{k} \Omega \pm 1\% \end{array}$$

Next, evaluate the  $R_{LP}$  at the maximum operating voltage to verify that it will not exceed the 1A current limit for the load-probe test.

$$I_{\text{TEST,MAX}} = V_{\text{IN,MAX}} / R_{\text{LP}} = 72V / 1.47 k\Omega = 49.0 \text{mA}$$

If the C<sub>LOAD(MAX</sub>) is increased to 190,000µF, the test current will approach the limit. In this case, R<sub>LP</sub> will be a much lower value and must include the internal switch resistance. To find the external series resistor value that will guarantee a successful test at the lowest supply voltage, the maximum value for the load-probe switch on-resistance of 11 $\Omega$  should be used:

$$R_{LP,TOT} = 36V \times 90ms / (190,000\mu F \times 220mV) =$$
  
 $90\Omega = 11\Omega + R_{LP}$ 

 $\mathsf{R}_{\mathsf{LP}} = 77.51\Omega - 11\Omega = 66.51\Omega \Longrightarrow 66.5\Omega \pm 1\%$ 

Again R<sub>LP</sub> must be evaluated at the maximum operating voltage to verify that it will not exceed the 1A current limit for the load-probe test. In this case, the minimum value for the load-probe switch on-resistance of  $6\Omega$  should be used:

$$\label{eq:ITEST,MAX} \begin{split} \text{ITEST,MAX} = \text{V}_{\text{IN,MAX}} \, / \, \text{R}_{\text{LP,TOT}} = 72 \text{V} \, / \, (66.5 \Omega \, + \, 6 \Omega) = \\ 993 \text{mA} \end{split}$$

#### Adjusting the VOUT Slew Rate

The default slew rate is set internally for 9V/ms. The slew rate can be reduced by placing an external capacitor from the drain of the power MOSFET to the GATE output of the MAX5938. Figure 18 shows a graph of Slew Rate vs. C<sub>SLEW</sub>. This graph shows that for C<sub>SLEW</sub> < 4700pF there is very little effect to the addition of external slew-rate control capacitance. This is intended so the GATE output can drive large MOSFETs with significant gate capacitance and still achieve the default slew rate. To select a slew-rate control capacitor, go into the graph with the desired slew rate and find the value of the Miller Capacitance. When C<sub>SLEW</sub> > 4700pF, SR and C<sub>SLEW</sub> are inversely related. Given the desired slew rate, the required C<sub>SLEW</sub> is found as follows:

 $C_{SLEW}(nF) = 23 / SR (V/ms)$ 




Figure 18. MAX5938 Slew Rate vs. CSLEW




Figure 19. Adjusting the MAX5938 Slew Rate

From the data sheet of the power MOSFET find the reverse transfer capacitance (gate-to-drain capacitance) above 10V. If the reverse transfer capacitance of the external power MOSFET is 5% or more of C<sub>SLEW</sub>, then it should be subtracted from C<sub>SLEW</sub> in the equation above.

Figure 19 gives an example of the external circuit for controlling slew rate. Depending on the parasitics associated with the selected power MOSFET, the addition of  $C_{SLEW}$ may lead to oscillation while the MOSFET and GATE con-

trol are in the linear range. If this is an issue, an external resistor, R<sub>GATE</sub>, in series with gate of the MOSFET is recommended to prevent possible oscillation. It should be as small as possible, e.g.,  $5\Omega$  to  $10\Omega$ , to avoid impacting the MOSFET turn-off performance of the MAX5938.

#### **Layout Guidelines**

To benefit from the temperature compensation designed into the MAX5938, the part should be placed as close as possible to the power MOSFET that it is controlling. The VEE pin of the MAX5938 should be placed close to the source pin of the power MOSFET and they should share a wide trace. A common top layer plane would service both the thermal and electrical requirements. The loadprobe current must be taken into account. If this current is high, the layout traces and current-limiting resistor must be sized appropriately. Stray inductance must be minimized in the traces of the overall layout of the hotswap controller, the power MOSFET and the load capacitor. Starting from the board contacts, all high-current traces should be short, wide, and direct. The potentially high pulse current pins of the MAX5938 are GATE (when pulling GATE low), load probe, and VEE. Because of the nature of the hot-swap requirement no decoupling capacitor is recommended for the MAX5938. Because there is no decoupling capacitor, stray inductance may result in excessive ringing at the GND pin during powerup or during very rapid VIN steps. This should be examined in every application design since ringing at the GND pin may exceed the absolute maximum supply rating for the part.

## **Input Transient Protection**

During hot plug-in/unplug and fast V<sub>IN</sub> steps, stray inductance in the power path may cause voltage ringing above the normal input DC value, which may exceed the absolute maximum supply rating. An input transient such as that caused by lightning can also put a severe transient peak voltage on the input rail. The following techniques are recommended to reduce the effect of transients:

- 1) Minimize stray inductance in the power path using wide traces and minimize loop area including the power traces and the return ground path.
- 2) Add a high-frequency (ceramic) bypass capacitor on the backplane as close as possible to the plugin connector (Figure 20).
- Add a 1kΩ resistor in series with the MAX5938's GND pin and a 0.1µF capacitor from GND to VEE to limit transient current going into this pin.




Figure 20. Protecting the MAX5938 Input from High-Voltage Transients

## Appendix A

#### **GATE Cycles**

The power-up GATE cycle, step GATE cycle, and the OV GATE cycle are quite similar but have distinct differences. Understanding these differences may clarify application issues.

#### GATE Cycle During Power-Up

The power-up GATE cycle occurs during the initial power-up of the MAX5938 and the associated power MOSFET and load. The power-up GATE cycle can result in full enhancement or in a fault (all voltages are relative to  $V_{EE}$ ).

## Power-Up-to-Full-Enhancement Fault:

- At the beginning of the power-up sequence to the start of the power-up GATE cycle, the GATE is held at V<sub>EE</sub>. Following a successful completion of the load-probe test, GATE is held at V<sub>EE</sub> for an additional 350µs and then is allowed to float for 650µs. At this point, the GATE begins to ramp with 52µA charging the gate of the power MOSFET. [GATE turn-on]
- When GATE reaches the gate threshold voltage of the power MOSFET, V<sub>OUT</sub> begins to ramp down toward V<sub>EE</sub>. [V<sub>OUT</sub> ramp]
- When V<sub>OUT</sub> ramps below 74% V<sub>CB</sub>, the GATE is rapidly pulled to full enhancement and the powerup GATE cycle is complete. 1.26ms after GATE is pulled to full enhancement, PGOOD asserts. [Full enhancement]



#### Power-Up-to-Fault-Management Fault:

- 1) Same as step 1 above. [GATE turn-on]
- 2) Same as step 2 above. [V<sub>OUT</sub> ramp]
- GATE ramps to 90% of full enhancement while V<sub>OUT</sub> remains above 74% V<sub>CB</sub>, at which point the GATE is rapidly pulled to V<sub>EE</sub> and fault management is initiated. [Fault management]

#### GATE Cycle During VIN Step

A step GATE cycle occurs only after a successful power-up GATE cycle to full enhancement occurs and as a result of a positive  $V_{IN}$  step (all voltages are relative to  $V_{EE}$ ).

#### Step-to-Full-Enhancement Fault:

- A V<sub>IN</sub> step occurs resulting in STEP\_MON rising above STEP<sub>TH</sub> before V<sub>OUT</sub> rises above V<sub>SC</sub>. [Step detection]
- 2) After a step is detected, V<sub>OUT</sub> rises above V<sub>SC</sub> in response to the step. When V<sub>OUT</sub> rises above V<sub>SC</sub>, GATE is immediately pulled to V<sub>EE</sub>, rapidly turning off the power MOSFET. GATE is held at V<sub>EE</sub> for 350µs to damp any ringing. Once GATE is pulled to V<sub>EE</sub>, the gate cycle has begun and STEP\_MON can safely drop below STEP<sub>TH</sub> and successfully complete a step GATE cycle to full enhancement without initiating fault management. [GATE pulldown]
- Following the 350µs of GATE pulldown, GATE is allowed to float for 650µs. At this point, the GATE begins to ramp with 52µA charging the gate of the power MOSFET. [GATE turn-on]
- 4) When GATE reaches the gate threshold voltage of the power MOSFET, VOUT begins to ramp down toward the new lower V<sub>EE</sub>. In the interval where GATE is below the MOSFET threshold, the MOSFET is off and V<sub>OUT</sub> will droop depending on the RC time constant of the load. [V<sub>OUT</sub> ramp]
- 5) When V<sub>OUT</sub> ramps below 74% V<sub>CB</sub>, the GATE pulls rapidly to full enhancement and the step GATE cycle is complete. If STEP\_MON remains above STEP<sub>TH</sub> when GATE has ramped to 90% of full enhancement and V<sub>OUT</sub> remains above 74% of V<sub>CB</sub>, GATE remains at 90% and is not pulled to full enhancement. In this condition, if V<sub>OUT</sub> drops below 74% of V<sub>CB</sub> before STEP\_MON drops below STEP<sub>TH</sub>, GATE is rapidly pulled to full enhancement and the step GATE cycle is complete. PGOOD remains asserted throughout the step GATE cycle. [Full enhancement]

#### Step-to-Fault-Management Fault:

- 1) Same as step 1 above. [Step detection]
- 2) Same as step 2 above. [GATE pulldown]
- 3) Same as step 3 above. [GATE turn-on]
- 4) Same as step 4 above. [Vour ramp]
- 5) If STEP\_MON is below STEP<sub>TH</sub> when GATE ramps to 90% of full enhancement and V<sub>OUT</sub> remains above 74% V<sub>CB</sub>, GATE is rapidly pulled to V<sub>EE</sub>. Fault management is initiated and PGOOD is deasserted. If STEP\_MON is above STEP<sub>TH</sub> when GATE ramps to 90% of full enhancement and V<sub>OUT</sub> remains above 74% of V<sub>CB</sub>, GATE remains at 90%. It is not pulled to full enhancement nor is it pulled to V<sub>EE</sub>. In this condition, if V<sub>OUT</sub> drops below 74% of V<sub>CB</sub> before STEP\_MON drops below STEP<sub>TH</sub>, GATE is rapidly pulled to full enhancement and a fault is avoided. Conversely, if STEP\_MON drops below STEP<sub>TH</sub> first, the GATE is rapidly pulled to V<sub>EE</sub>, fault management]

It should be emphasized that while STEP\_MON remains above STEP<sub>TH</sub> the current fault management is blocked. During this time it is possible for there to be multiple events involving V<sub>OUT</sub> rising above V<sub>SC</sub> then falling below 74% V<sub>CB</sub>. In each of these events, when V<sub>OUT</sub> rises above V<sub>SC</sub>, a full GATE cycle is initiated where GATE is first pulled low then allowed to ramp up. Then finally, when V<sub>OUT</sub> conditions are met, it will be fully enhanced.

#### GATE Cycle During Momentary Overvoltage

An OV GATE cycle occurs only after a successful power-up GATE cycle to full enhancement and as a result of a momentary excursion of OV above the OV threshold voltage. An OV GATE cycle does not result in an OV fault unless OV remains above the threshold for more than 1.5ms (all voltages are relative to V<sub>EE</sub>).

#### OV GATE Cycle to Full enhancement:

- When OV rises above the OV threshold voltage, GATE is immediately pulled to VEE, rapidly turning off the power MOSFET. GATE is held at VEE indefinitely while OV is above the OV threshold voltage. It is held for an additional 350µs to damp any ringing. [GATE pulldown]
- Following the GATE pulldown, GATE is allowed to float for 650µs. At this point, the GATE begins to ramp with 52µA charging the gate of the power MOSFET. [GATE turn-on]

## 

- 3) When GATE reaches the gate threshold voltage of the power MOSFET, VOUT begins to ramp back down toward VEE. In the interval where GATE is below the MOSFET threshold, the MOSFET is off and VOUT will droop depending on the RC time constant of the load. [VOUT ramp]
  4) When Vour rampa below 74% Von the CATE is
  - When V<sub>OUT</sub> ramps below 74% V<sub>CB</sub>, the GATE is rapidly pulled to full enhancement and the OV GATE cycle is complete. [Full enhancement]

## OV GATE Cycle to Fault management:

- 1) Same as step 1 above. [GATE pulldown]
- 2) Same as step 2 above. [GATE turn-on]
- 3) Same as step 3 above. [V<sub>OUT</sub> ramp]
- 4) If GATE ramps to 90% of full enhancement and V<sub>OUT</sub> remains above 74% V<sub>CB</sub>, GATE is rapidly pulled to V<sub>EE</sub>, fault management is initiated, and PGOOD is deasserted. [Fault management]

#### **GATE Output**

GATE is a complex output structure and its condition at any moment is dependent on various timing sequences in response to multiple inputs. A diode to VEE prevents negative excursions. For positive excursions, the states are:

- 1) Power-off with 2V clamp.
- 2)  $8\Omega$  pulldown to VEE.
  - a. Continuous during startup delay and during fault conditions.
  - b. Pulsed following detected step or OV condition.
- 3) Floating with 16V clamp [prior to GATE ramp].
- 4) 52µA current source with 16V clamp [GATE ramp].
- 5) Pullup to internal 10V supply with 16V clamp [full enhancement].

## Appendix B

#### Step Monitor Component Selection Analysis

As mentioned previously in the Setting the Circuit-Breaker and Short-Circuit Thresholds section, the AC response from V<sub>IN</sub> to V<sub>OUT</sub> is dependent on the parasitics of the load. This is especially true for the load capacitor in conjunction with the power MOSFET's R<sub>DS(ON)</sub>. The load capacitor (with parasitic ESR and LSR) and the power MOSFET's R<sub>DS(ON)</sub> can be modeled as a heavily damped second-order system. As such, this system functions as a bandpass filter from  $V_{IN}$  to  $V_{OUT}$  limiting the ability of  $V_{OUT}$  to follow the  $V_{IN}$  ramp. STEP\_MON lags the  $V_{IN}$  ramp with a first-order RC response, while  $V_{OUT}$  lags with an overdamped second-order response.

Given a positive  $V_{IN}$  ramp with a ramp rate of dV/dt, the approximate response of  $V_{OUT}$  to  $V_{IN}$  is:

 $\begin{aligned} V_{OUT}(t) &= (dV/dt) \times \tau_C \times (1 \text{-}e^{(\text{-}t \, / \, \tau_{L,eqv})}) \\ &+ R_{DS(ON)} \times I_{LOAD} \quad (\text{Equation 1}) \end{aligned}$ 

where  $\tau_C = C_{LOAD} \times R_{DS(ON)}$ .

Equation 1 is a simplification for the overdampened second-order response of the load to a ramp input,  $\tau_C = C_{LOAD} \times R_{DS(ON)}$  and corresponds to the ability of the load capacitor to transfer dV/dt current to the fully enhanced power MOSFET's R\_{DS(ON)}. The equivalent time constant of the load ( $\tau_{L,eqv}$ ) accounts for the parasitic series inductance and resistance of the capacitor and board interconnect. To characterize the load dynamic response to V<sub>IN</sub> ramps, determine  $\tau_{L,eqv}$  empirically with a few tests.

Similarly, the response of STEP\_MON to a VIN ramp is:

$$V_{\text{STEP}_MON}(t) = (dV/dt) \times \tau_{\text{STEP}} \times (1-e^{(-t / \tau_{\text{STEP}})}) + 10\mu A \times R_{\text{STEP}_MON} \quad (\text{Equation 2})$$

where  $\tau_{STEP} = R_{STEP}MON \times C_{STEP}MON$ .

For proper step detection,  $V_{STEP\_MON}$  must exceed STEP<sub>TH</sub> prior to  $V_{OUT}$  reaching  $V_{SC}$  or within 1.4ms of  $V_{OUT}$  reaching  $V_{CB}$  (or overall  $V_{IN}$  ramp rates anticipated in the application). It is impossible to give a fixed set of design guidelines that rigidly apply over the wide array of applications using the MAX5938. There are, however, limiting conditions and recommendations that should be observed.

One limiting condition that must be observed is to ensure that the STEP\_MON time constant,  $\tau_{STEP}$ , is not so low that at the lowest ramp rate, the anticipated STEPTH cannot be obtained. The product (dV/dt) x  $\tau_{STEP} = \tau_{STEP_MON,MAX}$ , is the maximum differential voltage at STEP\_MON if the V<sub>IN</sub> ramp were to continue indefinitely. A related condition is setting the STEP\_MON voltage below STEPTH with adequate margin,  $\Delta V_{STEP_MON}$ , to accommodate the tolerance of both ISTEP\_OS (±8%) and RSTEP\_MON. In determining  $\tau_{STEP_MON}$ , use the 9.2µA limit to ensure sufficient margin with worst-case ISTEP\_OS.

The margin of  $V_{OUT}$  (with respect to  $V_{SC}$  and  $V_{CB}$ ) is set when  $R_{CB}_{ADJ}$  is selected as described in the *Setting the Circuit-Breaker and Short-Circuit Thresholds* section. This margin may be lower at one of the temperature extremes and if so, that value should be used in the following discussion. These margins will be called



 $\Delta V_{CB}$  and  $\Delta V_{SC}$  and they represent the minimum V<sub>OUT</sub> excursion required to trip the respective fault. RSTEP\_MON will typically be set to 100k $\Omega$  ±1%. This gives a  $\Delta V_{STEP}$ \_MON of 0.25V, a worst-case low of 0.13V, and a worst-case high of 0.37V. In finding  $\tau_{STEP}$  in the equation below, use  $\Delta V_{STEP}$ \_MON = 0.37V to ensure sufficient margin with worst-case ISTEP\_OS.

To set  $\tau_{STEP}$  to block all V<sub>CB</sub> and V<sub>SC</sub> faults for any ramp rate, find the ratio of  $\Delta V_{STEP\_MON}$  to  $\Delta V_{CB}$  and choose  $\tau_{STEP}$  so:

 $\tau_{\text{STEP}} = 1.2 \times \tau_{\text{C}} \times \Delta V_{\text{STEP}}$ MON /  $\Delta V_{\text{CB}}$ 

and since RSTEP\_MON =  $100k\Omega$ :

 $C_{\text{STEP}_{MON}} = \tau_{\text{STEP}} / R_{\text{STEP}_{MON}} = \tau_{\text{STEP}} / 100 \text{k}\Omega$ 

After the first-pass component selection, if sufficient timing margin exists, it is possible (but not necessary) to lower R<sub>STEP</sub> below  $100k\Omega$  to reduce the sensitivity of STEP\_MON to V<sub>IN</sub> noise.

#### Verification of the Step Monitor Timing

It is prudent to verify conclusively that all circuit-breaker and short-circuit faults will be blocked for all ramp rates. To do this, some form of graphical analysis is recommended but first, find the value of  $\tau_{L,eqv}$  of the load by a series of ramp tests as indicated earlier. These tests include evaluating the load with a series of V<sub>IN</sub> ramps of increasing ramp rates and monitoring the rate of rise of V<sub>OUT</sub> during the ramp. Each V<sub>IN</sub> ramp should have a constant slope. The V<sub>OUT</sub> response data must be taken only during the positive ramp. Data taken after V<sub>IN</sub> has leveled off at the new higher value must not be used.

Figure 21 shows the load in parallel with the load capacitor, C<sub>LOAD</sub>, and the parallel connection in series with the power MOSFET, which is fully enhanced with V<sub>GS</sub> = 10V. The objective is to determine  $\tau_{L,eqv}$  from the V<sub>OUT</sub> response.

Figure 22 shows the general response of V<sub>OUT</sub> to a V<sub>IN</sub> ramp over time t. Equation 1 gives the response of V<sub>OUT</sub> to a ramp of dV/dt. The product (dV/dt) x  $\tau_{C} = \Delta V_{OUT}$ (max) or the maximum V<sub>OUT</sub> voltage differential if the V<sub>IN</sub> ramp were to continue indefinitely. The parameter of interest is  $\Delta V_{OUT}$  due to the ramp dV/dt, thus it is necessary to subtract the DC shift in V<sub>OUT</sub> due to the load resistance. For some loads, which are relatively independent of supply voltage, this may be insignificant.

 $V_{OUT}(t) = V_{OUT}(t) - R_{DS}(ON) \times I_{LOAD}$ 

where  $I_{\text{LOAD}}$  is a function of the  $V_{\text{OUT}}$  level that should be determined separately with DC tests.




Figure 21. VIN Ramp Test Of Load




Figure 22. General Response of VOUT to a VIN Ramp




Figure 23. VOUT Response to VIN Ramp of 300V/ms

**MAX5938** 

# MAX5938

## -48V Hot-Swap Controller with VIN Step Immunity, No RSENSE, and Overvoltage Protection

At any time (t) the  $\Delta V_{OUT}$  fraction of  $\Delta V_{OUT}$ (max) is:  $\Delta V_{OUT}$ (t) / [(dV/dt) x  $\tau_{C}$ ] = (1-e<sup>(-t / \tau L,eqv)</sup>)

If V<sub>OUT</sub>(t) is measured at time t, then the equivalent time constant of the load is found from:

 $\tau_{L,eqv} = -t / \ln(1 - \Delta V_{OUT} / [(dV/dt) \times \tau_C])$ 

As mentioned earlier, several measurements of  $\Delta V_{OUT}$  at times t1, t2, t3, and t4 should be made during the ramp. Each of these may result in slightly different values of  $\tau_{L,eqv}$  and all values should then be averaged. In making the measurements, the V<sub>IN</sub> ramp duration should be such that  $\Delta V_{OUT}$  reaches 2 or 3 times the selected  $\Delta V_{SC}$ . The ramp tests should include three ramp rates:  $\Delta V_{SC} / \tau_C$ ,  $2 \times \Delta V_{SC} / \tau_C$ , and  $4 \times \Delta V_{SC} / \tau_C$ . The values of  $\tau_{L,eqv}$  may vary over the range of slew rates due to measurement error, nonlinear dynamics in the load, and due to the fact that Equation 1 is a simplification from a higher order dynamic system. The resulting range of  $\tau_{L,eqv}$  values should be used to validate the performance of the final design.

Having  $\tau_{C}$ ,  $\tau_{L,eqv}$ , RSTEP, and CSTEP in a graphical analysis using Equation 1 and Equation 2 can verify the step monitor function by displaying the relative timing of t<sub>CB</sub>, t<sub>STEP</sub>, and t<sub>SC</sub>, which are the times when V<sub>CB</sub>, VSTEP\_MON, and V<sub>SC</sub> voltage thresholds are exceeded. A simple Excel spreadsheet for this purpose can be supplied by Maxim upon request. Figures 23, 24, and 25 graphically verify a particular solution over 3 decades of V<sub>IN</sub> ramp rates. In addition, Figure 25 verifies that this solution will block all circuit-breaker and short-circuit faults for even the lowest V<sub>IN</sub> ramp that will cause V<sub>OUT</sub> to exceed V<sub>CB</sub>.




Figure 24. VOUT Response to VIN Ramp of 30V/ms





Figure 25. VOUT Response to VIN Ramp of 3V/ms

## **Typical Operating Circuit**

**MAX5938** 



Timing	Table


NAME	SYMBOL	TYPICAL TIME (s)
Power-Up Delay	tondly	220m
Load-Probe Test Timeout	t <sub>LP</sub>	220m
Load-Probe Retry Time	tlp_off	3.5
PGOOD Assertion Delay Time	tpgood	1.26m
Autoretry Delay	<b>t</b> RETRY	3.5
Circuit-Breaker Glitch Rejection	tCB_DLY	1.4m
ON Glitch Rejection	trej	1.5m
OV Transient Rejection	tovrej	1.5m
GATE Pulldown Pulse Following a V <sub>IN</sub> Step	_	350µ
GATE Low after a V <sub>IN</sub> Step, Prior to Ramp	—	1m

## **Chip Information**

TRANSISTOR COUNT: 2320 PROCESS: BICMOS

## **Package Information**

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to **www.maxim-ic.com/packages**.)



Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

Printed USA

Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600

**MAXIM** is a registered trademark of Maxim Integrated Products, Inc.

26

© 2005 Maxim Integrated Products

# **Mouser Electronics**

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Analog Devices Inc.: MAX5938AEEE+ MAX5938AEEE+T