

MAX3747A/MAX3747B

155Mbps to 3.2Gbps, Low-Power SFP Limiting Amplifiers

General Description

The MAX3747A/MAX3747B multirate limiting amplifiers function as data quantizers for OC-3 through OC-48 synchronous optical network (SONET), Fibre-Channel, and Gigabit Ethernet optical receivers. They are pin-for-pin compatible with the SY88993V from Micrel Semiconductor, Inc. The amplifiers accept a wide range of input voltages and provide constant-level, current-mode logic (CML) output voltages with controlled edge speeds. The MAX3747A/MAX3747B output voltages are 800mVp-p. The MAX3747B has enhanced LOS operation under overload conditions.

The MAX3747A/MAX3747B limiting amplifiers feature a programmable loss-of-signal detect (LOS) and an optional disable function (DISABLE) that can be combined to implement squelch.

The MAX3747A/MAX3747B are available in a 3mm, 10-pin μ MAX® package ideal for small form-factor receivers.

Applications

Gigabit Ethernet SFP/SFF Optical Transceiver Modules
1G/2G Fibre-Channel SFP/SFF Optical Transceiver Modules
Multirate OC-3 to OC-48 FEC SFP/SFF Optical Transceiver Modules
10G LX4 Transceiver Modules

Features

- ◆ Pin Compatible with Micrel SY88993V
- ◆ 155Mbps to 3.2Gbps Operation
- ◆ > 57dB of Gain
- ◆ < 10^{-12} BER with 2mVp-p Input Amplitude
- ◆ 18mA Supply Current
- ◆ Chatter-Free LOS with Programmable Threshold
- ◆ Output DISABLE Function
- ◆ PECL-Compatible Inputs

Ordering Information


PART	TEMP RANGE	PIN-PACKAGE
MAX3747AEUB+	-40°C to +85°C	10 μ MAX
MAX3747BEUB+	-40°C to +85°C	10 μ MAX

+Denotes a lead(Pb)-free/RoHS-compliant package.

μ MAX is a registered trademark of Maxim Integrated Products, Inc.

Pin Configuration appears at end of data sheet.

Typical Application Circuit



For pricing, delivery, and ordering information, please contact Maxim Direct at 1-888-629-4642, or visit Maxim's website at www.maximintegrated.com.

MAX3747A/MAX3747B

155Mbps to 3.2Gbps, Low-Power SFP Limiting Amplifiers

ABSOLUTE MAXIMUM RATINGS

Power-Supply Voltage (V_{CC}) -0.5V to +4.5V
 Voltage at IN+, IN- ($V_{CC} - 2.4V$) to ($V_{CC} + 0.5V$)
 Voltage at DISABLE, LOS, TH, V_{REF} -0.5V to ($V_{CC} + 0.5V$)
 Current into LOS -1mA to +9mA
 Current into V_{REF} 2mA
 Differential Input Voltage (IN+ - IN-) 2.5V
 Continuous Current at CML Outputs
 (OUT+, OUT-) -25mA to +25mA

Continuous Power Dissipation ($T_A = +70^\circ\text{C}$)
 10-Pin μMAX (derate 6.9mW/ $^\circ\text{C}$ above $+70^\circ\text{C}$) 552mW
 Operating Junction Temperature Range (T_J) -55°C to $+150^\circ\text{C}$
 Storage Ambient Temperature Range (T_S) -55°C to $+150^\circ\text{C}$
 Lead Temperature (soldering, 10s) $+300^\circ\text{C}$
 Soldering Temperature (reflow) $+260^\circ\text{C}$

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

($V_{CC} = +2.97V$ to $+3.63V$, CML output load is 50Ω to V_{CC} , $T_A = -40^\circ\text{C}$ to $+85^\circ\text{C}$. Typical values are at $V_{CC} = +3.3V$ and $T_A = +25^\circ\text{C}$, unless otherwise specified.) (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
POWER SUPPLY						
Supply Current (Note 2)	I_{CC}	MAX3747A including the CML output current		36	41	mA
		MAX3747B including the CML output current		38	43	
		MAX3747A excluding the CML output current		18	24	
		MAX3747B excluding the CML output current		20	26	
Power-Supply Noise Rejection	PSNR	$f < 2\text{MHz}$		30		dB
INPUT SPECIFICATION						
Input Sensitivity	V_{IN-MIN}	(Note 3)			4	mV _{P-P}
Input Overload	V_{IN-MAX}	(Note 3)	1200			mV _{P-P}
OUTPUT SPECIFICATION						
Output Resistance	R_{OUT}	(Note 4)	42	50	58	Ω
Differential Output Return Loss		DUT is powered on, $f < 3\text{GHz}$		15		dB
CML Differential Output Voltage		MAX3747A/MAX3747B $4\text{mV}_{P-P} \leq V_{IN} \leq 1200\text{mV}_{P-P}$	600	800	1000	mV _{P-P}
Differential Output Signal When Disabled		AC-coupled outputs, V_{IN-MAX} applied to the input (Note 4)			15	mV _{P-P}
Data-Output Transition Time		20% to 80% (Note 4)		70	120	ps
TRANSFER CHARACTERISTIC						
Deterministic Jitter (Notes 4, 5)	DJ	K28.5 pattern at 3.2Gbps		13.2	19	pSp-P
		PRBS $2^{23} - 1$ equivalent pattern at 2.7Gbps (Note 6)		14	25	
		K28.5 pattern at 2.1Gbps		12	17	
		PRBS $2^{23} - 1$ equivalent pattern at 155Mbps (Note 6)		85	150	
Random Jitter		$V_{IN} = 4\text{mV}_{P-P}$ (Notes 4, 7)		3.5	5	pSRMS

MAX3747A/MAX3747B

155Mbps to 3.2Gbps, Low-Power SFP Limiting Amplifiers

ELECTRICAL CHARACTERISTICS (continued)

(V_{CC} = +2.97V to +3.63V, CML output load is 50Ω to V_{CC}, T_A = -40°C to +85°C. Typical values are at V_{CC} = +3.3V and T_A = +25°C, unless otherwise specified.) (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Input-Referred Noise		V _{IN} = 4mV _{P-P} (Note 4)		120	150	μV _{RMS}
Low-Frequency Cutoff				6.4		kHz
LOS Hysteresis		10log(V _{DEASSERT} / V _{ASSERT}) (Note 4)	1.25			dB
LOS Assert/Deassert Time		MAX3747A (Notes 4, 8)	2.3		40.0	μs
		MAX3747B (Notes 4, 8, 9)				
Low LOS Assert Level		V _{TH} = -1.3V (Notes 4, 10)	2.5	4.1	5.9	mV _{P-P}
Low LOS Deassert Level		V _{TH} = -1.3V (Notes 4, 10)		6.2	9.3	mV _{P-P}
Medium LOS Assert Level		V _{TH} = -0.68V (Notes 4, 10)	22.0	29.0	36.0	mV _{P-P}
Medium LOS Deassert Level		V _{TH} = -0.68V (Notes 4, 10)		44.8	62.0	mV _{P-P}
High LOS Assert Level		V _{TH} = -0.114V (Notes 4, 10)	36.0	53.7	63.6	mV _{P-P}
High LOS Deassert Level		V _{TH} = -0.114V (Notes 4, 10)		86.0	115	mV _{P-P}
TTL/CMOS I/O						
V _{REF} Voltage	V _{REF}		V _{CC} - 1.35	V _{CC} - 1.3V	V _{CC} - 1.19	V
LOS Output High Voltage	V _{OH}	R _{LOS} = 4.7kΩ to 10kΩ to V _{CC_HOST} (3V)	2.4			V
LOS Output Low Voltage	V _{OL}	R _{LOS} = 4.7kΩ to 10kΩ to V _{CC_HOST} (3.6V)			0.4	V
DISABLE Input High	V _{IH}		2.0			V
DISABLE Input Low	V _{IL}				0.8	V
DISABLE Input Current		R _{LOS} = 4.7kΩ to 10kΩ to V _{CC_HOST}			10	μA

Note 1: The data-input transition time is controlled by a 4th-order Bessel filter with f_{-3dB} = 0.75 x 2.667GHz for all data rates of 2.667Gbps and below. The f_{-3dB} = 0.75 x 3.2GHz for a data rate of 3.2Gbps.

Note 2: Supply current is measured with unterminated outputs or with AC-coupled output termination (see Figure 1).

Note 3: Between sensitivity and overload, all AC specifications are met and the output is 0.95 x limited output amplitude.

Note 4: Guaranteed by design and characterization.

Note 5: The deterministic jitter (DJ) caused by the input filter is not included in the DJ generation specification.

Note 6: The PRBS 2²³ - 1 equivalent pattern consists of a K28.5 pattern plus 240 ones plus K28.5 pattern plus 240 zeros.

Note 7: Random jitter was measured without using a filter at the input.

Note 8: The signal at the input is switched between two amplitudes, Signal_ON and Signal_OFF, as shown in Figure 2A.

Note 9: The signal at the input is switched between 1.2V_{P-P} and Signal_OFF as shown in Figure 2B.

Note 10: V_{TH} is the voltage at pin 5 referenced to V_{CC} (see Figure 5).

MAX3747A/MAX3747B

155Mbps to 3.2Gbps, Low-Power SFP Limiting Amplifiers




Figure 1. Power-Supply Current Measurement




Figure 2A. LOS Deassert Threshold—Set 1dB Below Receiver Sensitivity




Figure 2B. LOS Deassert Threshold—Operating at Input Overload


MAX3747A/MAX3747B

155Mbps to 3.2Gbps, Low-Power SFP Limiting Amplifiers


Typical Operating Characteristics

($V_{CC} = +3.3V$, $T_A = +25^\circ C$, unless otherwise noted.)


**OUTPUT EYE DIAGRAM
(MINIMUM INPUT)**




**OUTPUT EYE DIAGRAM
(MAXIMUM INPUT)**




**OUTPUT EYE DIAGRAM
(MINIMUM INPUT)**




**OUTPUT EYE DIAGRAM
(MAXIMUM INPUT)**




OUTPUT EYE DIAGRAM AT +100°C




**SUPPLY CURRENT vs. TEMPERATURE
(EXCLUDES OUTPUT CURRENT)**




**TRANSFER FUNCTION
(OUTPUT VOLTAGE vs. INPUT VOLTAGE)**



RANDOM JITTER vs. TEMPERATURE



RANDOM JITTER vs. INPUT AMPLITUDE




MAX3747A/MAX3747B

155Mbps to 3.2Gbps, Low-Power SFP Limiting Amplifiers


Typical Operating Characteristics (continued)

($V_{CC} = +3.3V$, $T_A = +25^\circ C$, unless otherwise noted.)


BIT-ERROR RATIO vs. INPUT VOLTAGE




DETERMINISTIC JITTER vs. INPUT AMPLITUDE




DETERMINISTIC JITTER vs. TEMPERATURE




LOS ASSERT/DEASSERT TIMES vs. INPUT AMPLITUDE (LOW R_{TH1}/R_{TH2} SETTINGS)




LOS ASSERT/DEASSERT TIMES vs. INPUT AMPLITUDE (HIGH R_{TH1}/R_{TH2} SETTINGS)




ASSERT/DEASSERT vs. V_{TH}




ASSERT/DEASSERT vs. TEMPERATURE



**OUTPUT RETURN vs. FREQUENCY (SDD22)
(INPUT SIGNAL LEVEL = -60dBm)**



**INPUT RETURN vs. FREQUENCY (SDD11)
(INPUT SIGNAL LEVEL = -60dBm)**



MAX3747A/MAX3747B

155Mbps to 3.2Gbps, Low-Power SFP Limiting Amplifiers

Pin Description

PIN	NAME		FUNCTION
	MAX3747A/ MAX3747B	MICREL SY8893V	
1	DISABLE	$\overline{\text{EN}}$	Disable Function Pin. The data outputs are held static when this pin is asserted high, transistor-to-transistor logic (TTL). The data outputs are enabled when this pin is held low. LOS functions remain active when outputs are disabled. For normal operation connect to GND.
2	IN+	DIN	Noninverted Input Signal
3	IN-	$\overline{\text{DIN}}$	Inverted Input Signal
4	VREF	VREF	Reference Voltage for LOS Threshold Setting
5	TH	LOSLVL	Loss-of-Signal Level Set. A voltage on this pin created by a two-resistor divider sets the threshold level. Connect one resistor from this pin to VCC and another from this pin to VREF (see Figure 5).
6	GND	GND	Ground
7	LOS	LOS	Loss of Signal. Open collector for the MAX3747A; internal 100k Ω pullup to VCC for the MAX3747B. LOS is high when the level of the input signal drops below the preset threshold set by the TH input. LOS is deasserted low when the signal level is above the threshold.
8	OUT-	$\overline{\text{DOUT}}$	Inverted Data Output, CML
9	OUT+	DOUT	Noninverted Data Output, CML
10	VCC	VCC	Positive Power Supply

Detailed Description

The limiting amplifiers consist of a multistage amplifier, offset-correction circuitry, an output buffer, and loss-of-signal detect circuitry (see the *Functional Diagram*).

Input Stage

The input stage is shown in Figure 3. It provides 50 Ω termination to VREF for each input signal, IN+ and IN-. The MAX3747A/MAX3747B should be AC-coupled.

Multistage Amplifier

The high-bandwidth multistage amplifier provides approximately 61dB of gain for the MAX3747A/MAX3747B.

Offset Correction Loop

The MAX3747A/MAX3747B are susceptible to DC offsets in the signal path because they have high gain. In communication systems using NRZ data with a 50% duty cycle, pulse-width distortion present in the signal or generated in the transimpedance amplifier appears as an input offset and is reduced by the offset correction loop.

The offset correction loop sets a low-frequency cutoff of 3.2kHz.





Figure 3. Differential Input Stage

155Mbps to 3.2Gbps, Low-Power SFP Limiting Amplifiers

The schematic diagram illustrates the internal architecture of the MAX3747A/B precision, low-power, zero-drift, CMOS operational amplifier. The circuit is enclosed in a rectangular box representing the chip. Key components and connections include:

- Inputs:** The differential input stage has non-inverting ($IN+$) and inverting ($IN-$) inputs. A reference voltage (V_{REF}) is applied to the inverting input through a 50Ω resistor. The non-inverting input is also connected to a 50Ω resistor.
- Offset Correction:** A "DIGITAL OFFSET CORRECTION" block is connected to the input stage to ensure zero-drift operation.
- Signal Detect:** A "SIGNAL DETECT" block provides two outputs: "TH" (Threshold) and "LOS" (Loss of Signal).
- Output Stage:** The output stage is a class-AB buffer with two outputs, $OUT+$ and $OUT-$. It includes 50Ω resistors for each output and a "DISABLE" pin for shutdown.
- Power and Grounding:** The device is powered by V_{CC} and has a ground connection. A resistor network (R_{TH1} and R_{TH2}) is connected to the V_{REF} pin, with the condition $R_{TH1} + R_{TH2} \geq 5k\Omega$.

The MAX3747A/MAX3747B output is 800mV_{P-P}.



Maxim Integrated

MAX3747A/MAX3747B

155Mbps to 3.2Gbps, Low-Power SFP Limiting Amplifiers

Loss-of-Signal Indicator

The MAX3747A/MAX3747B are equipped with LOS circuitry that indicates when the input signal is below a programmable threshold, set by a voltage on the TH pin (see the *Typical Operating Characteristics*). The voltage on the TH pin is set by two resistors, one connecting from the TH pin to VCC and the other connecting from TH to VREF (Figure 5). An RMS power detector compares the input signal amplitude with this threshold and feeds the signal-detect information to the LOS output, which is open collector. To prevent LOS chatter in the region of the programmed threshold, approximately 2dB of hysteresis is built into the LOS assert/deassert function. Once asserted, LOS is not deasserted until the input amplitude rises to the required level. Figure 6 shows the LOS output circuit.




Figure 5. MAX3747A/MAX3747B LOS Threshold Circuit




Figure 6. MAX3747A/MAX3747B LOS Output Circuit

Applications Information

Program the LOS Assert Threshold

Program the LOS assert threshold according to Figure 5. The combination of R_{TH1} and R_{TH2} should be greater than or equal to 5kΩ, see the Assert/Deassert vs. V_{TH} graph in the *Typical Operating Characteristics*.

Select the Coupling Capacitor

When AC-coupling is desired, coupling capacitors C_{IN} and C_{OUT} should be selected to minimize the receiver's deterministic jitter. Jitter is decreased as the input low-frequency cutoff (f_{IN}) is decreased:


$$f_{IN} = 1/[2\pi(50)(C_{IN})]$$

For all applications, the recommended value for C_{IN} and C_{OUT} is 0.1μF, which provides f_{IN} equal to 32kHz. Refer to Application Note HFAN-1.1: *Choosing AC-Coupling Capacitors* on the Maxim website (www.maximintegrated.com).

MAX3747A/MAX3747B

155Mbps to 3.2Gbps, Low-Power SFP Limiting Amplifiers

Pin Configuration



Chip Information

PROCESS: SiGe Bipolar

Package Information

For the latest package outline information and land patterns (footprints), go to www.maximintegrated.com/packages. Note that a “+”, “#”, or “-” in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

PACKAGE TYPE	PACKAGE CODE	OUTLINE NO.	LAND PATTERN NO.
10 μ MAX	U10CN+1	21-0061	90-0330

MAX3747A/MAX3747B

155Mbps to 3.2Gbps, Low-Power SFP Limiting Amplifiers

Revision History

REVISION NUMBER	REVISION DATE	DESCRIPTION	PAGES CHANGED
0	5/05	Initial release	—
1	10/07	Release of the MAX3747B.	1–10
2	8/12	Removed MAX3747 from data sheet, updated <i>Electrical Characteristics</i> .	1–10



Maxim Integrated cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim Integrated product. No circuit patent licenses are implied. Maxim Integrated reserves the right to change the circuitry and specifications without notice at any time. The parametric values (min and max limits) shown in the Electrical Characteristics table are guaranteed. Other parametric values quoted in this data sheet are provided for guidance.

Maxim Integrated 160 Rio Robles, San Jose, CA 95134 USA 1-408-601-1000

11

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

[Analog Devices Inc.:](#)

[MAX3747AEUB+](#) [MAX3747AEUB+T](#) [MAX3747BEUB+](#) [MAX3747BEUB+T](#) [MAX3747AEVKIT+](#)