



Quad, Rail-to-Rail, Fault-Protected, SPST Analog Switches

General Description

The MAX312F/MAX313F/MAX314F are quad, single-pole/single-throw (SPST), fault-protected analog switches. They are pin compatible with the industry-standard nonprotected MAX312/MAX313/MAX314. These switches feature fault-protected inputs and Rail-to-Rail® signal-handling capability. All analog signal terminals are protected from overvoltage faults up to $\pm 36\text{V}$ with power on and up to $\pm 40\text{V}$ with power off. During a fault condition, the COM_n, NO_n, or NC_n terminal becomes an open circuit and only microamperes of leakage current flow from the source. On-resistance is 10Ω (max) and is matched between switches to 0.5Ω (max) at $+25^\circ\text{C}$.

The MAX312F has four normally closed (NC) switches. The MAX313F has four normally open (NO) switches. The MAX314F has two NC and two NO switches. These CMOS switches operate with dual power supplies ranging from $\pm 4.5\text{V}$ to $\pm 20\text{V}$ or a single supply between $+9\text{V}$ and $+36\text{V}$. All digital inputs have $+0.8\text{V}$ and $+2.4\text{V}$ logic thresholds, ensuring both TTL and CMOS logic compatibility when using $\pm 15\text{V}$ or a single $+12\text{V}$ supply.

For supply voltages of $\pm 5\text{V}$, $+5\text{V}$, and $+3\text{V}$, refer to the MAX4711/MAX4712/MAX4713 data sheet.

Applications

Communications Systems
Signal Routing
Test Equipment
Data Acquisition
Industrial and Process Control Systems
Avionics
Redundant/Backup Systems
ATE
Hot Swap

Rail-to-Rail is a registered trademark of Nippon Motorola, Ltd.

Functional Diagram appears at end of data sheet.

Pin Configurations continued at end of data sheet.

Features


- ◆ No Power-Supply Sequencing Required
- ◆ Rail-to-Rail Signal Handling
- ◆ All Switches Off with Power Off
- ◆ All Switches Off when V₊ is Off and V₋ is On
- ◆ $\pm 40\text{V}$ Fault Protection with Power Off
- ◆ $\pm 36\text{V}$ Fault Protection with $\pm 15\text{V}$ Supplies
- ◆ Control Line Fault Protection from V₋ - 0.3V to V₋ + 40V
- ◆ Pin Compatible with Industry-Standard DG411/DG412/DG413
- ◆ 600ns (typ) Fault Response Time
- ◆ 10Ω (max) R_{ON} with $\pm 15\text{V}$ Supplies
- ◆ $\pm 4.5\text{V}$ to $\pm 20\text{V}$ Dual Supplies
- ◆ $+9\text{V}$ to $+36\text{V}$ Single Supply
- ◆ TTL- and CMOS-Compatible Logic Inputs with $\pm 15\text{V}$ or Single $+9\text{V}$ to $+15\text{V}$ Supplies

Ordering Information

PART	TEMP RANGE	PIN-PACKAGE
MAX312FESE	-40°C to $+85^\circ\text{C}$	16 SO
MAX312FEPE	-40°C to $+85^\circ\text{C}$	16 Plastic DIP

Ordering Information continued at end of data sheet.

Pin Configurations



Maxim Integrated Products 1

For pricing, delivery, and ordering information, please contact Maxim/Dallas Direct! at 1-888-629-4642, or visit Maxim's website at www.maxim-ic.com.

MAX312F/MAX313F/MAX314F

УЧЕБНИК

(Voltages Referenced to GND.)

Continuous Current (any other terminal).....	±30mA
Continuous Current (COM_, NO_, NC_).....	±100mA
Continuous Power Dissipation (T _A = +70°C)	
16-Pin SO (derate 8.7mW/°C above +70°C).....	696mW
16-Pin Plastic DIP (derate 10.53mW/°C	
above +70°C)	842mW
Operating Temperature Range	-40°C to +85°C
Junction Temperature	+150°C
Storage Temperature Range	-65°C to +160°C
Lead Temperature (soldering, 10s)	+300°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

(V₊ = +15V, V₋ = -15V, V_{IH} = +2.4V, V_{IL} = +0.8V, GND = 0V, T_A = T_{MIN} to T_{MAX}, unless otherwise noted. Typical values are at T_A = +25°C.) (Notes 2, 3)

2 **MAXIM**

Quad, Rail-to-Rail, Fault-Protected, SPST Analog Switches

MAX312F/MAX313F/MAX314F

ELECTRICAL CHARACTERISTICS—±15V Dual Supplies (continued)

(V+ = +15V, V- = -15V, V_{IH} = +2.4V, V_{IL} = +0.8V, GND = 0V, T_A = T_{MIN} to T_{MAX}, unless otherwise noted. Typical values are at T_A = +25°C.) (Notes 2, 3)

PARAMETER	SYMBOL	CONDITIONS	T _A	MIN	TYP	MAX	UNITS
NO ₋ or NC ₋ Leakage Current (Note 6)	I _{NO-} , I _{NC-}	V _{NO-} , V _{NC-} = ±40V; V+ = V- = 0V	+25°C	-1		+1	μA
			E	-10		+10	
COM ₋ Leakage Current (Note 6)	I _{COM-}	V _{COM-} = ±40V; V+ = V- = 0V	+25°C	-1		+1	μA
			E	-10		+10	
Fault-Trip Threshold			E	V- - 0.4		V+ + 0.4	V
± Fault Response Time	t _{RES}	V _{NO-} , V _{NC-} = ±36V; R _L = 300Ω	E		600		ns
± Fault Recovery Time	t _{REC}	V _{NO-} , V _{NC-} = ±36V; R _L = 300Ω	E		1		μs
SWITCH DYNAMICS							
Turn-On Time	t _{ON}	V _{NO-} or V _{NC-} = ±10V, R _L = 300Ω, C _L = 35pF, Figure 2	+25°C		115	225	ns
			E			275	
Turn-Off Time	t _{OFF}	V _{NO-} or V _{NC-} = ±10V, R _L = 300Ω, C _L = 35pF, Figure 2	+25°C		70	185	ns
			E			235	
Break-Before-Make Time Delay (MAX314F Only) (Note 7)	t _{BBM}	V _{NO-} or V _{NC-} = ±10V, R _L = 100Ω, C _L = 10pF, Figure 3	+25°C	5	45		ns
			E	2			
Charge Injection	Q	V _{GEN} = 0V, R _{GEN} = 0Ω, C _L = 1nF, Figure 4	+25°C		70		pC
NO ₋ or NC ₋ Off-Capacitance	C _{NO-(OFF)}	f = 1MHz, Figure 5	+25°C		20		pF
COM ₋ Off-Capacitance	C _{COM-(OFF)}	f = 1MHz, Figure 5	+25°C		20		pF
COM ₋ On-Capacitance	C _{COM-(ON)}	f = 1MHz, Figure 5	+25°C		43		pF
Off-Isolation (Note 8)	V _{ISO}	f = 1MHz, R _L = 50Ω, C _L = 15pF, P _{IN} = 0dBm, Figure 6	+25°C		-55		dB
Channel-to-Channel Crosstalk (Note 9)	V _{CT}	f = 1MHz, R _L = 50Ω, C _L = 15pF, P _{IN} = 0dBm, Figure 6	+25°C		-104		dB
LOGIC INPUT							
Input Logic High	V _{IH}		E	2.4			V
Input Logic Low	V _{IL}		E			0.8	V
Input Leakage Current	I _{IN}	V _{IN-} = 0V or V+	E	-1		+1	μA
POWER SUPPLY							
Power-Supply Range	V+, V-		E	±4.5		±20	V
V+ Supply Current	I+	All V _{IN-} = +5V, V _{COM-} = 0V	+25°C		340	500	μA
			E			700	
		All V _{IN-} = 0V or V+, V _{COM-} = 0V	+25°C		140	250	
			E			350	

УДК 62-50/62-55/62-56/62-57/62-58/62-59/62-60/62-61/62-62/62-63/62-64/62-65/62-66/62-67/62-68/62-69/62-70/62-71/62-72/62-73/62-74/62-75/62-76/62-77/62-78/62-79/62-80/62-81/62-82/62-83/62-84/62-85/62-86/62-87/62-88/62-89/62-90/62-91/62-92/62-93/62-94/62-95/62-96/62-97/62-98/62-99/62-100/62-101/62-102/62-103/62-104/62-105/62-106/62-107/62-108/62-109/62-110/62-111/62-112/62-113/62-114/62-115/62-116/62-117/62-118/62-119/62-120/62-121/62-122/62-123/62-124/62-125/62-126/62-127/62-128/62-129/62-130/62-131/62-132/62-133/62-134/62-135/62-136/62-137/62-138/62-139/62-140/62-141/62-142/62-143/62-144/62-145/62-146/62-147/62-148/62-149/62-150/62-151/62-152/62-153/62-154/62-155/62-156/62-157/62-158/62-159/62-160/62-161/62-162/62-163/62-164/62-165/62-166/62-167/62-168/62-169/62-170/62-171/62-172/62-173/62-174/62-175/62-176/62-177/62-178/62-179/62-180/62-181/62-182/62-183/62-184/62-185/62-186/62-187/62-188/62-189/62-190/62-191/62-192/62-193/62-194/62-195/62-196/62-197/62-198/62-199/62-200/62-201/62-202/62-203/62-204/62-205/62-206/62-207/62-208/62-209/62-210/62-211/62-212/62-213/62-214/62-215/62-216/62-217/62-218/62-219/62-220/62-221/62-222/62-223/62-224/62-225/62-226/62-227/62-228/62-229/62-230/62-231/62-232/62-233/62-234/62-235/62-236/62-237/62-238/62-239/62-240/62-241/62-242/62-243/62-244/62-245/62-246/62-247/62-248/62-249/62-250/62-251/62-252/62-253/62-254/62-255/62-256/62-257/62-258/62-259/62-260/62-261/62-262/62-263/62-264/62-265/62-266/62-267/62-268/62-269/62-270/62-271/62-272/62-273/62-274/62-275/62-276/62-277/62-278/62-279/62-280/62-281/62-282/62-283/62-284/62-285/62-286/62-287/62-288/62-289/62-290/62-291/62-292/62-293/62-294/62-295/62-296/62-297/62-298/62-299/62-300/62-301/62-302/62-303/62-304/62-305/62-306/62-307/62-308/62-309/62-310/62-311/62-312/62-313/62-314/62-315/62-316/62-317/62-318/62-319/62-320/62-321/62-322/62-323/62-324/62-325/62-326/62-327/62-328/62-329/62-330/62-331/62-332/62-333/62-334/62-335/62-336/62-337/62-338/62-339/62-340/62-341/62-342/62-343/62-344/62-345/62-346/62-347/62-348/62-349/62-350/62-351/62-352/62-353/62-354/62-355/62-356/62-357/62-358/62-359/62-360/62-361/62-362/62-363/62-364/62-365/62-366/62-367/62-368/62-369/62-370/62-371/62-372/62-373/62-374/62-375/62-376/62-377/62-378/62-379/62-380/62-381/62-382/62-383/62-384/62-385/62-386/62-387/62-388/62-389/62-390/62-391/62-392/62-393/62-394/62-395/62-396/62-397/62-398/62-399/62-400/62-401/62-402/62-403/62-404/62-405/62-406/62-407/62-408/62-409/62-410/62-411/62-412/62-413/62-414/62-415/62-416/62-417/62-418/62-419/62-420/62-421/62-422/62-423/62-424/62-425/62-426/62-427/62-428/62-429/62-430/62-431/62-432/62-433/62-434/62-435/62-436/62-437/62-438/62-439/62-440/62-441/62-442/62-443/62-444/62-445/62-446/62-447/62-448/62-449/62-450/62-451/62-452/62-453/62-454/62-455/62-456/62-457/62-458/62-459/62-460/62-461/62-462/62-463/62-464/62-465/62-466/62-467/62-468/62-469/62-470/62-471/62-472/62-473/62-474/62-475/62-476/62-477/62-478/62-479/62-480/62-481/62-482/62-483/62-484/62-485/62-486/62-487/62-488/62-489/62-490/62-491/62-492/62-493/62-494/62-495/62-496/62-497/62-498/62-499/62-500/62-501/62-502/62-503/62-504/62-505/62-506/62-507/62-508/62-509/62-510/62-511/62-512/62-513/62-514/62-515/62-516/62-517/62-518/62-519/62-520/62-521/62-522/62-523/62-524/62-525/62-526/62-527/62-528/62-529/62-530/62-531/62-532/62-533/62-534/62-535/62-536/62-537/62-538/62-539/62-540/62-541/62-542/62-543/62-544/62-545/62-546/62-547/62-548/62-549/62-550/62-551/62-552/62-553/62-554/62-555/62-556/62-557/62-558/62-559/62-560/62-561/62-562/62-563/62-564/62-565/62-566/62-567/62-568/62-569/62-570/62-571/62-572/62-573/62-574/62-575/62-576/62-577/62-578/62-579/62-580/62-581/62-582/62-583/62-584/62-585/62-586/62-587/62-588/62-589/62-590/62-591/62-592/62-593/62-594/62-595/62-596/62-597/62-598/62-599/62-600/62-601/62-602/62-603/62-604/62-605/62-606/62-607/62-608/62-609/62-610/62-611/62-612/62-613/62-614/62-615/62-616/62-617/62-618/62-619/62-620/62-621/62-622/62-623/62-624/62-625/62-626/62-627/62-628/62-629/62-630/62-631/62-632/62-633/62-634/62-635/62-636/62-637/62-638/62-639/62-640/62-641/62-642/62-643/62-6

(V₊ = +15V, V₋ = -15V, V_{IH} = +2.4V, V_{IL} = +0.8V, GND = 0V, T_A = T_{MIN} to T_{MAX}, unless otherwise noted. Typical values are at T_A = +25°C.) (Notes 2, 3)

($V_+ = +12V$, $V_- = 0V$, $V_{IH} = +2.4V$, $V_{IL} = +0.8V$, $GND = 0V$, $T_A = T_{MIN}$ to T_{MAX} , unless otherwise noted. Typical values are at $T_A = +25^\circ C$.) (Notes 2, 3)

4

Quad, Rail-to-Rail, Fault-Protected, SPST Analog Switches

MAX312F/MAX313F/MAX314F

ELECTRICAL CHARACTERISTICS—Single +12V Supply (continued)

(V+ = +12V, V- = 0V, V_{IH} = +2.4V, V_{IL} = +0.8V, GND = 0V, T_A = T_{MIN} to T_{MAX}, unless otherwise noted. Typical values are at T_A = +25°C.) (Notes 2, 3)

PARAMETER	SYMBOL	CONDITIONS	T _A	MIN	TYP	MAX	UNITS
COM_ Leakage Current (Note 6)	I _{COM_}	V+ = V- = 0V; V _{NO_} , V _{NC_} = ±40V	+25°C	-1		+1	μA
			E	-10		+10	
Fault Response Time	t _{RES}	V _{NO_} , V _{NC_} = +36V; R _L = 300Ω	E		200		ns
Fault Recovery Time	t _{REC}	V _{NO_} , V _{NC_} = +36V; R _L = 300Ω	E		1		μs
SWITCH DYNAMICS							
Turn-On Time	t _{ON}	V _{NO_} or V _{NC_} = +10V, R _L = 300Ω, C _L = 35pF, Figure 2	+25°C		140	325	ns
			E			425	
Turn-Off Time	t _{OFF}	V _{NO_} or V _{NC_} = +10V, R _L = 300Ω, C _L = 35pF, Figure 2	+25°C		75	175	ns
			E			225	
Break-Before-Make Time Delay (MAX314F Only) (Note 6)	t _{BBM}	V _{NO_} or V _{NC_} = +10V, R _L = 100Ω, C _L = 10pF, Figure 3	+25°C	10	65		ns
			E	5			
Charge Injection	Q	V _{GEN} = 0V, R _{GEN} = 0Ω, C _L = 1nF, Figure 4	+25°C		-10		pC
LOGIC INPUT							
Input Logic High	V _{IH}		E	2.4			V
Input Logic Low	V _{IL}		E			0.8	V
Input Leakage Current (Note 6)	I _{IN}	V _{IN_} = 0V or V+	E	-1		+1	μA
POWER SUPPLY							
Power-Supply Range	V+		E	+9		+36	V
V+ Supply Current	I+	All V _{IN_} = +5V, V _{COM_} = +6V	+25°C		160	300	μA
			E			400	
		All V _{IN_} = 0V or V+, V _{COM_} = +6V	+25°C		70	150	
			E			250	

Note 2: The algebraic convention is used in this data sheet; the most negative value is shown in the minimum column.

Note 3: Electrical specifications at -40°C are guaranteed by design and not production tested.

Note 4: ΔRON = RON(MAX) - RON(MIN).

Note 5: Flatness is defined as the difference between the maximum and minimum value of on-resistance over the specified analog signal range.

Note 6: Single-supply leakage parameters are guaranteed by testing with dual supplies at the maximum rated temperature.

Note 7: Guaranteed by design.


Note 8: Off-isolation = 20 log₁₀ [V_{COM}/(V_{NC} or V_{NO})], V_{NC} or V_{NO} = output, V_{COM} = input to off switch.

Note 9: Between any two switches.

Quad, Rail-to-Rail, Fault-Protected, SPST Analog Switches

Typical Operating Characteristics

($T_A = +25^\circ\text{C}$, unless otherwise noted.)




Quad, Rail-to-Rail, Fault-Protected, SPST Analog Switches


Typical Operating Characteristics (continued)

($T_A = +25^\circ\text{C}$, unless otherwise noted.)


**TURN-ON/TURN-OFF TIME
vs. SUPPLY VOLTAGE (SINGLE SUPPLY)**




**TURN-ON/TURN-OFF TIME
vs. TEMPERATURE (DUAL SUPPLIES)**




**TURN-ON/TURN-OFF TIME
vs. TEMPERATURE (SINGLE SUPPLY)**




FREQUENCY RESPONSE




**TOTAL HARMONIC DISTORTION
PLUS NOISE vs. FREQUENCY**



**FAULT CURRENT vs. FAULT VOLTAGE
(DUAL SUPPLIES)**



**FAULT CURRENT vs. FAULT VOLTAGE
(SINGLE SUPPLY)**




Quad, Rail-to-Rail, Fault-Protected, SPST Analog Switches


Typical Operating Characteristics (continued)

($T_A = +25^\circ\text{C}$, unless otherwise noted.)


INPUT OVERVOLTAGE vs. OUTPUT




FAULT RECOVERY TIME (POSITIVE INPUT)




FAULT RECOVERY TIME (NEGATIVE INPUT)




FAULT RESPONSE TIME (POSITIVE INPUT)



FAULT RESPONSE TIME (NEGATIVE INPUT)



FAULT RESPONSE ($V_+ = 0\text{V}$, $V_- = -15\text{V}$)



Quad, Rail-to-Rail, Fault-Protected, SPST Analog Switches

Pin Description

PIN			NAME	FUNCTION
MAX312F	MAX313F	MAX314F		
1, 16, 9, 8	1, 16, 9, 8	1, 16, 9, 8	IN1, IN2, IN3, IN4	Logic-Control Digital Inputs
2, 15, 10, 7	2, 15, 10, 7	2, 15, 10, 7	COM1, COM2, COM3, COM4	Analog Switch Common Terminals
3, 14, 11, 6	—	—	NC1, NC2, NC3, NC4	Analog Switch Normally Closed Terminals
—	3, 14, 11, 6	—	NO1, NO2, NO3, NO4	Analog Switch Normally Open Terminals
—	—	3, 6	NO1, NO4	Analog Switch Normally Open Terminals
—	—	14, 11	NC2, NC3	Analog Switch Normally Closed Terminals
4	4	4	V-	Negative-Supply Voltage Input. Connect to GND for single-supply operation. Bypass with a 0.1μF capacitor to GND.
5	5	5	GND	Ground. Connect to digital ground.
12	12	12	N.C.	No Connection. Not internally connected.
13	13	13	V+	Positive-Supply Voltage Input. Bypass with a 0.1μF capacitor to GND.

Detailed Description

The MAX312F/MAX313F/MAX314F are fault-protected CMOS analog switches with unique operation and construction. These switches differ considerably from traditional fault-protection switches, with several advantages. First, they are constructed with two parallel FETs, allowing very low on-resistance when the switch is on. Second, they allow signals on the NO_ or NC_ pins that are within, or slightly beyond, the supply rails to be passed through the switch to the COM_ terminal (or vice versa), allowing true rail-to-rail signal operation. Third, the MAX312F/MAX313F/MAX314F have the same fault-protection performance on any of the NO_, NC_, or COM_ switch inputs. Operation is identical for both fault polarities. The fault protection extends to ±36V from GND with ±15V supplies.

During a fault condition, the particular overvoltage input (COM_, NO_, NC_) pin becomes high impedance regardless of the switch state or load resistance. When power is removed, the fault protection is still in effect. In this case, the COM_, NO_, or NC_ terminals are a virtual open circuit. The fault can be up to ±40V with power off. The switches turn off when V+ is not powered, regardless of V-.

Pin Compatibility

These switches have identical pinouts to common non-fault-protected CMOS switches. They allow for carefree

direct replacement in existing printed circuit boards since the NO_, NC_, and COM_ pins of each switch are fault protected.

Internal Construction

Internal construction is shown in Figure 1, with the analog signal paths shown in bold. A single NO switch is shown. The NC configuration is identical except the logic-level translator becomes an inverter. The analog switch is formed by the parallel combination of N-channel FET (N1) and P-channel FET (P1), which are driven on and off simultaneously according to the input fault condition and the logic-level state.

Normal Operation

Two comparators continuously compare the voltage on the COM_, NO_, and NC_ pins with V+ and V-. When the signal on COM_, NO_, or NC_ is between V+ and V-, the switch acts normally, with FETs N1 and P1 turning on and off in response to IN_ signals. The parallel combination of N1 and P1 forms a low-value resistor between NO_ (or NC_) and COM_ so that signals pass equally well in either direction.

Positive Fault Condition

When the signal on NO_ (or NC_) and COM_ exceeds V+, the high-fault comparator output is high, turning off FETs N1 and P1. This makes the NO_ (or NC_) and COM_ pins high impedance regardless of the switch

MAX312F/MAX313F/MAX314F

Quad, Rail-to-Rail, Fault-Protected, SPST Analog Switches

state. If the switch state is off, all FETs are turned off and both NO₋ (or NC₋) and COM₋ are high impedance.

Negative Fault Condition

When the signal on NO₋ (or NC₋) and COM₋ exceeds V₋, the low-fault comparator output is high, turning off FETs N1 and P1. This makes the NO₋ (or NC₋) and COM₋ pins high impedance regardless of the switch state. If the switch state is off, all FETs are turned off and both NO₋ (or NC₋) and COM₋ are high impedance.

Transient Fault Response and Recovery

When a fast rise-time and fall-time transient on NO₋, NC₋, or COM₋ exceeds V₊ or V₋, the output follows the input to the supply rail with only a few nanoseconds delay. This delay is due to the switch on-resistance and circuit capacitance to ground. When the input transient returns to within the supply rails, however, there is a longer output recovery time delay. For positive faults, the recovery time is typically 1μs. For negative faults, the recovery time is typically 0.6μs. These values depend on the output resistance and capacitance, and are not production tested or guaranteed. The delays are not dependent on the fault amplitude. Higher load resistance and capacitance increase recovery times.

Fault-Protection Voltage and Power Off

The maximum fault voltage on the NO₋ (or NC₋) and COM₋ pins is ±36V with power applied and ±40V with power off.

Failure Modes

Exceeding the fault-protection voltage limits on NO₋, NC₋, or COM₋, even for very short periods, can cause the device to fail (see the *Absolute Maximum Ratings*). The failure modes may not be obvious, and failure in one switch may or may not affect other switches in the same package.

Ground

There is no galvanic connection between the analog signal paths and GND. The analog signal paths consist of an N-channel and P-channel MOSFET with their sources and drains paralleled and their gates driven out of phase to V₊ and V₋ by the logic-level translators. However, the potential of the analog signals must be defined or at least limited with respect to GND.

V₊ and GND power the internal logic and logic-level translators and set the input logic thresholds. The logic-level translators convert the logic levels to switched V₊ and V₋ signals to drive the gates of the analog switches. This drive signal is the only connection between the power supplies and the analog signals.

Bipolar Supplies

The MAX312F/MAX313F/MAX314F operate with bipolar supplies between ±4.5V and ±20V. The V₊ and V₋ supplies need not be symmetrical, but their difference cannot exceed the absolute maximum rating of 44V.

Single Supply

The MAX312F/MAX313F/MAX314F operate from a single supply between +9V and +36V when V₋ is connected to GND.

Ordering Information (continued)

PART	TEMP RANGE	PIN-PACKAGE
MAX313FESE	-40°C to +85°C	16 SO
MAX313FEPE	-40°C to +85°C	16 Plastic DIP
MAX314FESE	-40°C to +85°C	16 SO
MAX314FEPE	-40°C to +85°C	16 Plastic DIP

Chip Information

TRANSISTOR COUNT: 251
PROCESS: CMOS
SUBSTRATE CONNECTED TO: V₊

Quad, Rail-to-Rail, Fault-Protected, SPST Analog Switches

Test Circuits/Timing Diagrams

MAX312F/MAX313F/MAX314F




Figure 1. Functional Diagram




Figure 2. Switch Turn-On/Turn-Off Times

Quad, Rail-to-Rail, Fault-Protected, SPST Analog Switches

Test Circuits/Timing Diagrams (continued)




Figure 3. MAX314F Break-Before-Make Interval




Figure 4. Charge Injection




Figure 5. COM, NO, NC Capacitance

Quad, Rail-to-Rail, Fault-Protected, SPST Analog Switches

Test Circuits/Timing Diagrams (continued)





Figure 6. Frequency Response, Off-Isolation, and Crosstalk


Pin Configurations (continued)



Quad, Rail-to-Rail, Fault-Protected, SPST Analog Switches

Package Information


(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to www.maxim-ic.com/packages.)



Quad, Rail-to-Rail, Fault-Protected, SPST Analog Switches

Package Information (continued)

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to www.maxim-ic.com/packages.)



MAX312F/MAX313F/MAX314F

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600 15

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

[Analog Devices Inc.:](#)

[MAX312FESE+](#) [MAX312FESE+T](#) [MAX313FEPE+](#) [MAX313FESE+](#) [MAX313FESE+T](#) [MAX314FESE+](#)
[MAX314FESE+T](#)