

## **General Description**

The MAX1917 provides a complete power-management solution for DDR memory. It contains a synchronous buck controller and an amplifier to generate 1/2VDDR voltage for VTT and VTTR. The VTT and VTTR voltages are maintained within 1% of 1/2VDDR. The controller operates in synchronous rectification mode to ensure balanced current sourcing and sinking capability of up to 25A. With a shutdown current of less than 5µA, the MAX1917 is the best choice for low-power notebook applications, as well as servers and desktop computers. An all N-FET design optimizes efficiency. The MAX1917 can also be used for generating VDDR and as a general-purpose step-down controller with variable switching frequency as high as 1MHz with few additional components.

The MAX1917 uses Maxim's proprietary Quick-PWM™ architecture for fast transient response up to 96% efficiency, and the smallest external components. Output current monitoring is achieved without sense resistors by monitoring the bottom FET's drain-to-source voltage. The current-limit threshold is programmable through an external resistor. The MAX1917 comes in a space-saving 16-pin QSOP package.

## **Applications**

**DDR Memory Power** Supply Processor or DSP Core Supply **AGTL Bus Termination** Supply

Notebook Computers **Desktop Computers** Storage **Networking Systems** 

**Features** 


- **♦ 25A Sourcing and Sinking Current**
- ♦ Automatically Sets VTT to 1/2VDDR
- ♦ VTT and VTTR Within 1% of 1/2VDDR
- **♦** Smallest Output Capacitors
- ♦ 4.5V to 14V (or 28V with Resistor-Divider) Input **Voltage Range**
- ◆ 1.5V to 3.6V Input DDR Range
- ♦ 200kHz/300kHz/400kHz/550kHz Preset Switching **Frequencies**
- ♦ Variable Switching Frequency of Up to 1MHz
- **♦ Overcurrent Protection Without Current-Sense** Resistor
- ♦ Internal Soft-Start
- ♦ VTTR Reference Sources and Sinks Up to 25mA
- ♦ Quick-PWM Control for Fastest Loop Response
- ♦ Up to 96% Efficiency
- ♦ 16-Pin QSOP Package

## **Ordering Information**


PART	TEMP RANGE	PIN-PACKAGE	
MAX1917EEE	-40°C to +85°C	16 QSOP	

Quick-PWM is a trademark of Maxim Integrated Products, Inc.

## Pin Configuration



## Typical Operating Circuit



MIXIM

Maxim Integrated Products 1

### **ABSOLUTE MAXIMUM RATINGS**

V+ to GND	0.3V to +15V
EN/HSD to GND	0.3V to +16V
VL to GND	0.3V to +6V
PGND to GND	0.3V to +0.3V
VTT, DDR, POK to GND	0.3V to +6V
REF, VTTR, DL, ILIM, FSEL to GND	0.3V to VL + 0.3V
LX to PGND	
BST to GND	0.3V to +36V
DH to LX	0.3V to $V_{BST} + 0.3V$
LX to BST	6V to +0.3V

REF Short Circuit to GND	Continuous
Continuous Power Dissipation ( $T_A = +70^{\circ}C$ )	
16-Pin QSOP (derate up to +70°C)	667mW
16-Pin QSOP (derating above +70°C)	8.3mW/°C
Operating Temperature Range	
Extended	40°C to +85°C
Junction Temperature	+150°C
Storage Temperature Range	
Lead Temperature (soldering 10s.)	+300°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### **ELECTRICAL CHARACTERISTICS**

 $(V+=12V,\,V_{EN/HSD}=V_{DDR}=2.5V,\,C_{VL}=4.7\mu\text{F},\,C_{VTTR}=1\mu\text{F},\,C_{REF}=0.22\mu\text{F},\,V_{FSEL}=0,\,ILIM=VL,\,PGND=LX=POK=GND,\,BST=VL.\,Specifications\,are\,for\,\textbf{T_A}=\textbf{0}^{\circ}\textbf{C}\,\,\textbf{to}\,+\textbf{85}^{\circ}\textbf{C}.\,Typical\,\,values\,are\,\,at\,T_{A}=+25^{\circ}\text{C},\,unless\,\,otherwise\,\,specified.)$ 

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
V. Input Voltage Denge		5.5		14.0	V
V+ Input Voltage Range	VL = V+	4.5		5.5	
EN/HSD Input Voltage Range	Enabled	1.5		15.0	V
DDR Input Voltage Range		0		3.6	V
V+ Supply Current	VTT = 2.0V		0.8	1.2	mA
DDR Supply Current			115	250	μΑ
EN/HSD Supply Current			5	10	μΑ
VL Supply Current	VL = V+ = 5.5V, VTT = 2.0V		0.8	1.2	mA
V+ Shutdown Supply Current	EN/HSD = 0V		3	5	μΑ
DDR Shutdown Supply Current	EN/HSD = 0V			1	μΑ
VL Shutdown Supply Current	VL = V + = 5.5V		3	5	μΑ
VL Undervoltage Lockout Threshold	Rising edge, hysteresis = 40mV	4.05	4.25	4.40	٧
VTT		•			
VTT Input Bias Current	V <sub>VTT</sub> = 2.5V	-0.1		0	μΑ
VTT Feedback Voltage Range		0		1.8	V
VTT Feedback Voltage	Overload range, V <sub>DDR</sub> = 1.8V	49.5	50	50.5	0/1/
Accuracy	Overload range, V <sub>DDR</sub> = 3.6V	49.5	50	50.5	%V <sub>DDR</sub>
REFERENCE					
Reference Output Voltage	$V+ = VL = 4.5V$ to 5.5V, $I_{REF} = 0$	1.98	2.00	2.02	V
Reference Load Regulation	$V+ = VL = 5V$ , $I_{REF} = 0$ to $50\mu A$			10	mV
Reference UVLO	V+ = VL = 5V	1.5	1.6	1.7	V
VTTR					
VTTR Output Voltage Range		0		1.8	V
	I <sub>VTTR</sub> = -5mA to +5mA	49.5	50	50.5	
VTTR Output Accuracy	$I_{VTTR}$ = -25mA to +25mA, $V_{DDR}$ = 1.8V	49	50	51	%V <sub>DDR</sub>
	$I_{VTTR}$ = -25mA to +25mA, $V_{DDR}$ = 3.6V	49.5	50	50.5	

### **ELECTRICAL CHARACTERISTICS (continued)**

 $(V+=12V,\,V_{EN/HSD}=V_{DDR}=2.5V,\,C_{VL}=4.7\mu\text{F},\,C_{VTTR}=1\mu\text{F},\,C_{REF}=0.22\mu\text{F},\,V_{FSEL}=0,\,ILIM=VL,\,PGND=LX=POK=GND,\,BST=VL.\,Specifications are for\,\textbf{T_A}=\textbf{0}^{\circ}\textbf{C}\,\,\textbf{to}\,\,\textbf{+85}^{\circ}\textbf{C}.\,Typical\,\,values\,are\,\,at\,\,T_{A}=+25^{\circ}\text{C},\,unless\,\,otherwise\,\,specified.)$ 

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS	
Thermal Shutdown	Rising temperature, typical hysteresis = 15°C	eresis = 15°C +160			°C	
SOFT-START						
ILIM Ramp Period	Ramps the ILIM trip threshold from 20% to 100% in 20% increments		1.7		ms	
OSCILLATOR		•				
	FSEL = VL		200			
One illete a Fare annual and	FSEL = unconnected		300		1.11=	
Oscillator Frequency	FSEL = REF		400		kHz	
	FSEL = GND		550			
	FSEL = VL	2.18	2.5	2.83		
On Time (Nate 4)	FSEL not connected	1.45	1.67	1.89		
On Time (Note 1)	FSEL = REF	1.09	1.25	1.41	μs	
	FSEL = GND	0.82	0.91	1.00		
Minimum Off Time (Note 1)			350	400	ns	
CURRENT LIMIT					•	
_	LX to PGND, ILIM = VL	90	100	110	mV	
Current-Limit Threshold	LX to PGND, $R_{ILIM} = 100k\Omega$	40	50	60		
(Positive Direction)	LX to PGND, $R_{ILIM} = 400k\Omega$	170	200	230	1	
Current-Limit Threshold	LX to PGND, ILIM = VL, with percentage of positive	00	110	100	0/	
(Negative Direction)	current-limit threshold	-90	-110	-130	%	
ILIM Input Current			5		μΑ	
V <sub>L</sub> REGULATOR						
Output Voltage	5.5V < V+ < 14V	4.8	5.0	5.2	V	
Output voltage	1mA < I <sub>VL</sub> < 35mA	4.0	3.0	0.2	v	
Line Regulation	$5.5V < V+ < 14V, I_{VL} = 10mA$		0.2		%	
RMS Output Current				35	mA	
Bypass Capacitor	$ESR < 100m\Omega$	2.2			μF	
DRIVER						
DH Gate-Driver On-Resistance	$V_{BST} - V_{LX} = 5V$		1.4	2.5	Ω	
DL Gate-Driver On-Resistance (Source)	DL high state		1.6	3	Ω	
DL Gate-Driver On-Resistance (Sink)	DL low state		0.75	1.25	Ω	
Dood Time	DL rising		32		ns	
Dead Time	DL falling		30			
FSEL LOGIC	•	ı				
Logic Input Current		-3		3	μΑ	
Logic GND Level				0.5	V	
Logic REF Level	FSEL = VREF	1.65		2.35	V	
Logic Float Level	FSEL floating	3.15		3.85	V	

## **ELECTRICAL CHARACTERISTICS (continued)**

 $(V+ = 12V, V_{EN/HSD} = V_{DDR} = 2.5V, C_{VL} = 4.7\mu F, C_{VTTR} = 1\mu F, C_{REF} = 0.22\mu F, V_{FSEL} = 0, ILIM = VL, PGND = LX = POK = GND, BST = VL. Specifications are for$ **T<sub>A</sub> = 0°C to +85°C**. Typical values are at T<sub>A</sub> = +25°C, unless otherwise specified.)

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Logic VL Level	FSEL = VL	VL - 0.4			V
EN/HSD LOGIC					
EN/HSD Shutdown Current	Max I <sub>EN/HSD</sub> for V <sub>EN/HSD</sub> = 0.8V	0.5		3.0	μΑ
Logic High	VL = V+ = 4.5V to 5.5V, 100mV hysteresis	1.45			V
Logic Low	VL = V + = 4.5V  to  5.5V			0.8	V
POWER-OK OUTPUT					
Upper VTT Threshold		110	112	114	%V <sub>DDR</sub> /
Lower VTT Threshold		86	88	90	%V <sub>DDR</sub> /
Upper VTTR Threshold		110	112	114	%V <sub>DDR</sub> /
Lower VTTR Threshold		86	88	90	%V <sub>DDR</sub> /
POK Output Low Level	I <sub>SINK</sub> = 2mA			0.4	V
POK Output High Leakage	V <sub>POK</sub> = 5.5V			5	μA

### **ELECTRICAL CHARACTERISTICS**

 $(V+ = 12V, V_{EN/HSD} = V_{DDR} = 2.5V, C_{VL} = 4.7\mu F, C_{VTTR} = 1\mu F, C_{REF} = 0.22\mu F, V_{FSEL} = 0, ILIM = VL, PGND = LX = POK = GND, BST = VL. Specifications are for$ **T<sub>A</sub> = -40°C to +85°C**, unless otherwise specified.) (Note 2)

VL = V+	5.5		440		
VL = V+			14.0	V	
	4.5		5.5	V	
Enabled	1.5		15.0	V	
	0		3.6	V	
VTT = 2.0V			1.2	mA	
			250	μΑ	
V <sub>EN/HSD</sub> = 2.5V			10	μΑ	
VL = V+ = 5.5V			1.2	mA	
EN/HSD = 0V			5	μΑ	
EN/HSD = 0V			1	μΑ	
VL = V+ = 5.5V			5	μΑ	
Rising edge, hysteresis = 40mV	4.05		4.40	V	
	<u>.</u>				
V <sub>VTT</sub> = 2.5V	-0.15		0	μΑ	
	0		1.8	V	
Overload range, V <sub>DDR</sub> = 1.8V	49.5		50.5	0/ \/	
Overload range, V <sub>DDR</sub> = 3.6V	49.5		50.5	%V <sub>DDR</sub>	
	·				
$V+ = VL = 4.5V$ to 5.5V, $I_{REF} = 0$	1.98		2.02	V	
$V+ = VL = 5V$ , $I_{REF} = 0$ to $50\mu A$			10	mV	
	Enabled  VTT = 2.0V  VEN/HSD = 2.5V  VL = V+ = 5.5V  EN/HSD = 0V  EN/HSD = 0V  VL = V+ = 5.5V  Rising edge, hysteresis = 40mV  VYTT = 2.5V  Overload range, VDDR = 1.8V  Overload range, VDDR = 3.6V  V+ = VL = 4.5V to 5.5V, IREF = 0	Enabled 1.5  O  VTT = 2.0V  VEN/HSD = 2.5V  VL = V+ = 5.5V  EN/HSD = 0V  EN/HSD = 0V  VL = V+ = 5.5V  Rising edge, hysteresis = 40mV  4.05  VVTT = 2.5V  Overload range, VDDR = 1.8V  Overload range, VDDR = 3.6V  V+ = VL = 4.5V to 5.5V, IREF = 0  1.98	Enabled 1.5  VTT = 2.0V  VEN/HSD = 2.5V  VL = V+ = 5.5V  EN/HSD = 0V  EN/HSD = 0V  VL = V+ = 5.5V  Rising edge, hysteresis = 40mV  4.05  VVTT = 2.5V  Overload range, VDDR = 1.8V  Overload range, VDDR = 3.6V  V+ = VL = 4.5V to 5.5V, IREF = 0  1.98	Enabled 1.5 15.0  0 3.6  VTT = 2.0V 1.2  250  VEN/HSD = 2.5V 10  VL = V + = 5.5V 5.5V  EN/HSD = 0V 5  EN/HSD = 0V 5  EN/HSD = 0V 1  VL = V + = 5.5V 5.5V  Rising edge, hysteresis = 40mV 4.05 4.40  VYTT = 2.5V -0.15 0  0 1.8  Overload range, VDDR = 1.8V 49.5 50.5  Overload range, VDDR = 3.6V 49.5 50.5	

## **ELECTRICAL CHARACTERISTICS (continued)**

 $(V+=12V,\ V_{EN/HSD}=V_{DDR}=2.5V,\ C_{VL}=4.7\mu\text{F},\ C_{VTTR}=1\mu\text{F},\ C_{REF}=0.22\mu\text{F},\ V_{FSEL}=0,\ ILIM=VL,\ PGND=LX=POK=GND,\ BST=VL.\ Specifications\ are\ for\ \textbf{T_A}=-\textbf{40}^{\circ}\textbf{C}\ \textbf{to}+\textbf{85}^{\circ}\textbf{C},\ unless\ otherwise\ specified.)\ (Note\ 2)$ 

PARAMETER	CONDITIONS	MIN	TYP MAX	UNITS
Reference UVLO	V+ = VL = 5V	1.5	1.7	V
VTTR	·			
VTTR Output Voltage Range		0	1.8	V
	Ivttr = -5mA to +5mA	49.5	50.5	
VTTR Output Accuracy	Ivttr = -25mA to +25mA, VDDR = 1.8V	49	51	%V <sub>DDR</sub>
	I <sub>VTTR</sub> = -25mA to +25mA, V <sub>DDR</sub> = 3.6V	49.5	50.5	
OSCILLATOR	·			
	FSEL = VL	2.18	2.83	
O T' (N + 4)	FSEL not connected	1.45	1.89	
On Time (Note 1)	FSEL = REF	1.09	1.41	μs
	FSEL = GND	0.82	1.00	
Minimum Off Time (Note 1)			400	ns
CURRENT LIMIT		•		•
	LX to PGND, ILIM = VL	85	110	
Current-Limit Threshold (Positive Direction)	LX to PGND, $R_{ILIM} = 100k\Omega$	35	60	mV
	LX to PGND, $R_{ILIM} = 400k\Omega$	160	230	
Current-Limit Threshold (Negative Direction)	, , , , , , , , , , , , , , , , , , , ,		-130	%
VL REGULATOR				
Output Voltage	5.5V < V+ < 14V; 1mA < I <sub>VL</sub> < 35mA	4.8	5.2	V
RMS Output Current	1 12		35	mA
Bypass Capacitor	ESR < $100$ mΩ	2.2		μF
FSEL LOGIC		•		
Logic Input Current			3	μΑ
Logic GND Level		İ	0.5	V
Logic REF Level	FSEL = VREF	1.65	2.35	V
Logic Float Level	FSEL floating	3.15	3.85	V
Logic VL Level	FSEL = VL	VL - 0.4		V
EN/HSD LOGIC				
EN/HSD Shutdown Current	I <sub>EN/HSD</sub> for V <sub>EN/HSD</sub> = 0.8V	0.5	3.0	μA
Logic High	VL = V+ = 4.5V to 5.5V, 100mV hysteresis	1.45		V
Logic Low	VL = V+ = 4.5V to 5.5V		0.8	V
POWER-OK OUTPUT				
Upper VTT Threshold		110	114	%V <sub>DDR</sub>
Lower VTT Threshold		86	90	%V <sub>DDR</sub>

## **ELECTRICAL CHARACTERISTICS (continued)**

 $(V+ = 12V, V_{EN/HSD} = V_{DDR} = 2.5V, C_{VL} = 4.7\mu F, C_{VTTR} = 1\mu F, C_{REF} = 0.22\mu F, V_{FSEL} = 0, ILIM = VL, PGND = LX = POK = GND, C_{VL} = 12V, V_{EN/HSD} = V_{DDR} = 2.5V, C_{VL} = 4.7\mu F, C_{VTTR} = 1\mu F, C_{REF} = 0.22\mu F, V_{FSEL} = 0, ILIM = VL, PGND = LX = POK = GND, C_{VL} = 12V, V_{EN/HSD} = V_{DDR} = 2.5V, C_{VL} = 4.7\mu F, C_{VTTR} = 1\mu F, C_{REF} = 0.22\mu F, V_{FSEL} = 0, ILIM = VL, PGND = LX = POK = GND, C_{VL} = 12V, V_{EN/HSD} = 12V,$ BST = VL. Specifications are for T<sub>A</sub> = -40°C to +85°C, unless otherwise specified.) (Note 2)


PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Upper VTTR Threshold		110		114	%V <sub>DDR</sub> /2
Lower VTTR Threshold		86		90	%V <sub>DDR</sub> /2
POK Output Low Level	I <sub>SINK</sub> = 2mA			0.4	V
POK Output High Leakage	V <sub>POK</sub> = 5.5V			5	μΑ

Note 1: On Time and Off Time specifications are measured from 50% point to 50% point at the DH pin with LX forced to 0V, BST forced to 5V, and a 250pF capacitor connected from DH to LX. Actual in-circuit times may differ due to MOSFET switching

Note 2: Specifications to -40°C are guaranteed by design and are not production tested.


## **Typical Operating Characteristics**

 $(V + = 12V, V_{OUT} = 1.25V, T_A = +25^{\circ}C, unless otherwise noted.)$ 




## Typical Operating Characteristics (continued)


(V+ = 12V,  $V_{OUT}$  = 1.25V,  $T_A$  = +25°C, unless otherwise noted.)



## Typical Operating Characteristics (continued)

(V+ = 12V,  $V_{OUT}$  = 1.25V,  $T_A$  = +25°C, unless otherwise noted.)






## **Pin Description**

PIN	NAME	FUNCTION		
1	EN/HSD	Enable/High-Side Drain. Connect to the high-side N-FET drain for normal operation. Leave unconnected or connect to GND for low-power shutdown.		
2	DDR Reference Input. An applied voltage at DDR sets V <sub>VTT</sub> and V <sub>VTTR</sub> to 1/2V <sub>DDR</sub> . DDR voltage range from 0 to 3.6V.			
3	POK	Power-OK Output. POK is an open-drain output and is logic high when both VTT and VTTR are within 12% of regulation. POK is pulled low in shutdown.		
4	VTT	VTT Feedback Input. Connect to VTT output.		
5	ILIM	Current-Limit Threshold Adjustment. Connect a resistor from ILIM to GND to set the current-limit threshold, or connect ILIM to VL for default setting. See the Setting the Current Limit section.		
6	FSEL	Frequency Select. Selects the switching frequency of the MAX1917. See Table 1 for configuration of FSEL.		
7	REF	Reference Bypass. Connect a 0.22µF or larger capacitor from REF to GND.		
8	GND	Ground		
9	VTTR	VTTR Reference Output. Connect a 1µF or larger capacitor from VTTR to GND. VTTR is capable of sourcing and sinking up to 25mA.		
10	V+	Input Supply Voltage. Supply input for the VL regulator and the VTTR regulator. Bypass with a 0.22µF or larger capacitor.		
11	VL	Internal Regulator Output. Connect a 2.2µF or larger capacitor from VL to GND. VL can be connected to V+ if the operating range is 4.5V to 5.5V.		
12	DL	Low-Side MOSFET Gate Drive. Connect to the gate of the low-side N-channel MOSFET.		
13	PGND	Power Ground		
14	BST	Bootstrapped Supply to Drive High-Side N-Channel MOSFET. Connect a 0.47µF or larger capacitor from BST to LX.		
15	DH	High-Side MOSFET Gate Drive. Connect to the high-side N-channel MOSFET gate.		
16	LX	Inductor Switching Node		

## **Functional Diagram**



## **Detailed Description**

### Internal Linear Regulator (VL)

An internal regulator produces the 5V supply (VL) that powers the PWM controller, MOSFET driver, logic, reference, and other blocks within the IC. This 5V low-dropout (LDO) linear regulator supplies up to 35mA for MOSFET gate-drive and external loads. For supply voltages between 4.5V and 5.5V, connect VL to V+. This bypasses the VL regulator, which improves efficiency, and allows the IC to function at lower input voltages.

### On-Time One-Shot and Switching Frequency

The heart of the PWM is the one-shot that sets the high-side switch on time. This fast, low-jitter, adjustable one-shot includes circuitry that varies the on time in response to both input and output voltages. The high-side switch on time is inversely proportional to the input voltage as measured by the EN/HSD input, and is directly proportional to the VTT output voltage. This algorithm results in a nearly constant switching frequency despite the lack of a fixed-frequency clock generator. The switching frequency can be selected to avoid noise-sensitive regions such as the 455kHz IF band. Also, with a constant switching frequency, the inductor ripple-current operating point remains relatively constant, resulting in easy design methodology and predictable output voltage ripple. The general formula for on time (ton) is:

$$t_{ON} = K \times N \times \frac{1}{V_{HSD}} \times \frac{V_{DDR}}{2} \mu s$$

where  $V_{HSD}$  and  $V_{DDR}$  are the voltages measured at EN/HSD and DDR, respectively, and K = 1.7 $\mu$ s. The value of N depends on the configuration of FSEL and is listed in Table 1.

The actual switching frequency, which is given by the following equation, varies slightly due to voltage drop across the on-resistance of the MOSFETs and the DC resistance of the output inductor:

$$f_S = \frac{0.5 \times V_{DDR} + I_O(R_{DSONL} + R_{DC})}{t_{ON} \times (V_{IN} + I_O(R_{DSONL} - R_{DSONH}))} \times 10^3 \,\text{kHz}$$

where Io is the output current, RDSONH is the on-resistance of the high-side MOSFET, RDSONL is the onresistance of the low-side MOSFET, and RDC is the DC resistance of the output inductor. The above equation is valid only when FSEL is connected to ground. The ideal switching frequency for VDDR = 2.5V is about 550kHz. The switching frequency, which is almost constant, results in relatively constant inductor ripple current regardless of input voltage and predictable output voltage ripple. This feature eases design methodology. Switching frequency increases for positive (sourcing) load current and decreases for negative (sinking) load current, due to the changing voltage drop across the low-side MOSFET, which changes the inductor-current discharge ramp rate. The on times guaranteed in the Electrical Characteristics tables are also influenced by switching delays caused by the loading effect of the external power MOSFETs.

#### **VTTR Reference**

The MAX1917 VTTR output is capable of sourcing or sinking up to 25mA of current. The V<sub>TTR</sub> output voltage is one half of the voltage applied to the DDR input. Bypass VTTR with at least a 1.0µF capacitor.

### **EN/HSD Function**

In order to reduce pin count and package size, the MAX1917 features a dual-function input pin, EN/HSD. When EN/HSD is connected to ground, the internal circuitry powers off, reducing current consumption to less than 5µA typical (circuit of Figure 6). To enable normal operation, connect EN/HSD to the drain of the high-side MOSFET. If EN/HSD is not grounded, it becomes an input that monitors the high-side MOSFET drain voltage (converter input voltage) and uses that measurement to calculate the appropriate on time for the converter. Therefore, EN/HSD must be connected to this node in order for the controller to operate properly.

Table 1. Configuration of FSEL

FSEL CONNECTED TO	N	t <sub>ON</sub> (μs)	FREQUENCY (kHz)	CONDITION
Ground	1.00	0.91	550	$0.5V_{DDR} / V_{HSD} = 0.5$
REF	1.33	1.25	400	$0.5V_{DDR} / V_{HSD} = 0.5$
Floating	2.00	1.66	300	$0.5V_{DDR} / V_{HSD} = 0.5$
VL	3.00	2.50	200	$0.5V_{DDR} / V_{HSD} = 0.5$

### Voltage Reference

The voltage at REF is nominally 2.00V. Connect a 0.22µF ceramic bypass capacitor between REF and GND.

#### **Overcurrent Protection**

The current-limit circuit employs a unique "valley" current-sensing algorithm that uses the on-state resistance of the low-side MOSFET as a current-sensing element. If the current-sense signal is greater than the currentlimit threshold, the PWM is not allowed to initiate a new cycle. The actual peak current is greater than the current-limit threshold by an amount equal to the inductor ripple current. Therefore, the exact current-limit characteristic and maximum load capability are a function of the MOSFET on-resistance, inductor value, and input voltage. The reward for this uncertainty is robust, lossless overcurrent sensing. There is also a negative current limit that prevents excessive reverse inductor currents when VouT is sinking current. The negative current-limit threshold is set to approximately 110% of the positive current limit, and tracks the positive current limit when ILIM is adjusted. The current-limit threshold can be adjusted with an external resistor (RILIM) at ILIM. A precision 5µA pullup current source at ILIM sets a voltage drop on this resistor, adjusting the current-limit threshold from <50mV to >200mV. In the adjustable mode, the current-limit threshold voltage is precisely 1/10th the voltage seen at ILIM.

Therefore, choose R<sub>ILIM</sub> equal to  $2k\Omega/mV$  of the current-limit threshold. The threshold defaults to 100mV when ILIM is connected to VL. The logic threshold for switchover to the 100mV default value is approximately  $V_L$  - 1V. The adjustable current limit can accommodate

 $\sim$ POK MIXIM DDR MAX1917 RDRP EN/HSD ΙX V<sub>OUT</sub> RFF DL 4 x 270μF \_ 2V = II IM PGND ESFI VTT GND VTTF VTTR

Figure 1. Using a Resistor for Voltage Positioning

various MOSFETs. A capacitor in parallel with R<sub>ILIM</sub> can provide a variable soft-start function.

Carefully observe the PC board layout guidelines to ensure that noise and DC errors do not corrupt the current-sense signals seen by LX and PGND. The IC must be mounted close to the low-side MOSFET with short, direct traces making a Kelvin-sense connection to the source and drain terminals. See the *PC Board Layout* section.

### **Voltage Positioning**

The quick-PWM control architecture responds virtually instantaneously to transient load changes and eliminates the control loop delay of conventional PWM controllers. As a result, a large portion of the voltage deviation during a step load change is from the equivalent series resistance (ESR) of the output capacitors. For DDR termination applications, the maximum allowed voltage deviation is  $\pm 40 \text{mV}$  for any output load transition from sourcing current to sinking current. Passive voltage positioning adjusts the converter's output voltage based on its load current to optimize transient response and minimize the required output capacitance. Voltage positioning is implemented by connecting a  $2 \text{m}\Omega$  resistor as shown in Figure 1.

### **MOSFET Drivers**

The DH and DL drivers are optimized for driving moderate-size, high-side and larger, low-side power MOSFETs and are optimized for 2.5V and 5V input voltages. The drivers are sized to drive MOSFETs that can deliver up to 25A output current. An adaptive dead-time circuit monitors the DL output and prevents the




Figure 2. Increasing the On Time of the High-Side MOSFET

high-side FET from turning on until DL is fully off. There must be a low-resistance, low-inductance path from the DL driver to the MOSFET gate in order for the adaptive dead-time circuit to work properly. Otherwise, the sense circuitry in the MAX1917 interprets the MOSFET gate as off while there is actually still charge left on the gate. Use very short, wide traces measuring 10 squares to 20 squares (50mils to 100mils wide if the MOSFET is 1in from the MAX1917). The dead time at the other edge (DH turning off) is determined by a fixed 35ns (typ) internal delay. The internal pulldown transistor that drives DL low is robust, with a  $0.5\Omega$  (typ) on-

resistance. This helps prevent DL from being pulled up during the fast rise time of the inductor node, due to capacitive coupling from the drain to the gate of the massive low-side synchronous-rectifier MOSFET. Some combinations of high- and low-side FETs may be encountered that cause excessive gate-drain coupling, which can lead to efficiency-killing, EMI-producing shoot-through currents. This can often be remedied by adding a resistor (RBST) in series with BST, which increases the turn-on time of the high-side FET without degrading the turn-off time (Figure 2).

## **Typical Application Circuits**




Figure 3. Typical Application Circuit for 1.25V at 7A Output

## **Typical Application Circuits (continued)**




Figure 4. Typical Application Circuit for 1.25V at 7A Output Using Voltage Positioning




Figure 5. Typical Application Circuit for 1.25V at 3.5A Output

## Typical Application Circuits (continued)




Figure 6. Typical Application Circuit Using P/N-Channel MOSFETs for EN to Minimize the Supply Current from V<sub>IN</sub> in Shutdown Mode




Figure 7. Circuit to Generate a Fixed 2.5V at 12A Output with a Wide Input Voltage Range

## **Design Procedure**

Firmly establish the input voltage range and maximum load current before choosing a switching frequency and inductor operating point (ripple current ratio). The primary design trade-off is in choosing a good switching frequency and inductor operating point, and the following four factors dictate the rest of the design:

- Input Voltage Range. The maximum value (VIN(MAX)) must accommodate the worst-case high input voltage. The minimum value (VIN(MIN)) must account for the lowest input voltage after drops due to connectors, fuses, and battery selector switches. If there is a choice at all, lower input voltages result in better efficiency.
- 2) Maximum Load Current. There are two values to consider. The peak load current (I<sub>LOAD(MAX)</sub>) determines the instantaneous component stresses and filtering requirements, and thus drives output capacitor selection, inductor saturation rating, and the design of the current-limit circuit. The continuous load current (I<sub>LOAD</sub>) determines the thermal stresses and thus drives the selection of input capacitors, MOSFETs, and other critical heat-contributing components.
- 3) **Switching Frequency**. This determines the basic trade-off between size and efficiency. The optimal frequency is largely a function of maximum input voltage, due to MOSFET switching losses that are proportional to frequency and V<sub>IN</sub>2. The optimum frequency is also a moving target, due to rapid improvements in MOSFET technology that are making higher frequencies more practical.
- 4) Inductor Operating Point. This provides trade-offs between size and efficiency. Low inductor values cause large ripple currents, resulting in the smallest size but poor efficiency and high output noise. The minimum practical inductor value is one that causes the circuit to operate at the edge of critical conduction (where the inductor current just touches zero with every cycle at maximum load). Inductor values lower than this grant no further size-reduction benefit.

The inductor ripple current also impacts transient-response performance, especially at low  $V_{\text{IN}}$  -  $V_{\text{OUT}}$  differentials. Low inductor values allow the inductor current to slew faster, replenishing charge removed from the output filter capacitors by a sudden load step. The amount of output sag is also a function of the maximum duty factor, which can be calculated from the on time and minimum off time:

$$V_{SAG} = \frac{\left(\Delta I_{LOAD(MAX)}\right)^{2} \times L}{2 \times C_{f} \times DUTY \times \left(V_{IN(MIN)} - V_{OUT}\right)} kHz$$

### **Output Inductor Selection**

The switching frequency (on time) and operating point (% ripple or LIR) determine the inductor value as follows:

$$L = \frac{V_{OUT}}{f \times LIR \times I_{LOAD(MAX)}}$$

Example:  $I_{LOAD(MAX)} = 7A$ ,  $V_{OUT} = 1.25V$ , f = 550kHz, 50% ripple current or LIR = 0.5:

$$L = \frac{1.25V}{550kHz \times 0.5 \times 7A} = 0.65\mu H (0.68\mu H)$$

Find a low-loss inductor having the lowest possible DC resistance that fits in the allotted dimensions. Ferrite cores are often the best choice, although powdered iron is inexpensive and can work well at 200kHz. The core must be large enough not to saturate at the peak inductor current:

(IPEAK): IPEAK = ILOAD(MAX) + (LIR / 2) (ILOAD(MAX))

### **Output Capacitor Selection**

The output filter capacitor must have low enough ESR to meet output ripple and load-transient requirements, yet have high enough ESR to satisfy stability requirements. Also, the capacitance value must be high enough to absorb the inductor energy going from a positive full-load to negative full-load condition or vice versa without incurring significant over/undershoot. In DDR termination applications where the output is subject to violent load transients, the output capacitor's size depends on how much ESR is needed to prevent the output from dipping too low under a load transient. Ignoring the sag due to finite capacitance:

$$R_{ESR} \le \frac{V_{DIP}}{I_{LOAD(MAX)}} = \frac{40mV}{14A} = 2.85m\Omega$$

In DDR applications,  $V_{DIP} = 40 \text{mV}$ , the output capacitor's size depends on how much ESR is needed to maintain an acceptable level of output voltage ripple:

$$R_{ESR} \le \frac{V_{P-P}}{LIR \times I_{LOAD(MAX)}} = \frac{9mV}{0.5 \times 7A} = 2.57m\Omega$$

The actual microfarad capacitance value required relates to the physical size needed to achieve low ESR, as well as to the chemistry of the capacitor technology. As a result, the capacitor is usually selected by ESR and voltage rating rather than by capacitance value (this is true of tantalums, OS-CONs, POSCAPs, and other electrolytics).

### **Input Capacitor Selection**

The input capacitor must meet the ripple current requirement (IRMS) imposed by the switching currents. Nontantalum chemistries (ceramic, aluminum, or OSCON) are preferred due to their superior surge current capacity:

$$I_{RMS} = I_{LOAD} \times \left( \sqrt{\frac{V_{OUT} \times (V_{IN} - V_{OUT})}{V_{IN}}} \right)$$

### **Setting the Current Limit**

The minimum current-limit threshold must be great enough to support the maximum load current when the current limit is at the minimum tolerance value. The valley of the inductor current occurs at ILOAD(MAX) minus half of the ripple current. For example:

where  $I_{LIMIT(LOW)} = minimum$  current-limit threshold voltage divided by the  $R_{DS(ON)}$  of Q2. For the MAX1917, the minimum current-limit threshold (100mV default setting) is 50mV. Use the worst-case maximum value for  $R_{DS(ON)}$  from the MOSFET Q2 data sheet, and add some margin for the rise in  $R_{DS(ON)}$  with temperature. A good general rule is to allow 0.5% additional resistance for each °C of temperature rise.

When adjusting the current limit, use a 1% tolerance  $R_{\text{ILIM}}$  resistor to prevent a significant increase of errors in the current-limit tolerance.

#### **Setting the Voltage Positioning**

The droop resistor, RDRP, in series with the output inductor before the output capacitor, sets the droop voltage,  $V_{DRP}$ . Choose  $R_{DRP}$  such that the output voltage at the maximum load current, including ripple, is just above the lower limit of the output tolerance:

$$R_{DRP} < \frac{V_{OUT(TYP)} - V_{OUT(MIN)} - V_{RIPPLE}/2}{I_{OUT(MAX)}}$$

RDRP introduces some power dissipation, which is given by:

$$PD(DRP) = RDRP \times IOUT(MAX)^2$$

RDRP should be chosen to handle this power dissipation.

### **MOSFET Power Dissipation**

Worst-case conduction losses occur at the duty-factor extremes. For the high-side MOSFET, the worst-case power dissipation due to resistance occurs at minimum input voltage:

$$PD(Q1) = (V_{OUT} / V_{IN(MIN)}) \times (I_{LOAD}^2) \times (R_{DS(ON)})$$

Generally, a small high-side MOSFET is desired in order to reduce switching losses at high input voltages. However, the RDS(ON) required to stay within package power-dissipation limits often limits how small the MOSFET can be. Again, the optimum occurs when the switching (AC) losses equal the conduction (RDS(ON)) losses. Calculating the power dissipation in Q1 due to switching losses is challenging because it must allow for difficult-to-quantify factors that influence the turn-on and turn-off times. These factors include the internal gate resistance, gate charge, threshold voltage, source inductance, and PC board layout characteristics. The following switching loss calculation provides only a very rough estimate and is no substitute for breadboard evaluation, preferably including a check using a thermocouple mounted on Q1:

$$PD(SWITCHING) = \frac{C_{RSS} \times V_{IN(MAX)}^{2} \times f \times I_{LOAD}}{I_{GATE}}$$

where C<sub>RSS</sub> is the reverse transfer capacitance of Q1 and I<sub>GATE</sub> is the peak gate-drive source/sink current. For the low-side MOSFET, Q2, the worst-case power dissipation always occurs at maximum input voltage:

$$PD(Q2) = (1 - V_{OUT} / V_{IN(MAX)}) \times I_{LOAD}^2 \times R_{DS(ON)}$$

The absolute worst case for MOSFET power dissipation occurs under heavy overloads that are greater than or equal to I<sub>LOAD(MAX)</sub>. To protect against this condition, design the circuit to tolerate:

$$I_{LOAD} = I_{LIMIT(HIGH)} + (LIR / 2) (I_{LOAD}(MAX))$$

where I<sub>LIMIT(HIGH)</sub> is the maximum valley current allowed by the current-limit circuit, including threshold tolerance and on-resistance variation. If short-circuit protection without overload protection is enough, a normal I<sub>LOAD</sub> value can be used for calculating component stresses.

### **Control IC Power Dissipation**

MAX1917 has on-chip MOSFETs drivers (DH and DL) that dissipate the power loss due to driving the external MOSFETs. Power dissipation due to a MOSFET driver is given by:

$$P_{DR} = (V +) \times (f_S \times (Q_{GH} + Q_{GL}) + I_{VTTR})$$

where Q<sub>GH</sub> and Q<sub>GL</sub> are the total gate charge of the high-side and low-side MOSFETs, respectively. Select the switching frequency and V+ correctly to ensure the power dissipation does not exceed the package power dissipation requirement.

# Applications Information

### PC Board Layout

Careful PC board layout is critical to achieving low switching losses and clean, stable operation. The switching power stage requires particular attention. If possible, mount all of the power components on the top side of the board with their ground terminals flush against one another. Follow these guidelines for good PC board layout:

- Keep the high-current paths short, especially at the ground terminals. This practice is essential for stable, jitter-free operation.
- Connect GND and PGND together as close to the IC as possible.

- 3) Keep the power traces and load connections short. This practice is essential for high efficiency. The use of thick copper PC boards (2oz vs. 1oz) can enhance full-load efficiency by 1% or more. Correctly routing PC board traces is a difficult task that must be approached in terms of fractions of centimeters, where a single mΩ of excess trace resistance causes a measurable efficiency penalty.
- 4) LX and PGND connections to Q2 for current limiting must be made using Kelvin-sense connections in order to guarantee the current-limit accuracy. With 8-pin SO MOSFETs, this is best done by routing power to the MOSFETs from outside using the top copper layer, while tying in PGND and LX inside (underneath) the 8-pin SO package.
- 5) When trade-offs in trace lengths must be made, it is preferable to allow the inductor charging path to be made longer than the discharge path. For example, it is better to allow some extra distance between the input capacitors and the high-side MOSFET than to allow distance between the inductor and the lowside MOSFET or between the inductor and the output filter capacitor.
- 6) Ensure that the VTT feedback connection to C<sub>OUT</sub> is short and direct. In some cases, it may be desirable to deliberately introduce some trace length (droop resistance) between the FB inductor node and the output filter capacitor.
- 7) VTT feedback sense point should also be as close as possible to the load connection.
- 8) Route high-speed switching nodes away from sensitive analog nodes (DDR, EN/HSD, REF, ILIM).
- Make all pin-strap control input connections (ILIM, etc.) to GND or VL close to the chip, and do not connect to PGND.


## Chip Information

TRANSISTOR COUNT: 2708

PROCESS: BiCMOS

## Package Information

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to **www.maxim-ic.com/packages**.)



Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

# **Mouser Electronics**

**Authorized Distributor** 

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Analog Devices Inc.:

MAX1917EEE+ MAX1917EEE+T