Click <u>here</u> to ask about the production status of specific part numbers.

DG411F/DG412F/ DG413F

Quad, Rail-to-Rail, Fault-Protected, SPST Analog Switches

General Description

The DG411F/DG412F/DG413F are quad, single-pole/single-throw (SPST), fault-protected analog switches. They are pin compatible with the industry-standard nonprotected DG411/DG412/DG413. These new switches feature fault-protected inputs and Rail-to-Rail[®] signal-handling capability. All terminals are protected from overvoltage faults up to ±36V with power on and up to ±40V with power off. During a fault condition, the COM, NO, or NC terminal becomes an open circuit and only microamperes of leakage current flow from the source. On-resistance is 35Ω (max) and is matched between switches to 1.5Ω (max) at +25°C.

The DG411F has four normally closed (NC) switches. The DG412F has four normally open (NO) switches. The DG413F has two NC and two NO switches. These CMOS switches operate with dual power supplies ranging from $\pm 4.5V$ to $\pm 20V$ or a single supply between +9V and +36V. All digital inputs have +0.8V and +2.4V logic thresholds, ensuring both TTL and CMOS logic compatibility when using $\pm 15V$ or a single +12V supply.

For supply voltages of \pm 5V, +5V, and +3V, refer to the MAX4711/MAX4712/MAX4713 data sheet.

Applications

- Communication Systems
- Signal Routing
- Test Equipment
- Data Acquisition
- Industrial and Process Control Systems
- Avionics
- Redundant/Backup Systems

Benefits and Features

- No Power-Supply Sequencing Required
- Rail-to-Rail Signal Handling
- All Switches Off with Power Off
- All Switches Off when V+ is Off and V- is On
- ±40V Fault Protection with Power Off
- ±36V Fault Protection with ±15V Supplies
- Control Line Fault Protection from V- - 0.3V to V- + 40V
- Pin Compatible with Industry-Standard DG411/DG412/DG413
- 20ns (typ) Fault Response Time
- 35Ω (max) R_{ON} with ±15V Supplies
- ±4.5V to ±20V Dual Supplies
- +9V to +36V Single Supply
- TTL- and CMOS-Compatible Logic Inputs with ±15V or Single +9V to +15V Supplies

Ordering Information appears at end of data sheet.

Rail-to-Rail is a registered trademark of Nippon Motorola, Ltd.



Quad, Rail-to-Rail, Fault-Protected, SPST Analog Switches

Absolute Maximum Ratings

(Voltages	Referenced	to	GND))

V+	0.3V to +44V	
V	44V to +0.3V	C
V+ to V	-0.3V to +44V	
IN	(V 0.3V) to (V- + 40V)	
NO_, NC_ to COM_ (Note1)	40V to +40V	
COM_, NO_, NC_ Voltage with		
Power On (Note 1)	36V to +36V	C
COM_, NO_, NC_ Voltage with		J
Power Off (Note 1)	40V to +40V	S
Continuous Current (any terminal)	±30mA	L

Peak Current COM_, NO_, NC_
(pulsed at 1ms, 10% duty cycle)±100mA
Continuous Power Dissipation (T _A = +70°C)
16-Pin TSSOP (derate 9.4mW/°C above +70°C)755mW
16-Pin SO (derate 8.7mW/°C above +70°C)696mW
16-Pin Plastic DIP (derate 10.53mW/°C
above +70°C)842mW
Operating Temperature Range40°C to +85°C
Junction Temperature+150°C
Storage Temperature Range
Lead Temperature (soldering, 10s)+300°C

Note 1: COM_, NO_, and NC_ pins are fault protected. Signals on COM_, NO_, and NC_ exceeding -36V to +36V may damage the device during power-on conditions. When the power is off, the maximum range is -40V to +40V.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Package Information

PACKAGE TYPE: SOIC					
Outline Number	21-0041				
PACKAGE TYPE: PDIP					
Outline Number	<u>21-0043</u>				
PACKAGE TYPE: TSSOP					
Outline Number	21-0066				

For the latest package outline information and land patterns (footprints), go to <u>www.maximintegrated.com/packages</u>. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

Quad, Rail-to-Rail, Fault-Protected, SPST Analog Switches

Electrical Characteristics— ±15V Dual Supplies

(V+ = +15V, V- = -15V, V_{IH} = +2.4V, V_{IL} = +0.8V, GND = 0, T_A = T_{MIN} to T_{MAX}, unless otherwise noted. Typical values are at T_A = +25°C.) (Notes 2, 3)

PARAMETER	SYMBOL	CONDITIONS	TA	MIN	TYP	MAX	UNITS
ANALOG SWITCH							
Fault-Free Analog Signal Range	V _{COM_} , V _{NO_} , V _{NC_}		E	V-		V+	V
On-Resistance	R _{ON}	I _{COM} _= 10mA, V _{NO} , V _{NC} _= ±10V	+25°C E		25	35 45	Ω
On-Resistance Match	ΔR _{ON}	I_{COM} = 10mA,	+25°C		0.2	1.5	Ω
BetweenChannels (Note 4) On-Resistance Flatness	R _{FLAT(ON)}	$V_{NO_{-}}, V_{NC_{-}} = \pm 10V$ $I_{COM_{-}} = 10mA,$	E +25°C		1.0	2.0 3	Ω
NO_, NC_ Off-Leakage Current	I _{NO_(OFF)} ,	$V_{NO_{-}}, V_{NC_{-}} = \pm 5V, 0$ $V_{COM} = \pm 10V,$	E +25°C	-0.25	+0.025	4+0.25	
(Note 5)	INC_(OFF)	V _{NO_} , V _{NC_} = > 10V	E +25°C	-30 -0.25	+0.025	+30 +0.25	nA
COM_ Off-Leakage Current (Note 5)	I _{COM_(OFF)}	V _{COM} _=±10V, V _{NO} , V _{NC} _=> 10V	E	-0.25	+0.025	+0.25	nA
COM_ On-Leakage Current (Note 5)	I _{COM_(ON)}	V_{COM} = ±10V, V_{NO} , V_{NC} = ±10V or floating	+25°C E	-0.5 -40	+0.025	+0.5 +40	nA
FAULT		· <u> </u>					
		V+ = +15V, V- = -15V	E	-36		+36	
Fault-Protected Analog SignalRange	V _{COM_} , V _{NO_} , V _{NC_}	V+ = 0, V- = -15V V+ = V- = 0	E	-36		+36	V
NO_or NC_Off-Leakage	I _{NO} , I _{NC}	V+= v-= 0 V _{NO_} , V _{NC_} =±36V	+25°C	-40 -1		+40 +1	μA
Current			E	-10		+10	
COM_Off-Leakage Current	I _{COM} _	$V_{COM} = \pm 36V$	+25°C E	-1 -10		+1 +10	μA
NO_or NC_Leakage Current	I _{NO_} , I _{NC_}	V _{NO_} , V _{NC_} = ±40V, V+ = V- = 0	+25°C E	-1 -10		+1 +10	μA
COM_Leakage Current	I _{COM} _	$V_{COM} = \pm 40V,$ V + = V = 0	+25°C E	-1 -10		+1 +10	μA
NO_or NC_Off-Leakage	I _{NO_} , I _{NC_}	V+ = 0, V- = -15V,	+25°C	-1		+1	μA
Com_ Off-Leakage Current	I _{COM}	$V_{NO_{-}}, V_{NC_{-}} = \pm 36V$ V+ = 0, V- = -15V,	E +25°C	-10 -1		+10 +1	μA
Fault-Trip Threshold		V _{COM} = ±36V	E	-10 V0.4		+10 V++0.4	V
± Fault Output Turn-Off Delay		V_{NO} , V_{NC} = ±36V, R_L = 1k Ω	E		20		ns
± Fault Recovery Time SWITCH DYNAMICS		V_{NO} , V_{NC} = ±36V, R_L = 1k Ω	E		1		μs
SWITCH DINAMICS							
Turn-On Time	t _{ON}	V_{NO} or V_{NC} = ±10V, R _L = 300 Ω ,	+25°C		70	175	ns
		C _L = 35pF, Figure 2	E			220	
Turn-Off Time	t _{OFF}	V_{NO} or V_{NC} = ±10V, R _I = 300 Ω ,	+25°C		55	145	ns
	UFF	$C_L = 35pF$, Figure 2	E			160	113

Quad, Rail-to-Rail, Fault-Protected, SPST Analog Switches

Electrical Characteristics— ±15V Dual Supplies (continued)

(V+ = +15V, V- = -15V, V_{IH} = +2.4V, V_{IL} = +0.8V, GND = 0, T_A = T_{MIN} to T_{MAX}, unless otherwise noted. Typical values are at T_A = +25°C.) (Notes 2, 3)

PARAMETER	SYMBOL	CONDITIONS	TA	MIN	TYP	MAX	UNITS	
Break-Before-Make Time Delay (DG413F only)	t _{BBM}	V_{NO} or V_{NC} = ±10V, R _I = 100 Ω ,	+25°C	2	15		ns	
(Note 6)	DDW	$C_L = 10 pF$, Figure 3	E	1				
Charge Injection	Q	$V_{GEN} = 0$, $R_{GEN} = 0$, $C_L = 1nF$, Figure 4	+25°C		5		рС	
NO_or NC_Off-Capacitance	C _{N_(OFF)}	f = 1MHz, Figure 5	+25°C		15		pF	
COM_Off-Capacitance	C _{COM_(OFF)}	f = 1MHz, Figure 5	+25°C		15		pF	
COM_On-Capacitance	C _{COM_(ON)}	f = 1MHz, Figure 5	+25°C		47		pF	
Off-Isolation (Note 7)	V _{ISO}	$f = 1MHz, R_L = 50\Omega,$ $C_L = 15pF,$ $P_{IN} = 0dBm, Figure 6$	+25°C		-65		dB	
Channel-to-Channel Crosstalk (Note 8)	V _{CT}	$f = 1MHz$, $R_L = 50Ω$, $C_L = 15pF$, $P_{IN} = 0dBm$, Figure 6	+25°C		-105		dB	
LOGIC INPUT								
Input Logic High	V _{IH}		E	2.4			V	
Input Logic Low	VIL		E			0.8	V	
Input Leakage Current	I _{IN}	V_{IN} = 0 or V+	E	-1		+1	μA	
POWER SUPPLY								
Power-Supply Range	V+, V-		E	±4.5		±20	V	
		All V _{IN} = +5V, V _{COM} = 0	+25°C		355	600		
V+ Supply Current	+		E			800		
v+ Supply Current	1+	All $V_{IN} = 0$ or V+, $V_{COM} = 0$	+25°C		155	300	μA	
			E			400]	
			+25°C		155	250		
V- Supply Current	 -	All V_{IN} = +5V, V_{COM} = 0	E		325		μA	
	'-	All $V_{IN} = 0$ or V+, $V_{COM} = 0$	+25°C		155	250	μ	
			E		325			
		All $V_{IN} = +5V, V_{COM} = 0$	+25°C		200	350		
GND Supply Current	I _{GND}		E		475		μA	
		All $V_{IN} = 0$ or V+, $V_{COM} = 0$	+25°C		0.1	1		
			E			10		

Quad, Rail-to-Rail, Fault-Protected, SPST Analog Switches

Electrical Characteristics— Single +12V Supply

(V+ = +12V, V- = 0, V_{IH} = +2.4V, V_{IL} = +0.8V, GND = 0, T_A = T_{MIN} to T_{MAX}, unless otherwise noted. Typical values are at T_A = +25°C.) (Notes 2, 3)

PARAMETER	SYMBOL	CONDITIONS	TA	MIN	TYP	MAX	UNITS
ANALOG SWITCH				•			
Fault-Free Analog Signal Range	V _{COM_} , V _{NO_} , V _{NC_}		E	V-		V+	V
On-Resistance	R _{ON}	I _{COM} _= 1mA, V _{NO} , V _{NC} = +10V	+25°C E		25 45	35	Ω
On-Resistance Match BetweenChannels (Note 4)	ΔR _{ON}	$I_{COM} = 1mA,$ V _{NO} , V _{NC} = +10V	+25°C E		0.2	1.5	Ω
NO_, NC_ Off-Leakage Current (Note 5)	I _{NO_(OFF)} , I _{NC_(OFF)}	$V_{COM} = +1V, +10V,$ $V_{NO}, V_{NC} = +10V, +1V$	+25°C E	-0.25	+0.025	+0.25 +30	nA
COM_ Off-Leakage Current (Note 5)	I _{COM_(OFF)}	V _{COM} = +1V, +10V, V _{NO} , V _{NC} = +10V, +1V	+25°C E	-0.25 -30	+0.025	+0.25 +30	nA
COM_ On-Leakage Current (Note 5)	I _{COM_(ON)}	V _{COM} = +1V, +10V, V _{NO} , V _{NC} = +1V, +10V,	+25°C	-0.5	+0.025	+0.5	nA
· · · ·		or floating	E	-40		+40	
FAULT		Device of		20			
Fault-Protected Analog SignalRange	V _{COM} , V _{NO} , V _{NC}	Power on Power off	E	-36 -40		+36 +40	V
NO_or NC_Off-Leakage Current (Note 5)	I _{NO_} , I _{NC_}	V _{NO_} , V _{NC_} = ±36V	+25°C E	-1 -10		+1 +10	μA
COM_Off-Leakage Current (Note 5)	I _{COM} _	V _{NO_} , V _{NC_} = ±36V	+25°C E	-1		+1	μA
NO_or NC_Leakage Current (Note 5)	I _{NO_} , I _{NC_}	Supplies off, V_{NO} , $V_{NC} = \pm 40V$	E +25°C E	-10 -1 -10		+10 +1 +10	μA
COM_Leakage Current (Note 5)	I _{СОМ_}	Supplies off, V_{NO} , $V_{NC} = \pm 40V$	+25°C	-1 -10		+1 +10	μA
+Fault Output Turn-Off Delay		V_{NO} , V_{NC} = ±36V, R_L = 1k Ω	E		20		ns
+Fault Recovery Time		V_{NO} , V_{NC} = ±36V, R_L = 1k Ω	E		1		μs
SWITCH DYNAMICS	1		1	1			
	+	$V_{NO_{-}} \text{ or } V_{NC_{-}} = +10V,$	+25°C		120	250	
Turn-On Time	^t ON	R _L = 300Ω, C _L = 35pF, Figure 2	E			315	ns
Turn-Off Time	t _{OFF}	V_{NO} or V_{NC} = ±10V, R _I = 300 Ω ,	+25°C		70	125	ns
	ŬFF	C _L = 35pF, Figure 2	E			140	115
Break-Before-Make Time Delay	toout	V_{NO} or V_{NC} = ±10V, R _L = 100 Ω ,	+25°C	2	50		ns
(DG413F only) (Note 6)	^t BBM	$C_L = 10052$, $C_L = 10pF$, Figure 3	E	1			115

Quad, Rail-to-Rail, Fault-Protected, SPST Analog Switches

Electrical Characteristics (continued)

(V+ = +12V, V- = 0, V_{IH} = +2.4V, V_{IL} = +0.8V, GND = 0, T_A = T_{MIN} to T_{MAX}, unless otherwise noted. Typical values are at $T_A = +25^{\circ}C.)$ (Notes 2, 3)

PARAMETER	SYMBOL	CONDITIONS	TA	MIN	ТҮР	MAX	UNITS
Charge Injection	Q	$V_{GEN} = 0$, $R_{GEN} = 0$, $C_L = 1$ nF, Figure 4	+25°C		5		рС
LOGIC INPUT							
Input Logic High	V _{IH}		E	2.4			V
Input Logic Low	V _{IL}		E			0.8	V
Input Leakage Current (Note 5)	I _{IN}	$V_{IN} = 0 \text{ or } V+$	E	-1		+1	μA
POWER SUPPLY							
Power-Supply Range	V+, V-		E	+9		+36	V
			+25°C		180	350	
V/L Cumple Current		All V_{IN} = +5V, V_{COM} = +6V	E			450	
V+ Supply Current	+	All $V_{IN} = 0$ or V+,	+25°C		85	150	μA
		All V_{IN} = 0 or V+, V_{COM} = +6V	E			250	

Note 2: The algebraic convention is used in this data sheet; the most negative value is shown in the minimum column.

Note 3: Electrical specifications at -40°C are not production tested and guaranteed by design.

Note 4: $\Delta R_{ON} = \Delta R_{ON(MAX)} - \Delta R_{ON(MIN)}$. **Note 5:** Leakage parameters are 100% tested at maximum rated temperature and with dual supplies and guaranteed by design at +25°C.

Note 6: Guaranteed by design.


Note 7: Off-Isolation = 20 $\log_{10} [V_{COM}/(V_{NC} \text{ or } V_{NO})]$, V_{COM} = output, $V_{NC} \text{ or } V_{NO}$ = input to off switch.

Note 8: Between any two switches.

Quad, Rail-to-Rail, Fault-Protected, SPST Analog Switches

Typical Operating Characteristics


 $(T_A = +25^{\circ}C, unless otherwise noted.)$



Quad, Rail-to-Rail, Fault-Protected, SPST Analog Switches

Typical Operating Characteristics (continued)

(T_A = +25°C, unless otherwise noted.)




-40 -20 0 20 40 60 V_{COM} (V)

-200 L -60


Quad, Rail-to-Rail, Fault-Protected, SPST Analog Switches


Typical Operating Characteristics (continued)

(T_A = +25°C, unless otherwise noted.)












FAULT STEP RESPONSE (POSITIVE INPUT)



FAULT RECOVERY TIME (POSITIVE INPUT)





FAULT RESPONSE (V+ = 0, V- = -15V)



Quad, Rail-to-Rail, Fault-Protected, SPST Analog Switches

Pin Configurations





Quad, Rail-to-Rail, Fault-Protected, SPST Analog Switches

Pin Description

	PIN			FUNCTION		
DG411F	DG412F	DG413F	NAME	FUNCTION		
1, 16, 9, 8	1, 16, 9, 8	1, 16, 9, 8	IN1, IN2, IN3, IN4	Logic Control Digital Inputs		
2, 15, 10, 7	2, 15, 10, 7	2, 15, 10, 7	COM1, COM2, COM3, COM4	Analog Switch Common Terminals		
3, 14, 11, 6	—	—	NC1, NC2, NC3, NC4	Analog Switch Normally Closed Terminals		
_	3, 14, 11, 6	_	NO1, NO2, NO3, NO4	Analog Switch Normally Open Terminals		
—	_	3, 6	NO1, NO4	Analog Switch Normally Open Terminals		
_	_	14, 11	NC2, NC3	Analog Switch Normally Closed Terminals		
4	4	4	V-	Negative-Supply Voltage Input. Connect to GND for single- supply operation. Bypass with a 0.1µF capacitor to GND.		
5	5	5	GND	Ground. Connect to digital ground.		
12	12	12	N.C.	No Connection. Not internally connected.		
13	13	13	V+	Positive-Supply Voltage Input. Bypass with a 0.1µF capacitor to GND.		

Detailed Description

The DG411F/DG412F/DG413F are fault-protected CMOS analog switches with unique operation and construction. These switches differ considerably from traditional fault-protection switches, with several advantages. First, they are constructed with two parallel FETs, allowing very low on-resistance when the switch is on. Second, they allow signals on the NO_ or NC_ pins that are within, or slightly beyond, the supply rails to be passed through the switch to the COM_ terminal (or vice versa), allowing true rail-to-rail signal operation. Third, the DG411F/DG412F/DG413F have the same fault-protection performance on any of the NO_, NC_, or COM_ switch inputs. Operation is identical for both fault polarities. The fault protection extends to \pm 36V from GND with \pm 15V supplies.

During a fault condition, the particular overvoltage input (COM_, NO_, NC_) pin becomes high impedance regardless of the switch state or load resistance. When power is removed, the fault protection is still in effect. In this case, the COM_, NO_, or NC_ terminals are a virtual open circuit. The fault can be up to $\pm 40V$ with power off. The switches turn off when V+ is not powered, regardless of V-.

Pin Compatibility

These switches have identical pinouts to common non-fault-protected CMOS switches. They allow for carefree direct replacement in existing printed circuit boards since the NO_, NC_, and COM_ pins of each switch are fault protected.

Internal Construction

Internal construction is shown in Figure 1, with the analog signal paths shown in bold. A single NO switch is shown. The NC configuration is identical except the logiclevel translator becomes an inverter. The analog switch is formed by the parallel combination of N-channel FET (N1) and P-channel FET (P1), which are driven on and off simultaneously according to the input fault condition and the logic-level state.

Normal Operation

Two comparators continuously compare the voltage on the COM_, NO_, and NC_ pins with V+ and V-. When the signal on COM_, NO_, or NC_ is between V+ and V-, the switch acts normally, with FETs N1 and P1 turning on and off in response to IN_ signals. The parallel combination of N1 and P1 forms a low-value resistor between NO_ (or NC_) and COM_ so that signals pass equally well in either direction.

Positive Fault Condition

When the signal on NO_ (or NC_) and COM_ exceeds V+ by about 50mV, the high-fault comparator output is high, turning off FETs N1 and P1. This makes the NO_ (or NC_) and COM_ pins high impedance regardless of the switch state. If the switch state is off, all FETs are turned off and both NO_ (or NC_) and COM_ are high impedance.

Negative Fault Condition

When the signal on NO_ (or NC_) and COM_ exceeds V- by about 50mV, the low-fault comparator output is high, turning off FETs N1 and P1. This makes the NO_ (or NC_) and COM_ pins high impedance regardless of the switch state. If the switch state is off, all FETs are turned off and both NO_ (or NC_) and COM_ are high impedance.

Transient Fault Response and Recovery

When a fast rise-time and fall-time transient on NO_, NC_, or COM_ exceeds V+ or V-, the output follows the input to the supply rail with only a few nanoseconds delay. This delay is due to the switch on-resistance and circuit capacitance to ground. When the input transient returns to within the supply rails, however, there is a longer output recovery time delay. For positive faults, the recovery time is typically 1µs. For negative faults, the recovery time is typically 0.5µs. These values depend on the output resistance and capacitance, and are not production tested or guaranteed. The delays are not dependent on the fault amplitude. Higher load resistance and capacitance increase recovery times.

Fault-Protection Voltage and Power Off

The maximum fault voltage on the NO_ (or NC_) and COM_ pins is $\pm 36V$ with power applied and $\pm 40V$ with power off.

Failure Modes

Exceeding the fault-protection voltage limits on NO_, NC_, or COM_, even for very short periods, can cause the device to fail. See the Absolute Maximum Ratings. The failure modes may not be obvious, and failure in one switch may or may not affect other switches in the same package.

Quad, Rail-to-Rail, Fault-Protected, SPST Analog Switches

Ground

There is no galvanic connection between the analog signal paths and GND. The analog signal paths consist of an N-channel and P-channel MOSFET with their sources and drains paralleled and their gates driven out of phase to V+ and V- by the logic-level translators. However, the potential of the analog signals must be defined or at least limited with respect to GND. V+ and GND power the internal logic and logic-level translators and set the input logic thresholds. The logiclevel translators convert the logic levels to switched V+ and V- signals to drive the gates of the analog switches. This drive signal is the only connection between the power supplies and the analog signals.

IN_Logic-Level Thresholds

The logic-level thresholds are CMOS and TTL compatible when V+ is +15V. As V+ is raised, the threshold increases slightly, and when V+ reaches 25V, the level threshold is about 2.3V, above the TTL output high-level minimum of 2.4V, but still compatible with CMOS outputs (see the *Typical Operating Characteristics*). V- has no effect on the logic-level thresholds.

Bipolar Supplies

The DG411F/DG412F/DG413F operate with bipolar supplies between $\pm 4.5V$ and $\pm 20V$. The V+ and V- supplies need not be symmetrical, but their difference cannot exceed the absolute maximum rating of 44V.

Single Supply

The DG411F/DG412F/DG413F operate from a single supply between +9V and +36V when V- is connected to GND.

Quad, Rail-to-Rail, Fault-Protected, SPST Analog Switches

Test Circuits/Timing Diagrams




Figure 1. Functional Diagram




Figure 2. Switch Turn-On/Turn-Off Times

Quad, Rail-to-Rail, Fault-Protected, SPST Analog Switches

Test Circuits/Timing Diagrams (continued)




Figure 3. DG413F Break-Before-Make Interval




Figure 4. Charge Injection

Quad, Rail-to-Rail, Fault-Protected, SPST Analog Switches

Test Circuits/Timing Diagrams (continued)




Figure 5. COM_, NO_, NC_ Capacitance




Figure 6. Frequency Response, Off-Isolation, and Crosstalk

Quad, Rail-to-Rail, Fault-Protected, SPST Analog Switches

Ordering Information

PART	TEMP RANGE	PIN-PACKAGE
DG411FEUE	-40°C to +85°C	16 TSSOP
DG411FDY	-40°C to +85°C	16 SO
DG411FDJ	-40°C to +85°C	16 Plastic DIP
DG412FEUE	-40°C to +85°C	16 TSSOP
DG412FDY	-40°C to +85°C	16 SO
DG412FDJ	-40°C to +85°C	16 Plastic DIP
DG413FEUE	-40°C to +85°C	16 TSSOP
DG413FDY	-40°C to +85°C	16 SO
DG413FDJ	-40°C to +85°C	16 Plastic DIP

Chip Information

TRANSISTOR COUNT: 251 PROCESS: CMOS SUBSTRATE CONNECTED TO: V+

Quad, Rail-to-Rail, Fault-Protected, SPST Analog Switches

Revision History

REVISION NUMBER	REVISION DATE	DESCRIPTION	PAGES CHANGED
0	4/02	Initial release	—
1	3/21	Updated Electrical Characteristics tables and Package Information table	2, 4, 11

For pricing, delivery, and ordering information, please visit Maxim Integrated's online storefront at https://www.maximintegrated.com/en/storefront/storefront.html.

Maxim Integrated cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim Integrated product. No circuit patent licenses are implied. Maxim Integrated reserves the right to change the circuitry and specifications without notice at any time. The parametric values (min and max limits) shown in the Electrical Characteristics table are guaranteed. Other parametric values quoted in this data sheet are provided for guidance.

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Analog Devices Inc.:

DG411FEUE+ DG411FEUE+T DG411FDY+T DG411FDY+