

Data Sheet

FEATURES

- Multimodal analog front end
 - 8 input channels with multiple operation modes to accommodate the following measurements: PPG, ECG, EDA, impedance, and temperature
 - Dual channel processing with simultaneous sampling
 - 12 programmable time slots for synchronized sensor measurements
 - Flexible input multiplexing to support differential and single-ended sensor measurements
 - 8 LED drivers, 4 of which can be driven simultaneously
- Flexible sampling rate from 0.004 Hz to 9 kHz using internal oscillators
- **On-chip digital filtering**
- SNR of transmit and receive signal chain: 90 dB
- Ambient light rejection: 60 dB up to 1 kHz
- 400 mA total LED drive current

Total system power dissipation: 50 µW (combined LED and AFE power), continuous PPG measurement at 75 dB SNR, 25 Hz ODR, 100 nA/mA CTR

SPI and I²C communications supported 256-byte FIFO

APPLICATIONS

Wearable health and fitness monitors: heart rate monitors (HRMs), heart rate variability (HRV), stress, blood pressure estimation, SpO2, hydration, body composition Industrial monitoring: CO, CO2, smoke, and aerosol detection Home patient monitoring

Multimodal Sensor Front End ADPD4000/ADPD4001


GENERAL DESCRIPTION

The ADPD4000/ADPD4001 operate as a complete multimodal sensor front end, stimulating up to eight LEDs and measuring the return signal on up to eight separate current inputs. Twelve time slots are available, enabling 12 separate measurements per sampling period.

The data output and functional configuration utilize an I²C interface on the ADPD4001 or a serial port interface (SPI) on the ADPD4000. The control circuitry includes flexible LED signaling and synchronous detection. The devices use a 1.8 V analog core and 1.8 V/3.3 V compatible digital input/output (I/O).

The analog front end (AFE) rejects signal offsets and corruption from asynchronous modulated interference, typically from ambient light, eliminating the need for optical filters or externally controlled dc cancellation circuitry. Multiple operating modes are provided, enabling the ADPD4000/ ADPD4001 to be a sensor hub for synchronous measurements of photodiodes, biopotential electrodes, resistance, capacitance, and temperature sensors.

The ADPD4000/ADPD4001 are available in a 3.11 mm \times 2.14 mm, 0.4 mm pitch, 33-ball WLCSP and 35-ball WLCSP.



FUNCTIONAL BLOCK DIAGRAM

Document Feedback

Rev. A Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781.329.4700 ©2019 Analog Devices, Inc. All rights reserved. **Technical Support** www.analog.com

TABLE OF CONTENTS

| Features |
|--|
| Applications1 |
| General Description |
| Functional Block Diagram1 |
| Revision History 2 |
| Specifications |
| Temperature and Power Specifications |
| Performance Specifications |
| Digital Specifications5 |
| Timing Specifications6 |
| Absolute Maximum Ratings |
| Thermal Resistance |
| Recommended Soldering Profile |
| ÷ |
| ESD Caution |
| ESD Caution |
| |
| Pin Configurations and Function Descriptions |
| Pin Configurations and Function Descriptions |
| Pin Configurations and Function Descriptions9Typical Performance Characteristics13Theory of Operation15 |
| Pin Configurations and Function Descriptions 9 Typical Performance Characteristics 13 Theory of Operation 15 Introduction 15 |
| Pin Configurations and Function Descriptions9Typical Performance Characteristics13Theory of Operation15Introduction15Analog Signal Path15 |
| Pin Configurations and Function Descriptions9Typical Performance Characteristics13Theory of Operation15Introduction15Analog Signal Path15LED Drivers16 |
| Pin Configurations and Function Descriptions 9 Typical Performance Characteristics 13 Theory of Operation 15 Introduction 15 Analog Signal Path 15 LED Drivers 16 Determining C _{VLED} 17 |
| Pin Configurations and Function Descriptions 9 Typical Performance Characteristics 13 Theory of Operation 15 Introduction 15 Analog Signal Path 15 LED Drivers 16 Determining CVLED 17 Datapath, Decimation, and FIFO 17 |
| Pin Configurations and Function Descriptions 9 Typical Performance Characteristics 13 Theory of Operation 15 Introduction 15 Analog Signal Path 15 LED Drivers 16 Determining C _{VLED} 17 Datapath, Decimation, and FIFO 17 Clocking 19 |

REVISION HISTORY

6/2019—Revision A: Initial Version

| Time Slot Operation | 20 |
|---|----|
| Execution Modes | 21 |
| Host Interface | 22 |
| Applications Information | 25 |
| Operating Mode Overview | 25 |
| Single Integration Mode | 25 |
| Multiple Integration Mode | 33 |
| Digital Integration Mode | 34 |
| TIA ADC Mode | 36 |
| Register Map | 38 |
| Register Details | 57 |
| Global Configuration Registers | 57 |
| Interrupt Status and Control Registers | 59 |
| Threshold Setup and Control Registers | 66 |
| Clock and Timestamp Setup and Control Registers | 67 |
| System Registers | 68 |
| I/O Setup and Control Registers | 69 |
| Time Slot Configuration Registers | 72 |
| AFE Timing Setup Registers | 76 |
| LED Control and Timing Registers | 78 |
| ADC Offset Registers | 79 |
| Output Data Registers | 79 |
| Outline Dimensions | 82 |
| Ordering Guide | 82 |
| | |

SPECIFICATIONS TEMPERATURE AND POWER SPECIFICATIONS

Table 1. Operating Conditions

| Parameter | Test Conditions/Comments | Min | Тур | Max | Unit |
|---|--|-----|-----|------|------|
| TEMPERATURE RANGE | | | | | |
| Operating Range | | -40 | | +85 | °C |
| Storage Range | | -65 | | +150 | °C |
| POWER SUPPLY VOLTAGES | | | | | |
| Supply Voltage, VDD | Applied at the AVDD, DVDD1, and DVDD2 pins | 1.7 | 1.8 | 1.9 | V |
| Input/Output Driver Supply Voltage, IOV _{DD} | Applied at the IOVDD pin | 1.7 | 1.8 | 3.6 | V |

AVDD = DVDD = IOVDD = 1.8 V, $T_A = 25^{\circ}$ C, unless otherwise noted.

Table 2. Current Consumption

| Parameter | Symbol | Test Conditions/Comments | Min | Тур | Max | Unit |
|--|--------------------------|---|-----|-------|-----|------|
| POWER SUPPLY (VDD) CURRENT | | | | | | |
| V _{DD} Supply Current ¹ | | Signal-to-noise ratio (SNR) = 75 dB, 25 Hz output data rate (ODR), single time slot | | 10 | | μΑ |
| Total System Power Dissipation | | Combined LED and AFE power, continuous photoplethysmography (PPG) measurement at 75 dB SNR, 25 Hz ODR, 100 nA/mA current transfer ratio (CTR) | | 50 | | μW |
| Peak V_{DD} Supply Current (1.8 V) | | | | | | |
| 1-Channel Operation | IV _{DD_PEAK} | Peak V _{DD} current during time slot sampling | | 4.0 | | mA |
| Standby Mode Current | IV _{DD_STANDBY} | | | 0.25 | | μA |
| LED VOLTAGE (V _{LED}) SUPPLY CURRENT ² | | | | | | |
| Average Supply Current | | | | | | |
| V _{LEDA} or V _{LEDB} | | Peak LED current = 25 mA, LED pulse width = 3 μ s | | | | |
| Per Pulse | | 25 Hz data rate | | 1.875 | | μΑ |
| | | 100 Hz data rate | | 7.5 | | μA |

¹ V_{DD} is the voltage applied at the AVDD and DVDD pins. ² V_{LED} applies to the external LED supply voltage for any given LED being driven by the ADPD4000/ADP4001 LED drivers under the listed conditions.

PERFORMANCE SPECIFICATIONS

AVDD = DVDD = IOVDD = 1.8 V, $T_A = full operating temperature range, unless otherwise noted.$

| Table 3 | 3. |
|---------|----|
|---------|----|

| Parameter | Test Conditions/Comments | Min | Тур | Max | Unit |
|-----------------------------|---|-------|-----|------|-------|
| DATA ACQUISITION | | | | | |
| Datapath Width | | | | 32 | Bits |
| FIFO SIZE | | | | 256 | Bytes |
| LED DRIVER | | | | | |
| LED Peak Current per Driver | LED pulse enabled | 2 | | 200 | mA |
| LED Peak Current, Total | Using multiple LED drivers simultaneously | | | 400 | mA |
| Driver Compliance Voltage | For any LED driver output at $I_{LED} = 40 \text{ mA}$ | | | 200 | mV |
| LED PERIOD | AFE width = 4 μ s ¹ | 10 | | | μs |
| | AFE width = $3 \mu s$ | 8 | | | μs |
| SAMPLING RATE ² | Single time slot, four data bytes to FIFO, 2 µs LED pulse | 0.004 | | 9000 | Hz |
| OSCILLATOR DRIFT | | | | | |
| 32 kHz Oscillator | Percent variation from 25°C to 85°C | | 6 | | % |
| | Percent variation from +25°C to -40°C | | -10 | | % |
| 1 MHz Oscillator | Percent variation from 25°C to 85°C | | 2 | | % |
| | Percent variation from +25°C to -40°C | | -2 | | % |

| Parameter | Test Conditions/Comments | Min | Тур | Max | Unit |
|-------------------|---------------------------------------|-----|-----|-----|------|
| 32 MHz Oscillator | Percent Variation from 25°C to 85°C | | 2 | | % |
| | Percent Variation from +25°C to -40°C | | -2 | | % |

¹ Minimum LED period = (2 × AFE width) + 2 μs. ² The maximum value in this specification is the internal ADC sampling rate using the internal 1 MHz state machine clock. The I²C and SPI read rates in some configurations may limit the ODR.

Table 4.

| Parameter | Test Conditions/Comments | Min | Тур | Max | Unit |
|--|---|------|------|-----|--------|
| TRANSIMPEDANCE AMPLIFIER (TIA) GAIN | | 12.5 | | 200 | kΩ |
| PULSED SIGNAL CONVERSIONS, 3 µs LED PULSE | 4 μ s integration width, single integration mode | | | | |
| ADC Resolution ¹ | TIA feedback resistor | | | | |
| | 12.5 kΩ | | 6.2 | | nA/LSB |
| | 25 kΩ | | 3.1 | | nA/LSB |
| | 50 kΩ | | 1.5 | | nA/LSB |
| | 100 kΩ | | 0.77 | | nA/LSB |
| | 200 kΩ | | 0.38 | | nA/LSB |
| ADC Saturation Level ² | TIA feedback resistor | | | | |
| | 12.5 kΩ | | 50 | | μΑ |
| | 25 kΩ | | 25 | | μΑ |
| | 50 kΩ | | 12.5 | | μΑ |
| | 100 kΩ | | 6.22 | | μΑ |
| | 200 kΩ | | 3.11 | | μΑ |
| PULSED SIGNAL CONVERSIONS, 2 µs LED PULSE | 3 μ s integration width, single integration mode | | | | |
| ADC Resolution ¹ | TIA feedback resistor | | | | |
| | 12.5 kΩ | | 8.2 | | nA/LSB |
| | 25 kΩ | | 4.1 | | nA/LSB |
| | 50 kΩ | | 2.04 | | nA/LSB |
| | 100 kΩ | | 1.02 | | nA/LSB |
| | 200 kΩ | | 0.51 | | nA/LSB |
| ADC Saturation Level ² | TIA feedback resistor | | | | |
| | 12.5 kΩ | | 67 | | μΑ |
| | 25 kΩ | | 33 | | μΑ |
| | 50 kΩ | | 16.7 | | μΑ |
| | 100 kΩ | | 8.37 | | μΑ |
| | 200 kΩ | | 4.19 | | μA |
| FULL SIGNAL CONVERSIONS TIA Linear Dynamic Range (per | Total input current, 1% compression point, TIA_VREF = 1.265 V | | | | |
| Channel) | 12.5 kΩ | | 72 | | μA |
| | 25 kΩ | | 38 | | μΑ |
| | 50 kΩ | | 18.7 | | μA |
| | 100 kΩ | | 9.3 | | μA |
| | 200 kΩ | | 4.6 | | μΑ |
| SYSTEM PERFORMANCE | | | | | P** ` |
| Referred to Input Noise | Single integration mode, single pulse, single channel, floating input, TIA_VREF = 0.9 V, 4 μ s integration time | | | | |
| | 12.5 kΩ TIA gain | | 6.8 | | nA rms |
| | 25 kΩ TIA gain | | 3.4 | | nA rms |
| | 50 kΩ TIA gain | | 1.6 | | nA rms |
| | 100 kΩ TIA gain | | 0.9 | | nA rms |
| | 200 kΩ TIA gain | | 0.5 | | nA rms |

| Parameter | Test Conditions/Comments | Min | Тур | Мах | Unit |
|--|---|-----|-----|-----|--------|
| Referred to Input Noise | Single integration mode; single pulse; single channel; 90% full-scale input signal, no ambient light, TIA_VREF = 0.9 V, VCx = TIA_VREF, 3 μ s LED pulse, photodiode capacitance (C _{PD}) = 70 pF, input resistor = 500 Ω | | | | |
| | 12.5 kΩ TIA gain | | 8.7 | | nA rms |
| | 25 kΩ TIA gain | | 4.3 | | nA rms |
| | 50 kΩ TIA gain | | 2.3 | | nA rms |
| | 100 kΩ TIA gain | | 1.3 | | nA rms |
| | 200 kΩ TIA gain | | 0.8 | | nA rms |
| SNR | 12.5 kΩ TIA gain, single pulse | | 75 | | dB |
| | 25 k Ω TIA gain, single pulse | | 75 | | dB |
| | 50 k Ω TIA gain, single pulse | | 74 | | dB |
| | 100 kΩ TIA gain, single pulse | | 73 | | dB |
| | 200 k Ω TIA gain, single pulse | | 71 | | dB |
| | 200 k Ω TIA gain, 300 Hz output data rate, 16 pulses, C _{PD} = 70 pF, 0.5 Hz to 20 Hz bandwidth | | 90 | | dB |
| AC Ambient Light Rejection | DC to 1 kHz, linear range of TIA | | 60 | | dB |
| DC Power Supply Rejection Ratio (DC PSRR) | At 75% full scale input | | 25 | | dB |

¹ ADC resolution is listed per pulse. If using multiple pulses, divide by the number of pulses.
 ² ADC saturation level applies to pulsed signal only, because ambient signal is rejected prior to ADC conversion.

DIGITAL SPECIFICATIONS

IOVDD = 1.7 V to 3.6 V, unless otherwise noted.

Table 5

| Parameter | Symbol | Test Conditions/Comments | Min | Тур | Max | Unit |
|-----------------------------|------------------|---------------------------------|--------------------|-----|---------------------|------|
| LOGIC INPUTS | | | | | | |
| Input Voltage Level | | | | | | |
| SCL, SDA | | | | | | |
| High | VIH | | $0.7 \times IOVDD$ | | 3.6 | V |
| Low | VIL | | -0.3 | | $+0.3 \times IOVDD$ | V |
| GPIOx, MISO, MOSI, SCLK, CS | | | | | | |
| High | VIH | | $0.7 \times IOVDD$ | | IOVDD + 0.3 | V |
| Low | VIL | | -0.3 | | 0.3 	imes IOVDD | V |
| Input Current Level | | All logic inputs | | | | |
| High | Ін | | | | 10 | μA |
| Low | IIL | | -10 | | | μA |
| Input Capacitance | CIN | | | 2 | | рF |
| LOGIC OUTPUTS | | | | | | |
| Output Voltage Level | | | | | | |
| GPIOx, MISO | | | | | | |
| High | V _{OH} | 2 mA high level output current | IOVDD - 0.5 | | | V |
| Low | Vol | 2 mA low level output current | | | 0.5 | V |
| SDA | | | | | | |
| Low | V _{OL1} | 3 mA low level output current | | | 0.4 | V |
| Output Current Level | | SDA | | | | |
| Low | Iol | $V_{OL1} = 0.4 V$ | 20 | | | mA |

TIMING SPECIFICATIONS

Table 6. I²C Timing Specifications

| Parameter | Symbol | Test Conditions/Comments | Min | Тур | Max | Unit |
|------------------------------------|----------------|--------------------------|-----|-----|-----|------|
| I ² C PORT ¹ | | See Figure 2 | | | | |
| SCL | | | | | | |
| Frequency | | | | | 1 | Mbps |
| Minimum Pulse Width | | | | | | |
| High | t1 | | 260 | | | ns |
| Low | t ₂ | | 500 | | | ns |
| Start Condition | | | | | | |
| Hold Time | t ₃ | | 260 | | | ns |
| Setup Time | t4 | | 260 | | | ns |
| SDA Setup Time | ts | | 50 | | | ns |
| SCL and SDA | | | | | | |
| Rise Time | t ₆ | | | | 120 | ns |
| Fall Time | t7 | | | | 120 | ns |
| Stop Condition | | | | | | |
| Setup Time | t ₈ | | 260 | | | ns |

¹ Guaranteed by design.

Table 7. SPI Timing Specifications

| Parameter | Symbol | Test Conditions/Comments | Min | Тур | Max | Unit |
|---------------------|---------------------------|---|-----|-----|------|------|
| SPI PORT | | | | | | |
| SCLK | | | | | | |
| Frequency | f sclk | | | | 24 | MHz |
| Minimum Pulse Width | | | | | | |
| High | t sclkpwh | | 15 | | | ns |
| Low | t sclkpwl | | 15 | | | ns |
| CS | | | | | | |
| Setup Time | t _{css} | CS setup to SCLK rising edge | 11 | | | ns |
| Hold Time | t _{csh} | CS hold from SCLK rising edge | 5 | | | ns |
| Pulse Width High | t _{cspwh} | CS pulse width high | 15 | | | ns |
| MOSI | | | | | | |
| Setup Time | t _{MOSIS} | MOSI setup to SCLK rising edge | 5 | | | ns |
| Hold Time | t _{MOSIH} | MOSI hold from SCLK rising edge | 5 | | | ns |
| MISO Output Delay | t _{MISOD} | MISO valid output delay from SCLK falling edge | | | | |
| | | Register 0x00B4 = 0x0050 (default) | | | 21.0 | ns |
| | | Register 0x00B4 = 0x005F (maximum slew rate, maximum drive strength for SPI) | | | 14.0 | ns |


Table 8. Timing Specifications for Provision of External Low Frequency Oscillator

| Parameter | Min | Тур | Max | Unit |
|---------------------------------|-----|-----|------|------|
| FREQUENCY | | | | |
| 1 MHz Low Frequency Oscillator | 500 | | 2000 | kHz |
| 32 kHz Low Frequency Oscillator | 10 | | 100 | kHz |
| DUTY CYCLE | | | | |
| 1 MHz Low Frequency Oscillator | 10 | | 90 | % |
| 32 kHz Low Frequency Oscillator | 10 | | 90 | % |

Data Sheet

ADPD4000/ADPD4001

Timing Diagrams






Figure 3. SPI Timing Diagram

ABSOLUTE MAXIMUM RATINGS

Table 9.

| Parameter | Rating |
|-----------------------------------|------------------|
| AVDD to AGND | –0.3 V to +2.2 V |
| DVDD1, DVDD2 to DGND | –0.3 V to +2.2 V |
| IOVDD to DGND | –0.3 V to +3.9 V |
| GPIOx, MOSI, MISO, SCLK, CS, SCL, | –0.3 V to +3.9 V |
| SDA to DGND | |
| LEDxx to LGND | –0.3 V to +3.6 V |
| Junction Temperature | 150°C |
| Electrostatic Discharge (ESD) | |
| Human Body Model (HBM) | 2500 V |
| Charged Device Model (CDM) | 750 V |
| Machine Model (MM) | 100 V |

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

THERMAL RESISTANCE

Thermal performance is directly linked to printed circuit board (PCB) design and operating environment. Close attention to PCB thermal design is required.

 θ_{JA} is the natural convection junction to ambient thermal resistance measured in a one cubic foot sealed enclosure. θ_{JC} is the junction to case thermal resistance.

Table 10. Thermal Resistance

| Package Type | θ」Α | οις | Unit |
|--------------|-------|------|------|
| CP-35-21 | 41.89 | 0.98 | °C/W |
| CB-33-11 | 42.15 | 0.98 | °C/W |

¹ The thermal resistance values are defined as per the JESD51-12 standard.

RECOMMENDED SOLDERING PROFILE

Figure 4 and Table 11 provide details about the recommended soldering profile.




Figure 4. Recommended Soldering Profile

Table 11. Recommended Soldering Profile


| Table 11. Recommended Soldering Flome | | | | | | | | |
|--|---------------------|--|--|--|--|--|--|--|
| Profile Feature | Condition (Pb-Free) | | | | | | | |
| Average Ramp Rate $(T_L \text{ to } T_P)$ | 3°C/sec maximum | | | | | | | |
| Preheat | | | | | | | | |
| Minimum Temperature (T _{SMIN}) | 150°C | | | | | | | |
| Maximum Temperature (T _{SMAX}) | 200°C | | | | | | | |
| Time (T _{SMIN} to T _{SMAX}) (t _s) | 60 sec to 180 sec | | | | | | | |
| T _{SMAX} to T _L Ramp-Up Rate | 3°C/sec maximum | | | | | | | |
| Time Maintained Above Liquidus | | | | | | | | |
| Temperature | | | | | | | | |
| Liquidus Temperature (T _L) | 217°C | | | | | | | |
| Time (t _L) | 60 sec to 150 sec | | | | | | | |
| Peak Temperature (T _P) | +260 (+0/-5)°C | | | | | | | |
| Time Within 5°C of Actual Peak | <30 sec | | | | | | | |
| Temperature (t _P) | | | | | | | | |
| Ramp-Down Rate | 6°C/sec maximum | | | | | | | |
| Time from 25°C to Peak Temperature | 8 minutes maximum | | | | | | | |

ESD CAUTION



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS



17335-005

Table 12. ADPD4000 Pin Function Descriptions

| Pin No. | Pin No. Mnemonic Type ¹ Description | | | | | |
|---------|--|-----|---|--|--|--|
| A5 | LED1A | AO | LED Driver 1A Current Sink. If not in use, leave this pin floating. | | | |
| | LEDTA LED2A | - | LED Driver 2A Current Sink. If not in use, leave this pin floating. | | | |
| A4 | _ | AO | | | | |
| A3 | LED3A | AO | LED Driver 3A Current Sink. If not in use, leave this pin floating. | | | |
| A2 | LED4A | AO | LED Driver 4A Current Sink. If not in use, leave this pin floating. | | | |
| A1 | LED4B | AO | LED Driver 4B Current Sink. If not in use, leave this pin floating. | | | |
| B5 | LGND | S | LED Driver Ground. | | | |
| B4 | LED1B | AO | LED Driver 1B Current Sink. If not in use, leave this pin floating. | | | |
| B3 | LED2B | AO | LED Driver 2B Current Sink. If not in use, leave this pin floating. | | | |
| B2 | LED3B | AO | LED Driver 3B Current Sink. If not in use, leave this pin floating. | | | |
| B1 | GPIO2 | DIO | General-Purpose I/O 2. This pin is used for interrupts and various clocking options. | | | |
| C5 | GPIO0 | DIO | General-Purpose I/O 0. This pin is used for interrupts and various clocking options. | | | |
| C4 | GPIO1 | DIO | General-Purpose I/O 1. This pin is used for interrupts and various clocking options. | | | |
| C3 | GPIO3 | DIO | General-Purpose I/O 3. This pin is used for interrupts and various clocking options. | | | |
| C2 | SCLK | DI | SPI Clock Input | | | |
| C1 | MISO | DO | SPI Master Input/Slave Output. | | | |
| D5 | AVDD | S | 1.8 V Analog Supply. | | | |
| D4 | DVDD2 | S | 1.8 V Digital Supply. | | | |
| D3 | IOVDD | S | 1.8 V/3.3 V I/O Driver Supply. | | | |
| D2 | CS | DI | SPI Chip Select Input. | | | |
| D1 | MOSI | DI | SPI Master Output/Slave Input. | | | |
| E5 | VREF | REF | Internally Generated ADC Voltage Reference. Buffer this pin with a 1 μ F capacitor to AGND. | | | |
| E4 | AGND | S | Analog Ground. | | | |
| E3 | IOGND | S | I/O Driver Ground. | | | |
| E2 | DGND | S | Digital Ground. | | | |
| E1 | DVDD1 | S | 1.8 V Digital Supply. | | | |
| F5 | VC1 | AO | Output Voltage Source 1 for Photodiode Common Cathode Bias or Other Sensor Stimulus. | | | |
| F4 | IN1 | AI | Current Input 1. If not in use, leave this pin floating. | | | |
| F3 | IN3 | AI | Current Input 3. If not in use, leave this pin floating. | | | |

| Pin No. | Mnemonic | Type ¹ | Description |
|---------|----------|-------------------|--|
| F2 | IN5 | AI | Current Input 5. If not in use, leave this pin floating. |
| F1 | IN7 | AI | Current Input 7. If not in use, leave this pin floating. |
| G5 | VC2 | AO | Output Voltage Source 2 for Photodiode Common Cathode Bias or Other Sensor Stimulus. |
| G4 | IN2 | AI | Current Input 2. If not in use, leave this pin floating. |
| G3 | IN4 | AI | Current Input 4. If not in use, leave this pin floating. |
| G2 | IN6 | AI | Current Input 6. If not in use, leave this pin floating. |
| G1 | IN8 | AI | Current Input 8. If not in use, leave this pin floating. |

¹ AO means analog output, S means supply, DIO means digital input/output, DI means digital input, DO means digital output, REF means voltage reference, and AI means analog input.




Figure 6. ADPD4001 Pin Configuration

17335-006

| Pin No. | Mnemonic | Type ¹ | Description |
|---------|----------|--------------------------|---|
| A5 | LED1A | AO | LED Driver 1A Current Sink. If not in use, leave this pin floating. |
| A4 | LED2A | AO | LED Driver 2A Current Sink. If not in use, leave this pin floating. |
| A3 | LED3A | AO | LED Driver 3A Current Sink. If not in use, leave this pin floating. |
| A2 | LED4A | AO | LED Driver 4A Current Sink. If not in use, leave this pin floating. |
| A1 | LED4B | AO | LED Driver 4B Current Sink. If not in use, leave this pin floating. |
| B5 | LGND | S | LED Driver Ground. |
| B4 | LED1B | AO | LED Driver 1B Current Sink. If not in use, leave this pin floating. |
| B3 | LED2B | AO | LED Driver 2B Current Sink. If not in use, leave this pin floating. |
| B2 | LED3B | AO | LED Driver 3B Current Sink. If not in use, leave this pin floating. |
| B1 | GPIO2 | DIO | General-Purpose I/O 2. This pin is used for interrupts and various clocking options. |
| C5 | GPIO0 | DIO | General-Purpose I/O 0. This pin is used for interrupts and various clocking options. |
| C4 | GPIO1 | DIO | General-Purpose I/O 1. This pin is used for interrupts and various clocking options. |
| C3 | GPIO3 | DIO | General-Purpose I/O 3. This pin is used for interrupts and various clocking options. |
| C2 | SDA | DIO | I ² C Data Input/Output. |
| C1 | SCL | DI | I ² C Clock Input. |
| D5 | AVDD | S | 1.8 V Analog Supply. |
| D4 | DVDD2 | S | 1.8 V Digital Supply. |
| D3 | IOVDD | S | 1.8 V/3.3 V I/O Driver Supply. |
| E5 | VREF | REF | Internally Generated ADC Voltage Reference. Buffer this pin with a 1 μ F capacitor to AGND. |
| E4 | AGND | S | Analog Ground. |
| E3 | IOGND | S | I/O Driver Ground. |
| E2 | DGND | S | Digital Ground. |
| E1 | DVDD1 | S | 1.8 V Digital Supply. |
| F5 | VC1 | AO | Output Voltage Source 1 for Photodiode Common Cathode Bias or Other Sensor Stimulus. |
| F4 | IN1 | AI | Current Input 1. If not in use, leave this pin floating. |
| F3 | IN3 | AI | Current Input 3. If not in use, leave this pin floating. |
| F2 | IN5 | AI | Current Input 5. If not in use, leave this pin floating. |
| F1 | IN7 | AI | Current Input 7. If not in use, leave this pin floating. |
| G5 | VC2 | AO | Output Voltage Source 2 for Photodiode Common Cathode Bias or Other Sensor Stimulus. |
| G4 | IN2 | AI | Current Input 2. If not in use, leave this pin floating. |

| Pin No. | Mnemonic | Type ¹ | Description |
|---------|----------|-------------------|--|
| G3 | IN4 | AI | Current Input 4. If not in use, leave this pin floating. |
| G2 | IN6 | AI | Current Input 6. If not in use, leave this pin floating. |
| G1 | IN8 | AI | Current Input 8. If not in use, leave this pin floating. |

¹ AO means analog output, S means supply, DIO means digital input/output, DIO means digital input, REF means voltage reference, and AI means analog input.

TYPICAL PERFORMANCE CHARACTERISTICS







Figure 7. LED Driver Current vs. LED Driver Voltage at 16 mA, 80 mA, and 200 mA











1









Figure 12. Ambient Light Rejection vs. Frequency

Data Sheet






Figure 14. 1 MHz Clock Frequency Distribution, Untrimmed




Figure 15. 32 MHz Clock Frequency Distribution, Untrimmed

THEORY OF OPERATION INTRODUCTION

The ADPD4000/ADPD4001 operate as a complete multimodal sensor front end, stimulating up to eight LEDs and measuring the return signal on up to eight separate current inputs. Twelve time slots are available, enabling 12 separate measurements per sampling period. The analog inputs can be driven single-ended or in differential pairs. The eight analog inputs are multiplexed into a single channel or two independent channels, enabling simultaneous sampling of two sensors.

The analog front end (AFE) consists of a TIA, band-pass filter (BPF), integrator, and analog-to-digital converter (ADC). The digital block provides multiple operating modes, programmable timing, four general-purpose input/output (GPIO) pins, block averaging, and a selectable second- through fourth-order cascaded integrator comb (CIC) filter. Eight independent LED drivers are provided that can each drive up to 200 mA. Four LED drivers can be enabled in any time slot and can be programmed from 2 mA to 200 mA monotonically, with a 7-bit register setting. The LED drivers enabled in any time slot can provide a total combined maximum of 400 mA of LED current.

The core circuitry provides stimulus to the sensors connected to the inputs of the device and measures the response, storing the results in discrete data locations. The eight inputs can drive two simultaneous input channels, either in a single-ended or differential configuration. Data is read directly by a register or through a first in, first out (FIFO) method. This highly integrated system includes an analog signal processing block, digital signal processing block, an I²C communication interface on the ADPD4001 or an SPI port on the ADPD4000, programmable pulsed LED current sources, and pulsed voltage sources for sensors that require voltage excitation.

When making optical measurements, the ADPD4000/ADPD4001 provide 60 dB of ambient light rejection using a synchronous modulation scheme with pulses as short as 1 µs combined with a BPF. Ambient light rejection is automatic without the need of external control loops, dc current subtraction, or digital algorithms.

The LED driver is a current sink and is independent from the LED supply voltage and the LED type. The inputs can be connected to any sensor that provides currents up to 200 μ A. The ADPD4000/ADPD4001 can also interface with voltage output sensors with a series resistor placed between the sensor output and the ADPD4000/ADPD4001 inputs to convert the voltage to a current. The ADPD4000/ADPD4001 produce a high SNR for relatively low LED power while greatly reducing the effect of ambient light on the measured signal.

ANALOG SIGNAL PATH

The ADPD4000/ADPD4001 analog signal path consists of eight current inputs that can be configured as single-ended or differential pairs into one of two independent channels. The two channels can be sampled simultaneously for applications that require instantaneous sampling of two sensors. Each channel contains a TIA with programmable gain, a BPF with a high-pass corner at 100 kHz and a low-pass cutoff frequency of 390 kHz, and an integrator capable of integrating \pm 7.5 pC per sample. Each channel is time multiplexed into a 14-bit ADC. In Figure 16, R_F is the TIA feedback resistor, and R_{INT} is the series resistor to the input of the integrator.




Figure 16. Analog Signal Path Block Diagram

Analog Input Multiplexer

The ADPD4000/ADPD4001 support eight analog input pins. Each input can be used as a single-ended input or as part of a differential pair. Figure 17 shows a single representation of the input switch matrix, which allows programmable connection to the two AFE channels. Each pair of inputs has an exact duplicate of this multiplexer: IN1 and IN2, IN3 and IN4, IN5 and IN6, and IN7 and IN8. The connections are programmable per time slot.




Figure 17. Analog Input Multiplexer

The PAIR12, PAIR34, PAIR56, and PAIR78 registers select whether the matching input pair is used as two single-ended inputs or as a differential pair. This selection is valid for all active time slots. The INP12_x, INP34_x, INP56_x, and

INP78_x bit fields specify whether the input pair is enabled during the corresponding time slot and, if enabled, which input is connected to which AFE channel.

The sleep conditions are used for any inputs that are not enabled. Sleep conditions are determined by the INP_SLEEP_12, INP_SLEEP_34, INP_SLEEP_56, and INP_SLEEP_78 bit fields, which specify the state for the input pairs during sleep and when the inputs are not active. Inputs are only considered active during the precondition and pulse regions for time slots where they are enabled.

Preconditioning of the sensor connected to the input is provided to set the operating point at the input just prior to sampling. There are several different options for preconditioning determined by the PRECON_x bit field. A PRECON_x bit field is provided for each time slot to specify the precondition for enabled inputs or input pairs during the corresponding time slot. Preconditioning options include: float the input(s), VC1, VC2, input common-mode voltage (V_{ICM}), TIA_VREF, TIA input, and short the input pair. The preconditioning time at the start of each time slot is programmable using the PRE_WIDTH_x bit field. The default preconditioning period is 8 μ s.


Second AFE Channel


The second AFE channel is disabled by default. When disabled, the three amplifiers (TIA, BPF, and integrator) are automatically powered down, and no ADC cycles occur for the second channel. Digital integration and impulse response mode do not use the second channel.

The second AFE channel can be enabled with the CH2_EN_x bit fields on a per time slot basis. When the second channel is enabled, ADC conversions and the datapath bit fields of the second channel operate. When data is being written to the FIFO, the Channel 2 data is written after the Channel 1 data.

LED DRIVERS

The ADPD4000/ADPD4001 have four LED drivers, each of which is brought out to two LED driver outputs providing a total of eight LED output drivers. The device can drive up to four LEDs simultaneously, one from each driver pair. The LED output driver is a current sink. Figure 18 shows an example of a single LED driver output pair.





The LED driver output pins, LED1A, LED1B, LED2A, LED2B, LED3A, LED3B, LED4A, and LED4B, have an absolute maximum voltage rating of 3.6 V. Any voltage exposure over this rating affects the reliability of the device operation and, in

certain circumstances, causes the device to cease proper operation. The voltage of the LED driver output pins must not be confused with the supply voltages for the LED themselves. V_{LEDx} is the voltage applied to the anode of the external LED whereas the LED output driver pin is connected to the cathode of the external LED. The compliance voltage, measured at the driver pin with respect to ground, required to maintain the programmed LED current level is a function of the current required. Figure 7 shows the typical compliance voltages required at various LED current settings.

Either side of each LED driver output pair, but not both, can be driven in any of the 12 available time slots. Up to four LED driver outputs can be enabled in any time slot using the LED_DRIVESIDE1_x, LED_DRIVESIDE2_x, LED_DRIVESIDE3_x, and LED_DRIVESIDE4_x bit fields. The current is set on a per driver, per time slot basis using the LED_CURRENT1_x, LED_CURRENT2_x, LED_CURRENT3_x, and LED_CURRENT4_x bit fields. Each driver can be programmed from 2 mA to 200 mA with a monotonic 7-bit setting, as shown in Figure 19. Setting 1 through Setting 15 each increases the LED drive current by ~1 mA. Setting 16 through Setting 127 each increases the LED drive current by ~2 mA. Setting LED_CURRENTx_x = 0 disables that particular driver.

Although each driver can be programmed to 200 mA and up to four LED drivers can be enabled in any time slot, there is a limitation of a total of 400 mA of combined LED driver current that can be provided in any time slot. It is up to the user to program the LED drivers such that this 400 mA limit is not exceeded. If the 400 mA limit is exceeded by the user settings, priority is given, in the following order, to LED1x, LED2x, LED3x, and LED4x. For example, if the user settings have LED1A set to 150 mA, LED2B set to 150 mA, and LED3A set to 150 mA in a single time slot, LED1A and LED2B both provide 150 mA. However, LED3A is limited to 100 mA to maintain the 400 mA total LED drive current limit for the device.




Figure 19. LED Drive Current vs. LED_CURRENTx_x Setting

DETERMINING CVLED

To determine the C_{VLED} capacitor value, determine the maximum forward-biased voltage, $V_{FB_LED_MAX}$, of the LED in operation. The LED current, I_{LED_MAX} , converts to $V_{FB_LED_MAX}$ as shown in Figure 20. In this example, 125 mA of current through two green LEDs in parallel yields $V_{FB_LED_MAX} = 3.5$ V. Any series resistance in the LED path must also be included in this voltage. When designing the LED path, keep in mind that small resistances can add up to large voltage drops due to the LED peak current being large. In addition, these resistances can be unnecessary constraints on the V_{LEDx} supply.




Figure 20. Example of the Average LED Forward Bias Voltage Drop as a Function of the LED Driver Current Setting

To correctly size the C_{VLED} capacitor, do not deplete it during the pulse of the LED to the point where the voltage on the capacitor is less than the forward bias on the LED. Calculate the minimum value for C_{VLED} as follows:

$$C_{VLED} = \frac{t_{LED_PULSE} \times I_{LED_MAX}}{V_{LED_MIN} - (V_{FB_LED_MAX} + 0.6)}$$
(1)

where:

tLED_PULSE is the LED pulse width.

*I*_{LED_MAX} is the maximum forward-biased current on the LED used in operating the devices.

 $V_{\text{LED_MIN}}$ is the lowest voltage from the V_{LEDx} supply with no load. $V_{FB_LED_MAX}$ is the maximum forward-biased voltage required on the LED to achieve $I_{\text{LED_MAX}}$.

The numerator of Equation 1 sets up the total discharge amount in coulombs from the bypass capacitor to satisfy a single programmed LED pulse of the maximum current. The denominator represents the difference between the lowest voltage from the V_{LEDx} supply and the LED required voltage. The LED required voltage is the voltage of the anode of the LED such that the compliance of the LED driver and the forward-biased voltage of the LED operating at the maximum current is satisfied. At a 125 mA drive current, the compliance voltage of the driver is 0.6 V. For a typical ADPD4000/ADPD4001 example, assume that the lowest value for the V_{LEDx} supply is 4.5 V and that the peak current is 125 mA for two 528 nm LEDs in parallel. The minimum value for C_{VLED} is then equal to 1 μ F.

ADPD4000/ADPD4001

$C_{VLED} = (3 \times 10^{-6} \times 0.125)/(4.5 - (3.5 + 0.6)) = 1 \,\mu\text{F}$ (2)

As shown in Equation 2, as the minimum supply voltage drops close to the maximum anode voltage, the demands on C_{VLED} become more stringent, forcing the capacitor value higher. It is important to insert the correct values into Equation 2. For example, using an average value for V_{LED_MIN} instead of the worst case value for V_{LED_MIN} can cause a serious design deficiency, resulting in a C_{VLED} value that is too small causing insufficient optical power in the application.

Additionally, multiple pulses can cause further droop on the V_{LEDx} supply if the C_{VLED} capacitor is not fully recharged between pulses. Therefore, adding a sufficient margin on C_{VLED} is strongly recommended. Add additional margin to C_{VLED} to account for multiple pulses and derating of the capacitor value over voltage, bias, temperature, and other factors over the life of the component.

DATAPATH, DECIMATION, AND FIFO

ADC samples are gathered for each pulse in each time slot and combine to create a running positive and negative sum for each time slot. These sums are each kept as a 32-bit unsigned value register and saturate if the values overflow 32 bits. Each ADC sample is added to either the positive or negative sum based on the SUBTRACT_x bit for the current pulse in standard sampling mode, or in the lit or dark acquisition regions for digital integration mode. In impulse mode, the positive sum is used to add two values and the result is written directly to the FIFO. Figure 21 shows the datapath structure.

At the end of the pulse operations in each time slot, the signal value is calculated by subtracting the negative accumulator from the positive accumulator. The signal and dark values are then clipped to positive numbers and are processed by the decimation unit. If the decimated value is ready, the data registers update, and the selected values are written to the FIFO. The data interrupt for that time slot is also set at this time.

The DECIMATE_FACTOR_x bit field determines the number of time slot values used to create a 32-bit final sample value at a rate of

Sample Rate =

$(1/TIMESLOT_PERIOD_x)/(DECIMATE_FACTOR_x + 1)$

If DECIMATE_FACTOR_x is 0, the output sample rate equals the time slot rate. The final value is the sum of the decimated samples. There is no divide by (DECIMATE_FACTOR_x + 1) operation performed on the decimated data, but final data values can be bit shifted to the right before being written to the FIFO, creating a direct average when the number of samples is a power of 2. DECIMATE_TYPE_x selects the method of decimation used. A setting of 0 selects a simple block sum with other settings allowing higher order CIC filters up to fourth order. If using higher order CIC filters for the signal data, the dark data still uses the simple block sum at the same decimation rate. Each time slot maintains its own block sum or CIC filter

state. The entire decimation path uses a 32-bit datapath. It is up to the user to ensure that there is no undesired overflow.

Final data results can be read from data registers or a 256-byte data FIFO. Data written to the FIFO is configurable to allow the different data registers, formats, and data sizes as required. All time slots that write data to the FIFO must use the same output data rate by using the same decimation rate. Data from time slots operating at different output data rates than that which is being written to the FIFO must be read from the corresponding data register.

At the end of each time slot or decimation period, the selected data is written to the FIFO as a packet. This packet can include 0, 8-, 16-, 24-, or 32-bit data for each of the dark data and signal data values. The bit alignment of the data written to the FIFO is selectable with a shift of 0 bits to 31 bits, with saturation provided. Lower bits are ignored. The DARK_SHIFT_x and SIGNAL_SHIFT_x bit fields select the number of bits to shift the output data to the right before writing to the FIFO. The

DARK_SIZE_x and SIGNAL_SIZE_x bit fields select the number of bytes of each field to be written from 0 bytes to 4 bytes. When set to 0, no data is written for that data type. If there are any nonzero bits at more significant bit positions than those selected, the data written to the FIFO is saturated. If both channels are enabled, all selected Channel 1 data values are written to the FIFO first, followed by the Channel 2 data.

For example, in modes that utilize dark data, the eight upper bits of the dark data can be stored with 24 appropriately selected bits from the signal data for each time slot to allow detection of whether the ambient light is becoming large, while limiting the size of the amount of data transferred.

The FIFO is never written with partial packets of data. This means that if there is not enough room for all of the data that is to be written to the FIFO for all enabled time slots and any selected status bytes, no data is written from any of the time slots during that period and the INT_FIFO_OFLOW status bit is set.




Figure 21. Datapath Block Diagram

The order of samples written to the FIFO (if selected) is dark data followed by signal data. The byte order for multibyte words is shown in Table 14.

Table 14. Byte Order for FIFO Writes

| Size | Byte Order (After Shift) |
|------|---------------------------------|
| 8 | [7:0] |
| 16 | [15:8], [7:0] |
| 24 | [15:8], [7:0], [23:16] |
| 32 | [15:8], [7:0], [31:24], [23:16] |

The FIFO size is 256 bytes. When the FIFO is empty, a read operation returns 0xFF and the INT_FIFO_UFLOW status bit is set.

In addition to the FIFO, the signal and dark 32-bit registers can be directly read. These registers are effectively two-stage registers where there is an internal data register that updates with every sample and a latched output data register that is accessed by the host. The data interrupts can be used to align the access of these registers to just after the registers are written. If using the interrupt timing is troublesome, use the HOLD_REGS_x bit field to prevent update of the output registers during an access not aligned to the interrupt. Setting the HOLD REGS x bit field blocks the update of the latched output data register and ensures that the dark and signal values read by the host are from the same sample point. If additional samples occur while the HOLD_REGS_x bit field is set, the samples are written to the internal data register but not latched into the output data register that is accessed by the host. Setting the HOLD_REGS_x bit field to 0 reenables the pass through of new data.

After all time slots have completed, the optional status bytes are written to the FIFO. See the Optional Status Bytes section for more information.

CLOCKING

Low Frequency Oscillator

A low frequency oscillator clocks the low speed state machine, which sets the time base used to control the sample timing, wake-up states, and overall operation. There are three options for low frequency oscillator generation. The first option is an internal, selectable 32 kHz or 1 MHz oscillator. The second option is for the host to provide an low frequency oscillator externally. Finally, the low frequency oscillator can be generated by a divide by 32 or divide by 1000 of an external high frequency clock source at 32 MHz. When powering up the device, it is expected that the low frequency oscillator is enabled and left running continuously.

To operate with the on-chip low frequency oscillator, use the following writes. Set the LFOSC_SEL bit to 0 to select the 32 kHz clock or 1 if the 1 MHz clock is desired. Then, set either the OSC_1M_EN or OSC_32K_EN bit to 1 to turn on the desired internal oscillator. The internal 32 kHz clock frequency is set using the 6-bit OSC_32K_ADJUST bit field. The internal 1 MHz clock frequency is set using the 10-bit OSC_1M_FREQ_ADJUST bit field.

The low frequency oscillator can be driven directly from an external source provided on a GPIO input. To enable an external low frequency clock, use the following writes. Enable one of the GPIO inputs using the GPIO_PIN_CFGx bit fields. Next, use the ALT_CLK_GPIO bit field to choose the enabled GPIO input to be used for the external low frequency oscillator. Set the ALT_CLOCKS bit field to 0x1 to select an external low frequency oscillator. Finally, use the LFOSC_SEL bit to match whether a 32 kHz or 1 MHz clock is being provided.

In a third method, an external 32 MHz clock is used for both the high frequency clock and to be divided down to generate the low frequency clock. To use this method, follow the previous instructions for an external low frequency clock but set the ALT_CLOCKS bit field to 0x3, and use the LFOSC_SEL bit to determine if a divide by 32 or 1000 is used to generate the low frequency clock so that either a 32 kHz or 1 MHz clock is generated from the external 32 MHz clock.

High Frequency Oscillator

A 32 MHz high frequency oscillator is generated internally or can be provided externally. This high frequency clock clocks the high speed state machine, which controls the AFE operations during the time slots, such as LED timing and integration times.

The high frequency oscillator can be internally generated by setting the ALT_CLOCKS bit field to 0x0 or 0x1. When selected, the internal 32 MHz oscillator is enabled automatically by the low speed state machine during the appropriate wake-up time or during the 32 MHz oscillator calibration routine.

The high frequency oscillator can also be driven from an external source. To provide an external 32 MHz high frequency oscillator, enable one of the GPIO inputs using the GPIO_PIN_CFGx bit fields. Then, use the ALT_CLK_GPIO bit field to choose the enabled GPIO input for the external high frequency oscillator. Finally, write 0x2 or 0x3 to the ALT_CLOCKS bit field to select an external high frequency oscillator. Writing 0x2 provides only the high frequency oscillator from the external source, whereas writing 0x3 generates both the low frequency oscillator and high frequency oscillator from the external 32 MHz source. When using an external 32 MHz oscillator, it must be kept running continuously for proper device operation.

TIME STAMP OPERATION

The time stamp feature is useful for calibration of the low frequency oscillator as well as providing the host with timing information during time slot operation. Timestamping is supported by the use of any GPIO as a time stamp request input, the CAPTURE_TIMESTAMP bit to enable capture of the time stamp trigger, a time counter running in the low frequency oscillator domain, and two output registers. The output bit fields include TIMESTAMP_COUNT_x, which holds the count of low frequency oscillator cycles between time stamp triggers, and TIMESTAMP_SLOT_DELTA, which holds the number of low frequency oscillator cycles remaining to the next time slot start.

The setup for using the time stamp operation is as follows:

- 1. Configure a GPIO to support the time stamp input using the appropriate GPIO_PIN_CFGx bit field. Select the matching GPIO to provide the time stamp using the TIMESTAMP_GPIO bit field.
- 2. Configure the ADPD4000/ADPD4001 for operation and enable the low frequency oscillator.
- 3. If the TIMESTAMP_SLOT_DELTA function is desired, start time slot operation by placing the device in go mode using the OP_MODE bit (see Table 15). For low frequency oscillator calibration, it is only required that the low frequency oscillator be enabled. The device does not have to be in go mode for low frequency oscillator calibration.

Use the following procedure to capture the time stamp:

- 1. Set the CAPTURE_TIMESTAMP register bit to 1 to enable capture of the time stamp on the next rising edge on the selected GPIO input.
- 2. The host provides the initial time stamp trigger on the selected GPIO at an appropriate time.
- 3. The CAPTURE_TIMESTAMP bit is cleared when the time stamp signal is captured unless the TIMESTAMP_ALWAYS_EN bit is set, in which case, the capture of the time stamp is always enabled. Reenable the capture if necessary.
- 4. The host provides a subsequent time stamp trigger on the selected GPIO at an appropriate time.
- 5. The number of low frequency oscillator cycles that occurred between time stamp triggers can now be read from the TIMESTAMP_COUNT_x bit fields.

The host must continue to handle the FIFO and/or data register data normally during time stamp processing.

If using a dedicated pin for a time stamp that does not have transitions other than the time stamp, set the TIMESTAMP_ ALWAYS_EN bit to avoid automatic clearing of the CAPTURE_ TIMESTAMP bit. This setting removes the need to enable the time stamp capture each time.

The time stamp can calibrate the low frequency oscillator as described in the Low Frequency Oscillator Calibration section. The host can also use TIMESTAMP_SLOT_DELTA to determine when the next time slot occurs. TIMESTAMP_SLOT_DELTA can be used to determine the arrival time of the samples currently in the FIFO. TIMESTAMP_SLOT_DELTA does not account for the decimation factor.

The time stamp trigger is edge sensitive and can be set to either trigger on the rising edge (default) or falling edge using TIMESTAMP_INV.

LOW FREQUENCY OSCILLATOR CALIBRATION

The time stamp circuitry can be used to calibrate either the 32 kHz or 1 MHz low frequency oscillator circuit by adjusting the frequency to match the timing of the time stamp triggers. Simply compare the TIMESTAMP_COUNT_x value in low

frequency oscillator cycles to the actual time stamp trigger period and adjust the OSC_32K_ADJUST or OSC_1M_FREQ_ ADJ value accordingly.

HIGH FREQUENCY OSCILLATOR CALIBRATION

The high frequency oscillator is calibrated by comparing multiples of its cycles with multiple cycles of the low frequency oscillator, which is calibrated to the system time. Calibration of the low frequency oscillator precedes calibration of the high frequency oscillator. The method for calibrating the high frequency oscillator is as follows:

- 1. Write 1 to the OSC_32M_CAL_START bit.
- 2. The ADPD4000/ADPD4001 automatically power up the high frequency oscillator.
- 3. The device automatically waits for the high frequency oscillator to be stable.
- 4. An internal counter automatically counts the number of 32 MHz high frequency oscillations that occur during 128 cycles of the 1 MHz low frequency oscillator or 32 cycles of the 32 kHz low frequency oscillator, depending on which low frequency oscillator is enabled based on the setting of LFOSC_SEL.
- 5. The OSC_32M_CAL_COUNT bit field is updated with the final count.
- 6. The 32 MHz oscillator automatically powers down following calibration unless time slots are active.
- 7. The device resets the OSC_32M_CAL_START bit indicating the count has been updated.

The OSC32M_FREQ_ADJ bit field adjusts the frequency of the 32 MHz oscillator to the desired frequency. When using an external low frequency oscillator, the 32 MHz oscillator calibration is performed with respect to the externally provided low frequency oscillator.

TIME SLOT OPERATION

Operation of the ADPD4000/ADPD4001 is controlled by an internal configurable controller that generates all the timing needed to generate sampling regions and sleep periods. Measurements of multiple sensors and control of synchronous stimulus sources is handled by multiple time slots. The device provides up to 12 time slots for multisensor applications. The enabled time slots are repeated at the sampling rate, which is configured by the 23-bit TIMESLOT_PERIOD_x bit field in the TS_FREQ register. The sampling rate is determined by the following formula:

Sampling Rate = Low Frequency Oscillator Frequency (Hz) ÷ *TIMESLOT_PERIOD_x*

Each time slot allows the creation of one or more LED and/or modulation pulses, and the acquisition of the photodiode or other sensor current based on that stimulus. The operating parameters for each time slot is highly configurable.

Data Sheet

ADPD4000/ADPD4001

Figure 22 shows the basic time slot operation sequence. Each time slot is repeated at the sampling rate, followed by an ultra low power sleep period. By default, subsequent time slots are initiated immediately following the end of the previous time slot. In addition, there is an option to add an offset to the start of the subsequent time slots using the TIMESLOT_OFFSET_x bit field as shown in Figure 23, which shows the TIMESLOT_OFFSET_B bit field being used to offset the start of Time Slot B. In this case, each time slot still operates at the sampling rate, but there is a sleep period between Time Slot A and Time Slot B. The wake period shown in Figure 22 and Figure 23 is used to power up and stabilize the analog circuitry before data acquisition begins. If the TIMESLOT_OFFSET_B bit field is set to 0, the time slot starts as soon as the previous time slot finishes.

The time slot offset is always applied to the Time Slot A start time. For example, TIMESLOT_OFFSET_D is an offset added to the beginning of Time Slot A, not Time Slot C, which immediately precedes Time Slot D.

The amount of offset applied is dependent on the low frequency oscillator used. If using the 1 MHz low frequency oscillator,

Offset = 64 × (Number of 1 MHz Low Frequency Oscillator Cycles) × TIMESLOT_OFFSET_x

If using the 32 kHz low frequency oscillator,

Offset = 2 × (Number of 32 kHz Low Frequency Oscillator Cycles) × *TIMESLOT_OFFSET_x*

For example, if TIMESLOT_OFFSET_C is set to 0x040 and the 1 MHz low frequency oscillator is being used, then the offset from the start of Time Slot A to the start of Time Slot C is

 $Offset = (64 \times 1 \ \mu s \times 64) = 4.096 \ ms$

The sampling rate is controlled by the low frequency oscillator. The low frequency oscillator is driven by one of three sources as described in the Clocking section.

If the sampling period is set too short to allow the enabled time slots to complete, a full cycle of enabled time slot samples are skipped, effectively reducing the overall sample rate. For example, if the sampling rate is set to 100 Hz (10 ms period) and the total amount of time required to complete all enabled time slots is 11 ms, the next cycle of time slots does not begin until t = 20 ms, effectively reducing the sampling rate to 50 Hz.

If TIMESLOT_OFFSET_x is set too short to allow the previous time slot to finish, the time slot occurs immediately after the previous time slot. Time slots always occur in A through L order.

Using External Synchronization for Sampling

An external signal driven to a configured GPIO pin can be used to wake from sleep instead of the TIMESLOT_PERIOD_x counter, which allows external control of the sample rate and time. This mode of operation is enabled using the EXT_SYNC_EN bit and uses the GPIO pin selected by the EXT_SYNC_GPIO bit field. If using this feature, be sure to enable the selected GPIO pin as an input using the appropriate GPIO_PIN_CFGx bit field.

When operating with external synchronization, the device enters sleep first when set into go mode and waits for the next external synchronization signal before waking up. This external synchronization signal is then synchronized to the low frequency oscillator and then starts the wake-up sequence. If an additional external synchronization is provided prior to completing time slot operations, it is ignored.

EXECUTION MODES

A state machine in the low frequency oscillator clock domain controls sleep times, wake-up cycles, and the start of time slot operations. The low frequency oscillator serves as the time base for all time slot operations, controls the sample rates, and clocks the low frequency state machine. This state machine controls all operations and is controlled by the OP_MODE bit.


Table 15. OP_MODE Bit Setting Descriptions

| OP_MODE Setting | Mode | Description |
|--------------------|------|---|
| 0 | Off | All operations stopped. Time slot actions reset. Low power standby state. |
| 1 | Go | Transitioning to this state from off mode starts time slot operation. |

At power-up and following any subsequent reset operations, the ADPD4000/ADPD4001 is in off mode. The user can write 0 to the OP_MODE bit to immediately stop operations and return to off mode.

Register writes that affect operating modes cannot occur during go mode. The user must enter off mode before changing the control registers. Off mode resets the digital portion of the ADC, all of the pulse generators, and the state machine.

When OP_MODE is set to 1, the device immediately starts the first wake-up sequence and time slot operations unless using an external synchronization trigger. If using an external synchronization trigger, the device enters the sleep state before the first wake-up and time slot regions begin.



HOST INTERFACE

The ADPD4000/ADPD4001 provide two methods of communication with the host, a SPI port and I²C interface. The device also provides numerous FIFO, data register, error, and threshold status bits, each of which can be provided by an interrupt function from a GPIO, read from status registers, or appended as optional status bytes at the end of a FIFO packet.

Interrupt Status Bits

Data Register Interrupts

The data interrupt status bits, INT_DATA_x for each time slot, are set every time the data registers for that time slot are updated. The state of the HOLD_REGS_x bit has no effect on the interrupt logic.

FIFO Threshold Interrupt

The FIFO threshold interrupt status bit, INT_FIFO_TH, is set when the number of bytes in the FIFO exceeds the value stored in the FIFO_TH register. The INT_FIFO_TH bit is cleared automatically when a FIFO read reduces the number of bytes below the value in the FIFO_TH register, which allows the user to set an appropriate data size for their host needs.

Level Interrupts

Two level interrupt status bits, INT_LEV0_x and INT_LEV1_x, provide an interrupt when the dark data or signal data values cross above or below a programmed threshold level.

Two comparison circuits are available per time slot. The INT_LEV0_x or INT_LEV1_x status bits are set when the data register update meets the criteria set by the associated THRESH0_TYPE_x, THRESH0_DIR_x, THRESH0_CHAN_x settings, or by the associated THRESH1_TYPE_x, THRESH1_DIR_x, and THRESH1_CHAN_x settings.

The Level 0 interrupt operates as follows. The user sets an 8-bit threshold value in the THRESH0_VALUE_x bit field for the corresponding time slot. This value is then shifted to the left by anywhere from 0 bits to 24 bits, specified by the setting of the

THRESH0_SHIFT_x bit field. A comparison is then made between the shifted threshold value and the register chosen by the THRESH0_TYPE_x bit field and the THRESH0_CHAN_x bit. The INT_LEV0_x status bit is set if the selected data register meets the criteria set in the THRESH0_DIR_x bit field. The Level 1 interrupt operates in the same fashion.

Clearing Interrupt Status Bits

All status bits are set regardless of whether the status bit is routed to one of the interrupt outputs, Interrupt X or Interrupt Y. The status bits are independent of the interrupt enable bits. The status bits are always set by the corresponding event. The interrupt bits stay set until they are either manually or automatically cleared.

The user can manually clear a given interrupt by writing a 1 to the matching interrupt status bit. In addition, the data interrupt status bits can be configured to clear automatically. When the INT_ACLEAR_DATA_x or INT_ACLEAR_FIFO bit is set, the appropriate interrupt status bit is automatically cleared when any matching data register or FIFO register is read. Automatic clearing of the interrupt status bits removes the need to manually clear these interrupts.

Optional Status Bytes

There is an option to append each data packet with status bits. This option is useful for hosts that cannot spare an interrupt channel to service. The status bytes can each be individually selected in the FIFO_STATUS_BYTES register. Each bit in the FIFO_STATUS_BYTES register enables a status byte that is appended to the data packet in the FIFO. If any bit in the FIFO_STATUS_BYTES register is set to 1, the byte that is appended to the data packet contains the status bits, as shown in Table 16. Table 16 shows the order, enable bit, and contents of each status byte.

The 4-bit sequence number cycles from 0 to 15 and is incremented with wraparound every time the time slot sequence completes. This sequence number can also be made available bitwise on the GPIO pins.

| | | Contents ¹ | | | | | | | |
|------------|--------------|-----------------------|--------|------------|------------|----------------|--------|--------|--------|
| Byte Order | Enable Bit | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| 0 | ENA_STAT_SUM | 0 | 0 | Any LEV1_x | Any LEV0_x | 4-bit sequence | | | |
| 1 | ENA_STAT_D1 | DATA_H | DATA_G | DATA_F | DATA_E | DATA_D | DATA_C | DATA_B | DATA_A |
| 2 | ENA_STAT_D2 | 0 | 0 | 0 | 0 | DATA_L | DATA_K | DATA_J | DATA_I |
| 3 | ENA_STAT_L0 | LEV0_H | LEV0_G | LEV0_F | LEV0_E | LEV0_D | LEV0_C | LEV0_B | LEV0_A |
| 4 | ENA_STAT_L1 | LEV1_H | LEV1_G | LEV1_F | LEV1_E | LEV1_D | LEV1_C | LEV1_B | LEV1_A |
| 5 | ENA_STAT_LX | LEV1_L | LEV1_K | LEV1_J | LEV1_I | LEV0_L | LEV0_K | LEV0_J | LEV0_I |

Table 16. FIFO Status Byte Order and Contents

¹ DATA_x refers to the data register interrupts for the corresponding time slot. LEV0_x and LEV1_x refer to Level 0 and Level 1 time slot interrupts, respectively, for Time Slot A through Time Slot L.

Interrupt Outputs, Interrupt X and Interrupt Y

The ADPD4000/ADPD4001 support two separate interrupt outputs, Interrupt X and Interrupt Y. Each interrupt has the option to be driven to any of the four GPIO pins. The two different interrupt outputs can be generated for a host processor if desired. For example, the FIFO threshold interrupt, INT_FIFO_TH, can be routed to Interrupt X and used to drive the direct memory access (DMA) channel of the host, while the INT_FIFO_ OFLOW and INT_FIFO_UFLOW interrupts can be routed to Interrupt Y and used to drive an additional host interrupt pin. Another example case includes routing the data interrupt from a single time slot to Interrupt X and the FIFO threshold interrupt to Interrupt Y. The host receives one interrupt when the interrupt of that particular channel occurs and the host can then read that register directly. Interrupt Y, in this case, is handled by the host with DMA or with an interrupt. Each of the different interrupt status bits can be routed to Interrupt X or Interrupt Y, or both.

For each interrupt, there is an associated Interrupt X and Interrupt Y enable bit. See Table 27 for a full list of available interrupts that can be brought out on Interrupt X and Interrupt Y. The logic for the Interrupt X and Interrupt Y function is a logic AND of the status bit with its matching enable bit. All enabled status bits are then logically OR'ed to create the interrupt function. The enable bits do not affect the status bits.

General-Purpose I/Os

The ADPD4000/ADPD4001 provide four general-purpose I/O pins: GPIO0, GPIO1, GPIO2, and GPIO3. These GPIOs can be used as previously described in the Interrupt Outputs, Interrupt X and Interrupt Y section for interrupt outputs or for providing external clock signals to the device. The GPIOs can also be used for many different control signals, as synchronization controls to external devices, as well as test signals that are useful during system debugging. All of the available signals that can be brought out on a GPIOx pin are listed in Table 31.

SPI and I²C Interface

The ADPD4000 contains a SPI port, the ADPD4001 contains an I²C interface. The SPI and I²C interfaces operate synchronously with their respective input clocks and require no internal clocks to operate.

The ADPD4000/ADPD4001 have an internal power-on-reset circuit that sets the device into a known idle state during the initial power-up. After the power-on-reset has been released, approximately 2 μ s to 6 μ s after the DVDD supply is active, the device can be read and written through the SPI or I²C interface.

The registers are accessed using addresses within a 15-bit address space. Each address references a 15-bit register with one address reserved for the FIFO read accesses. For both the I²C and SPI interfaces, reads and writes auto-increment to the next register if additional words are accessed as part of the same access sequence. This automatic address increment occurs for all addresses except the FIFO address, one less than the FIFO address and the last used address, which is 0x277. Reads from the FIFO address continue to access the next byte from the FIFO.

SPI Operations

The SPI single register write operation is shown in Figure 24. The first two bytes contain the 15-bit register address and specifies that a write is requested. The remaining two bytes are the 16 data bits to write to the register. The register write occurs only when all 16 bits are shifted in prior to deassertion of the \overline{CS} signal.

In addition, multiple registers can be written if additional 16-bit data is shifted in before deassertion of the $\overline{\text{CS}}$ signal. The register address automatically increments to the next register after each 16 bits of data.

The SPI single register read operation is shown in Figure 25. The first two bytes contain the 15-bit register address and specifies that a read is requested. Register bits are shifted out starting with the MSB. In addition, multiple registers can be read if additional 16-bit data is shifted out prior to deassertion of the \overline{CS} signal.

It is recommended that reading from the FIFO is done byte wise. There is no requirement to read multiples of 16 bits.

I²C Operations

The I²C operations require addressing the device as well as choosing the register that is being read or written. An I²C register write is shown in Figure 26 and Figure 27. The SDA pin is bidirectional open drain, where different bit times are driven in a predetermined way by the master or the slave. The ADPD4001 acts as a slave on the I²C bus. Start and stop bit operations are shown as S and P in Figure 26 and Figure 27. The I²C port supports both 7-bit and 15-bit addresses. If accessing Address 0x007F or lower, a 7-bit address can be used. If the first address bit after the slave address acknowledge (ACK) is a 0, a 7-bit address is used, as shown in the short read and write operations (see Figure 26 to Figure 29). If the first bit after a slave address acknowledge is 1, a 15-bit address is used as shown in the long read and write operations (see Figure 30 and Figure 31).

Figure 26 shows the first half of the short register write operation. The first byte indicates that the ADPD4001 is being addressed with a write operation. The ADPD4001 indicates that it has been addressed by driving an acknowledge. The next byte operation is a write of the address of the register to be written. The MSB is the L/\overline{S} bit (long/short). When this bit is low, a 7-bit address follows. If the L/\overline{S} bit is high, a 15-bit address follows. The ADPD4001 sends an acknowledge following the register address.

The rest of the write operation is shown in Figure 27, which shows the two data bytes that are written to the 16-bit register. Registers are written only when all 16 bits are shifted in before a stop bit occurs. The ADPD4001 sends an acknowledge for each byte received. Additional pairs of byte operations can be repeated prior to the stop bit occurring. The address auto-increments

after each complete write. Register writes occur only after each pair of bytes is written.

The I²C short read operations are shown in Figure 28 and Figure 29. Like the write operation, the first byte pair selects the ADPD4001 and specifies the register address (with the L/\overline{S} bit low) to read from.

Figure 29 shows the rest of the read operation. This sequence starts with a start bit, selects the ADPD4001, and indicates that a read operation follows. The ADPD4001 sends an acknowledge to indicate data to be sent. The ADPD4001 then shifts out the register read data one byte at a time. The host acknowledges each byte after it is sent by the ADPD4001, if additional bytes are to be read. The same address incrementing is used for reads as well.

To read multiple bytes from the FIFO or from sequential registers, simply repeat the middle byte operation as shown in Figure 29.

The first portion of a long write operation is shown in Figure 30. The second half of the long write is the same as for the short write, as shown in Figure 27.

The first half of a long read operation is shown in Figure 31. The second half is the same as shown in Figure 29.



APPLICATIONS INFORMATION OPERATING MODE OVERVIEW

The ADPD4000/ADPD4001 are effectively charge measuring devices that can interface with many different sensors enabling synchronous measurements of PPG, electrocardiography (ECG), electrodermal activity (EDA), impedance, capacitance, and temperature measurements. A selection of operating modes are built into the device to optimize each of the different sensor measurements supported.

SINGLE INTEGRATION MODE

Single integration mode is used for a single integration of incoming charge per ADC conversion and is the most common operating mode for the ADPD4000/ADPD4001. In single integration mode, most of the dynamic range of the integrator is used when integrating the charge from the sensor response to a single stimuli event, for example, an LED pulse. There is also a multiple integration mode available for situations with very small sensor responses (see the Multiple Integration Mode section for more information).

Using LED as Stimulus

Single integration mode is the typical operating mode used for a PPG measurement, where an LED is pulsed into human tissue and the resultant charge from the photodiode response is integrated and subsequently converted by the ADC. Figure 32 shows an example of a typical PPG measurement circuit.




Figure 32. Typical PPG Measurement Circuit

The MOD_TYPE_x value is left at the default value of 0 so that the TIA is continuously connected to the input of the TIA. Set the PRECON_x bit field to 0x5 to set the anode of the photodiode (PD) to the TIA_VREF potential during the preconditioning period. The VCx pin is connected to the cathode of the photodiode and is set to TIA_VREF + 250 mV to apply a 250 mV reverse bias across the photodiode, which reduces the photodiode capacitance and reduces the noise of the signal path. Set TIA_VREF to 1.27 V using the AFE_TRIM_VREF_x bit field for maximum dynamic range.

The LED pulse is controlled with the LED_OFFSET_x and LED_ WIDTH_x bit field. The default LED offset (LED_OFFSET_x = 0x10) is 16 µs from the end of the preconditioning period and is suitable for most use cases. Recommended LED pulse widths are either 2 µs or 3 µs when using the BPF. Shorter LED pulse widths provide the greatest amount of ambient light rejection and the lowest power dissipation. The period is automatically calculated by the ADPD4000/ADPD4001. The automatic calculation is based on the integration width selected and the number of ADC conversions. To use the automatic calculation, leave the MIN_PERIOD_x bit field at its default value of 0. If a longer period is desired, for example, if more settling time is required, use the MIN_PERIOD_x bit field to enable a longer period.

The integration pulses are controlled with the INTEG_ OFFSET_x, INTEG_FINE_OFFSET_x, and INTEG_WIDTH_x bit fields. It is recommended that an integration width of 1 µs greater than the LED width be used because the signal spreads due to the response of the BPF. By setting the integration width 1 µs wider than the LED width, a maximum amount of charge from the incoming signal is integrated.

The number of ADC conversions defaults to a single ADC conversion. However, oversampling is available for increased SNR. The ADC conversions can be set to 1, 2, 3, or 4, based on the ADC_COUNT_x bit field. If two channels are enabled, Channel 1 occurs first, followed by Channel 2. The total number of pulses is equal to NUM_INT_x × NUM_REPEAT_x. In single integration mode, NUM_INT_x = 1 for a single integration sequence per ADC conversion. Therefore, the total number of pulses is controlled by NUM_REPEAT_x. Increasing the number of pulses reduces the noise floor of the measurement by a factor of \sqrt{n} , where n is the total number of pulses.

Figure 33 shows the timing operation where a single integration cycle is used per ADC conversion. Table 17 details the relevant registers using single integration mode for a PPG measurement.




Figure 33. Single Integration per ADC Conversion with LED as Stimulus

| Group | Time Slot A Register Address ¹ | Bit Field Name | Description |
|--------------|--|---------------------|--|
| Group | | | • |
| Signal Path | 0x0100 | SAMPLE_TYPE_x | Leave at the default setting (0) for default sampling mode. |
| Setup | 0x0101 | AFE_PATH_CFG_x | Set to 0x1DA for TIA, BPF, integrator, and ADC. |
| | 0x0102 | INPxx_x | Enable desired inputs. |
| | 0x0103 | PRECON_x | Set to 0x5 to precondition anode of the photodiode to TIA_VREF. |
| | 0x0103 | VCx_SEL_x | Set to 0x2 to set ~250 mV reverse bias across the photodiode. |
| | 0x0104 | TIA_GAIN_CHx_x | Select TIA gain. |
| | 0x0104 | AFE_TRIM_VREF_x | Set to 0x3 to set TIA_VREF = 1.27 V for maximum dynamic range. |
| | 0x0108 | MOD_TYPE_x | Set to 0 for continuous TIA connection to inputs following preconditioning. |
| Timing | 0x0109 | LED_OFFSET_x | Sets start time of first LED pulse in 1 µs increments. 0x10 default (16 µs) |
| | 0x0109 | LED_WIDTH_x | Sets width of LED pulse in 1 μ s increments. 2 μ s or 3 μ s recommended. |
| | 0x010A | INTEG_WIDTH_x | Integration time in μ s. Set to LED_WIDTH_x + 1. |
| | 0x010B | INTEG_OFFSET_x, | Integration sequence start time = INTEG_OFFSET_x + |
| | | INTEG_FINE_OFFSET_x | INTEG_FINE_OFFSET_x. Optimize as described in the Optimizing Position |
| | | | of Integration Sequence section. |
| | 0x0107 | NUM_INT_x | Set to 1 for a single integration per group of ADC conversions. |
| | 0x0107 | NUM_REPEAT_x | With NUM_INT_x = 1, NUM_REPEAT_x sets the total number of pulses. |
| LED Settings | 0x0105, 0x0106 | LED_DRIVESIDEx_x | Select LED for time slot used. |
| | 0x0105, 0x0106 | LED_CURRENTx_x | Set LED current for selected LED. |

Table 17. Single Integration Mode Settings

¹ This is the Time Slot A register address. Add 0x020 for the identical register address for each subsequent time slot. For example, Register 0x0100 is the location for SAMPLE_TYPE_A. For Time Slot B, this register is at Address 0x0120. For Time Slot C, this register is at Address 0x0140. For Time Slot D, this register is at Address 0x0160, and so on.

Optimizing Position of Integration Sequence

It is critical that the zero crossing of the output response of the BPF be aligned with the integration sequence such that the positive integration is aligned with the positive portion of the BPF output response and the negative integration is aligned with the negative portion of the BPF output response (see Figure 33).

A simple test to find the zero crossing is to set the circuit so that the LED is reflecting off a reflector at a fixed distance from the photodiode such that a steady dc level of photodiode current is provided to the ADPD4000/ADPD4001. Monitor the output while sweeping the coarse integrator offset, INTEG_OFFSET_x, from a low value to a high value in 1 µs steps. The zero crossing is located when a relative maxima is seen at the output. The zero crossing can then be identified with much finer precision by sweeping the INTEG_FINE_OFFSET_x bit field in 31.25 ns increments.

Improving SNR Using Multiple Pulses

The ADPD4000/ADPD4001 use very short LED pulses, on the order of 2 μ s or 3 μ s. The SNR of a single pulse is approximately 68 dB to 74 dB, depending on the TIA gain. The SNR can be extended to >90 dB by increasing the number of pulses per sample and filtering to a relevant signal bandwidth, for example, 0.5 Hz to 20 Hz for a heart rate signal. The SNR increases as the square root of the number of pulses. Thus, for every doubling of pulses, 3 dB of SNR increase is achieved. The number of pulses is increased with the NUM_REPEAT_x bit field.

Improving SNR Using Integrator Chopping

The last stage in the ADPD4000/ADPD4001 datapath is a charge integrator. The integrator uses an on and off integration sequence, synchronized to the emitted light pulse, which acts as an additional high-pass filter to remove offsets, drifts, and low frequency noise from the previous stages. However, the integrating amplifier can itself introduce low frequency signal content at a low level. The ADPD4000/ADPD4001 have a mode that enables additional chopping in the digital domain to remove this signal. Chopping is achieved by using an even number of pulses per sample and inverting the integration sequence for half of those sequences. When the math is done to

combine the digitized result of each of the pulses of the sample, the sequences with an inverted integrator sequence are subtracted and the sequences with a normal integrator sequence are added. An example diagram of the integrator chopping sequence is shown in Figure 34.

The result of chopping is that any low frequency signal contribution from the integrator is eliminated, leaving only the integrated signal and resulting in higher SNR, especially at higher numbers of pulses and at lower TIA gains where the noise contribution of the integrator becomes more pronounced.

Digital chopping is enabled using the registers and bits detailed in Table 18. The bit fields define the chopping operation for the first four pulses. This 4-bit sequence is then repeated for all subsequent sequence of four pulses. In Figure 34, a sequence is shown where the second and fourth pulses are inverted while the first and third pulses remain in the default polarity (noninverted). This configuration is achieved by setting the REVERSE_INTEG_x bit field = 0xA to reverse the integration sequence for the second and fourth pulses. To complete the operation, the math must be adjusted by setting the SUBTRACT_x bi field = 0xA. An even number of pulses must be used with integrator chop mode.

When using integrator chop mode, the ADC offset bit fields, CH1_ADC_ADJUST_x and CH2_ADC_ADJUST_x, must be set to 0, because when the math is adjusted to subtract inverted integration sequences while default integration sequences are added, any digital offsets at the output of the ADC are automatically eliminated. Integrator chop mode also eliminates the need to manually null the ADC offsets at startup in a typical application. Note that the elimination of the offset using chop mode can clip at least half of the noise signal when no input signal is present, which makes it difficult to measure the noise floor during characterization of the system. There are three options for performing noise floor characterization of the system.

- Chop mode disabled.
- Chop mode enabled but with a minimal signal present at the input, which increases the noise floor enough such that it is no longer clipped.
- Setting the ZERO_ADJUST_x bit = 1, which adds 2048 codes to the end result.




Figure 34. Diagram of Integrator Chopping Sequence

| Group | Time Slot A Register Address ¹ | Bit Field Name | Description |
|-------------------------|--|-----------------|---|
| Integrator Chop Mode | 0x010D | SUBTRACT_x | Four-pulse subtract pattern. Set to 1 to negate the math operation in the matching position in a group of four pulses. The LSB maps to the first pulse. |
| | 0x010D | REVERSE_INTEG_x | Four-pulse integration reverse pattern. Set to 1 to reverse the integrator positive and negative pulse order in the matching position in a group of four pulses. The LSB maps to the first pulse. |

Table 18. Register Settings for Integrator Chop Mode

¹ This is the Time Slot A register address. Add 0x020 for the identical register address for each subsequent time slot. For example, Register 0x010D is the location for SUBTRACT_A. For Time Slot B, this register is at Address 0x012D, For Time Slot C, this register is at Address 0x014D. For Time Slot D, this register is at Address 0x016D, and so on.

Connection Modulation

The ADPD4000/ADPD4001 use three different types of modulation connections to a sensor, controlled by the MOD_TYPE_x bit field. Table 19 shows the different functions controlled by this register. The default mode of operation is MOD_TYPE_x = 0, which is the mode where there is no modulation of the input connection, and is the mode used as described in the Using LED as Stimulus section.

| Table 19. Modulation Connections | s Based on MOD_TYPE_x |
|----------------------------------|-----------------------|
|----------------------------------|-----------------------|

| MOD_TYPE_x | Connect function |
|------------|--|
| 0 | TIA is continuously connected to INx after the precondition period. There is no modulation of the input connection. |
| 1 | Float mode operation. The TIA is connected to INx only during the modulation pulse and disconnected (floated) between pulses. |
| 2 | Nonfloat mode connection modulation. The TIA is connected to INx during the modulation pulse and connected to the precondition value between pulses. |

Float Mode Operation

The ADPD4000/ADPD4001 have a unique operating mode, float mode, that allows high SNR at low power in low light situations. In float mode, the photodiode is first preconditioned to a known state and then the photodiode anode is disconnected from the receive path of the device for a preset amount of float time. During the float time, light falls on the photodiode, either from ambient light, pulsed LED light, or a combination of the two depending on the operating mode. Charge from the sensor is stored directly on the capacitance of the sensor, CPD. At the end of the float time, the photodiode is switched into the receive path of the ADPD4000/ADPD4001 and an inrush of the accumulated charge occurs, which is then integrated, allowing the maximum amount of charge to be processed per pulse with the minimum amount of noise added by the signal path. The charge is integrated externally on the capacitance of the photodiode for as long as it takes to acquire maximum charge, independent of the amplifiers of the signal path, effectively integrating charge noise free. Float mode allows the user the flexibility to increase the amount of charge per measurement by either increasing the LED drive current or by increasing the float time.

In float mode, the signal path bypasses the BPF and uses only the TIA and integrator. The BPF is bypassed because the shape of the signal produced when transferring the charge from the photodiode by modulating the connection to the TIA can differ across devices and conditions. A filtered signal from the BPF is not able to be reliably aligned with the integration sequence. Therefore, the BPF cannot be used. In float mode, the entire charge transfer is integrated in the negative cycle of the integrator and the positive cycle cancels any offsets.

Float LED Mode for Synchronous LED Measurements

Float LED mode is desirable in low signal conditions where the CTR is <10 nA/mA. In addition, float mode is an ideal option when limiting the LED drive current of the green LEDs in a heart rate measurement to keep the forward voltage drop of the green LED to a level that allows the elimination of a boost converter for the LED supply. For example, the LED current can be limited to 10 mA to ensure that the LED voltage drop is ~3 V so that it can operate directly from the battery without the need of a boost converter. Float mode accumulates the received charge during longer LED pulses without adding noise from the signal path, effectively yielding the highest SNR per photon attainable.

In float LED mode, multiple pulses are used to cancel electrical offsets, drifts, and ambient light. To achieve this ambient light rejection, an even number of equal length pulses are used. For every pair of pulses, the LED flashes in one of the pulses and does not flash in the other. The return from the combination of the LED, ambient light, and offset is present in one of the pulses. In the other, only the ambient light and offset is present. A subtraction of the two pulses is made that eliminates ambient light as well as any offset and drift. It is recommended to use groups of four pulses for measurement where the LED is flashed on Pulse 2 and Pulse 3. The accumulator adds Pulse 2 and Pulse 3 and then subtracts Pulse 1 and Pulse 4. To gain additional SNR, use multiple groups of four pulses.

For each group of four pulses, the settings of LED_DISABLE_x determine if the LED flashes in a specific pulse position. Which pulse positions are added or subtracted is configured in the SUBTRACT_x bit field. These sequences are repeated in groups of four pulses. The value written to the FIFO or data registers is dependent on the total number of pulses per sample period. With NUM_INT_x set to 1, NUM_REPEAT_x determines the total number of pulses. For example, if the device is set up for

Data Sheet

ADPD4000/ADPD4001

32 pulses, the four-pulse sequence, as defined in LED_DISABLE_x and SUBTRACT_x, repeats eight times and a single register or FIFO write of the final value based on 32 pulses executes.

In float mode, the MIN_PERIOD_x bit field must be set to control the pulse period. The automatic period calculation is not designed to work with float mode. Set the MIN_PERIOD_x bit field, in 1 μ s increments, to accommodate the amount of float time and connect time required.

Placement of the integration sequence is such that the negative phase of the integration is centered on the charge transfer phase. The TIA is an inverting stage. Therefore, placing the negative phase of the integration during the transferring of the charge from the photodiode causes the integrator to increase with the negative going output signal from the TIA.

In the example shown in Figure 35, the LED flashes in the second and third pulses of the four-pulse sequence. SUBTRACT_x is set up to add the second and third pulses while subtracting the first and fourth pulses, effectively cancelling out the ambient light, electrical offsets, and drift.

Additionally, set the INPUT_R_SELECT_x bit field equal to 1 to place a 6.5 k Ω resistor in series between the photodiode and the TIA input to slow the inrush of current from the photodiode when the input switch is closed.

Table 20 details the relevant registers for float LED mode.




Figure 35. Four-Pulse Float Mode Operation

Table 20. Float LED Mode Settings

| | Time Slot A | | |
|-------------------|-------------------------------------|------------------|--|
| Group | Register Address¹ | Bit Field Name | Description |
| Signal Path Setup | 0x0100 | SAMPLE_TYPE_x | Leave at the default setting (0) for default sampling mode. |
| | 0x0100 | INPUT_R_SELECT_x | Set to 0x1 for 6.25 k Ω series input resistor. |
| | 0x0101 | AFE_PATH_CFG_x | Set to 0x0E6 for TIA, integrator, and ADC. Bypass BPF. |
| | 0x0102 | INPxx_x | Enable desired inputs. |
| | 0x0103 | PRECON_x | Set to 0x4 to precondition anode of photodiode to the input of the TIA. |
| | 0x0103 | VCx_SEL_x | Set to 0x2 to set ~250 mV reverse bias across photodiode. |
| | 0x0104 | TIA_GAIN_CHx_x | Select TIA gain (100 k Ω or 200 k Ω for float mode). |
| | 0x0104 | AFE_TRIM_VREF_x | Set to $0x2$ to set TIA_VREF = 0.9 V. |
| Float Mode | 0x0107 | NUM_INT_x | Set to 1 for a single integration per group of ADC conversions. |
| Configuration | 0x0107 | NUM_REPEAT_x | Number of sequence repeats. Must be set to a multiple of 2 for float mode. |
| | 0x0108 | MOD_TYPE_x | Set to 0x1 for float mode operation. |
| | 0x0108 | MIN_PERIOD_x | Set the period to accommodate float time plus connect time, in 1 μs increments. |
| | 0x010A | INTEG_WIDTH_x | Integration time in μ s. Set to MOD_WIDTH_x + 1. |

| Group | Time Slot A Register Address ¹ | Bit Field Name | Description |
|--------------|--|---------------------|--|
| | 0x010B | INTEG_OFFSET_x | Integration sequence start time. Set to (MOD_OFFSET_x – INTEG_WIDTH_x – 1). |
| | 0x010B | INTEG_FINE_OFFSET_x | Set to 0x18. |
| | 0x010C | MOD_WIDTH_x | Sets width of connect pulse in 1 μs increments. Typical values of 2 μs or 3 $\mu s.$ |
| | 0x010C | MOD_OFFSET_x | Sets start time of first connect pulse in 1 µs increments. |
| | 0x010D | SUBTRACT_x | In any given sequence of four pulses, negate the math operation in the selected position. Selections are active high (that is, subtract if 1) and the LSB of this register maps to the first pulse. For a float mode sequence, add pulses when the LED flashes and subtract pulses when the LED is disabled, according to LED_DISABLE_x. |
| LED Settings | 0x0105, 0x0106 | LED_DRIVESIDEx_x | Select LED for time slot used. |
| | 0x0105, 0x0106 | LED_CURRENTx_x | Set LED current for selected LED. |
| | 0x0109 | LED_OFFSET_x | Sets start time of first LED pulse in 1 μ s increments. |
| | 0x0109 | LED_WIDTH_x | Sets width of LED pulse in 1 μ s increments. |
| | 0x010D | LED_DISABLE_x | In any given sequence of four pulses, disable the LED pulse in the selected position. Selections are active high (that is, disable LED if 1) and the LSB of this register maps to the first pulse. For a sequence of four pulses, it is recommended to fire the LED in the second and third pulses by writing 0x9 to this register. |

¹ This is the Time Slot A register address. Add 0x020 for the identical register address for each subsequent time slot. For example, Register 0x0100 is the location for SAMPLE_TYPE_A. For Time Slot B, this register is at Address 0x0120. For Time Slot C, this register is at Address 0x0140. For Time Slot D, this register is at Address 0x0160, and so on.

Float Mode Limitations

When using float mode, the limitations of the mode must be well understood. For example, a finite amount of charge can accumulate on the capacitance of the photodiode, and there is a maximum amount of charge that can be integrated by the integrator. Based on an initial reverse bias of 250 mV on the photodiode and assuming that the photodiode begins to become nonlinear at ~200 mV of forward bias, there is ~450 mV of headroom for the anode voltage to increase from its starting point at the beginning of the float time before the charge ceases to accumulate in a linear fashion. It is desirable to operate only in the linear region of the photodiode (see Figure 36). To verify that float mode is operating in the linear region of the diode, the user can perform a simple check. Record data at a desired float time and then record data at half the float time. The recommended ratio of the two received signals is 2:1. If this ratio does not hold true, the diode is likely beginning to forward bias at the longer float time and becomes nonlinear.




Figure 36. Integrated Charge on the Photodiode (PD) vs. Float Time

The maximum amount of charge that can be stored on the photodiode capacitance and remain in the linear operating region of the sensor is estimated by

 $Q = C_{PD}V$

where:

Q is the integrated charge.

 C_{PD} is the capacitance of the photodiode.

V is the amount of voltage change across the photodiode before the photodiode becomes nonlinear.

For a typical discrete optical design using a 7 mm² photodiode with 70 pF capacitance and 450 mV of headroom, the maximum amount of charge that can be stored on the photodiode capacitance is 31.5 pC.

Data Sheet

In addition, consider the maximum amount of charge the integrator of the ADPD4000/ADPD4001 can integrate. The integrator can integrate up to 7.6 pC. When this charge is referred back to the input, consider the TIA gain. When the TIA gain is at 200 k Ω , the input referred charge is at a 1:1 ratio to the integrated charge on the integrator. For 100 k Ω gain, it is 2:1. For 50 k Ω gain, it is 4:1. For 25 k Ω gain, it is 8:1. For the previous example using a photodiode with 70 pF capacitance, use a 50 k Ω TIA gain and set the float timing such that, for a single pulse, the output of the ADC is at 70% of full scale, which is a typical operating condition. Under these operating conditions, 5.3 pC integrates per pulse by the integrator for 21.2 pC of charge accumulated on the photodiode capacitance. The amount of time to accumulate charge on CPD is inversely proportional to CTR. TIA gain settings of 100 k Ω or 200 k Ω may be required based on the CTR of the measurement and how much charge can be accumulated in a given amount of time. Ultimately, the type of measurement being made (ambient or pulsed LED), the photodiode capacitance, and the CTR of the system determine the float times.

Pulse Connect Modulation

Pulse connect modulation is useful for ambient light measurements or any other sensor measurements that do not require a synchronous stimulus. This mode works by preconditioning the sensor to some level selected by the PRECON_x bit field and then only connecting the sensor to the input of the TIA during the modulation pulse. When not connected to the TIA, the sensor is connected to a low input impedance node at the TIA_VREF voltage. Any sensor current during this time is directed into the AFE. Therefore, no charge accumulates on the sensor. This lack of charge accumulation is in contrast to float mode, which fully disconnects the sensor between modulation pulses. The MOD_TYPE_x bit field must be set to 0x2 for pulse connect mode. The advantage of using this mode for nonsynchronous sensor measurements is that it allows the user to take advantage

ADPD4000/ADPD4001

of the noise performance benefits of the full signal path using the BPF and integrator. Figure 38 shows a timing diagram for pulse connect modulation type measurements.

Modulation of Stimulus Source

The ADPD4000/ADPD4001 have operating modes that modulate the VC1 and VC2 signals. These modes are useful for providing a pulsed stimulus to the sensor being measured. For example, a bioimpedance measurement can be made where one electrode to the human is being pulsed by the VC1 or VC2 output and the response is measured on a second electrode connected to the TIA input. This mode is also useful for a capacitance measurement, as shown in Figure 37, where one of the VCx pins is connected to one side of the capacitor and the other side is connected to the TIA input.




Figure 37. Modulate Stimulus for Capacitance Measurement

The BPF is bypassed for this measurement. When a stimulus pulse is provided on the VCx pin, the capacitor response is a positive spike on the rising edge that then settles back toward TIA_VREF, followed by a negative spike on the falling edge of the stimulus pulse. The integration sequence is centered such that the positive and negative integration sequences completely integrate the charge from the positive and negative TIA responses, respectively (see Figure 39).

Pulsing of the VC1 and VC2 pins is controlled by the VCx_ PULSE_x, VCx_ALT_x, and VCx_SEL_x bit fields while timing of the modulation is controlled by the MOD_OFFSET_x and MOD_WIDTH_x bit fields. Table 21 shows the relevant registers for modulating the stimulus to the sensor.




Figure 38. Pulse Connect Modulation




Table 21. Modulate Stimulus Settings

| | Time Slot A | | | | |
|------------------------------------|-------------------------------|---------------------|--|--|--|
| Group | Register Address ¹ | Bit Field Name | Description | | |
| Modulate Stimulus 0x0100 SAMPLE_TY | | SAMPLE_TYPE_x | TYPE_x Leave at the default setting (0) for default sampling mode. | | |
| Setup | 0x0101 | AFE_PATH_CFG_x | Set to 0x0E6 for TIA, integrator, and ADC. Bypass BPF. | | |
| | 0x0102 | INPxx_x | Enable desired inputs. | | |
| | 0x0103 | PRECON_x | Set to 0x5 to precondition sensor to TIA_VREF. | | |
| | 0x0103 | VCx_PULSE_x | VCx pulse control. Set to 0x2 to pulse to the alternate voltage during a modulation pulse. | | |
| | 0x0103 | VCx_ALT_x | Select the alternate state for VCx during the modulation pulse. | | |
| | 0x0103 | VCx_SEL_x | Set to 0x1 to set VCx to TIA_VREF as primary state. | | |
| | 0x0104 | TIA_GAIN_CHx_x | Select TIA gain. | | |
| | 0x0104 | AFE_TRIM_VREF_x | Set to $0x2$ to set TIA_VREF = 0.9 V. | | |
| Modulate Stimulus Timing | 0x010C | MOD_OFFSET_x | Sets start time of first modulation pulse in 1 µs increments. | | |
| | 0x010C | MOD_WIDTH_x | Sets width of modulation pulse in 1 μ s increments. Typical values of 6 μ s to 12 μ s. | | |
| | 0x010A | INTEG_WIDTH_x | Integration time in μ s. Set to MOD_WIDTH_x + 1. | | |
| | 0x010B | INTEG_OFFSET_x | Integration sequence start time. Set to $MOD_OFFSET_x - 1$. | | |
| | 0x010B | INTEG_FINE_OFFSET_x | Start from 0 and sweep to find optimal operating point. | | |
| | 0x0107 | NUM_INT_x | Set to 1 for a single integration per ADC conversion | | |
| | 0x0107 | NUM_REPEAT_x | Number of sequence repeats. SNR increases as \sqrt{n} . where $n = NUM_REPEAT \times NUM_INT$. | | |

¹ This is the Time Slot A register address. Add 0x020 for the identical register address for each subsequent time slot. For example, Register 0x0100 is the location for SAMPLE_TYPE_A. For Time Slot B, this register is at Address 0x0120. For Time Slot C, this register is at Address 0x0140. For Time Slot D, this register is at Address 0x0160, and so on.

MULTIPLE INTEGRATION MODE

Multiple integration mode provides multiple integrations of incoming charge per ADC conversion. This mode is most useful when there is a very small response that uses a small amount of the available dynamic range per stimuli event. Multiple integration mode allows multiple integrations of charge prior to an ADC conversion so that a larger amount of the available dynamic range of the integrator is utilized.

Figure 40 shows multiple integration mode using the LED as the stimulus. The number of LED pulses and subsequent integrations of charge from the PD response is determined by the setting of the NUM_INT_x bit field. Following the final integration, there is a single ADC conversion. This process is repeated NUM_REPEAT_x times.

Prior to setting the number of integrations using the NUM_INT_x bit field, determine the optimal TIA gain and LED current setting. When the TIA gain and LED current are set, measure how much of the integrator dynamic range is used to integrate the charge created by a single LED pulse. If the amount of integrator dynamic range, it may be desirable to use multiple integrations prior to an ADC conversion. For example, if the amount of integrator dynamic range used for a single pulse is 1/8 of the available dynamic range, set NUM_INT_x to 0x6 to

use six pulses and integrations, using most of the available dynamic range (75%) per ADC conversion while leaving 25% of headroom for margin so that the integrator does not saturate as the input level varies. As each pulse is applied to the LED, the charge from the response is integrated and held. The charge from the response to each subsequent pulse is added to the previous total integrated charge, as shown in Figure 40, until NUM_INT_x integrations is reached.

In multiple integration mode, the minimum period is automatically calculated. In the example shown, the minimum period is calculated at $2 \times INTEG_WIDTH_x$ so that subsequent pulses occur immediately following the completion of the previous integration. Extra time is automatically added to accommodate the ADC conversions at the end of NUM_INT_x integrations.

Use NUM_REPEAT_x to increase the iterations to improve the overall SNR. The entire multiple integration per ADC conversion process repeats NUM_REPEAT_x number of times. Increasing NUM_REPEAT_x serves the same purpose as multiple pulses in single integration mode, where n pulses improve the SNR by \sqrt{n} . In multiple integration mode, the SNR increases by \sqrt{n} , where n = NUM_REPEAT_x. The total number of LED pulses in this mode is equal to NUM_INT_x × NUM_REPEAT_x.




Figure 40. Multiple Integration Mode with LED as Stimulus

| C | Time Slot A | Dit Field News | Description |
|----------------------|-------------------------------|--|--|
| Group | Register Address ¹ | Bit Field Name | Description |
| Multiple Integration | 0x0100 | SAMPLE_TYPE_x | Leave at the default setting (0) for default sampling mode. |
| Mode Using LED | 0x0101 | AFE_PATH_CFG_x | Set to 0x1DA for TIA, BPF, integrator, and ADC. |
| as Stimulus | 0x0102 | INPxx_x | Enable desired inputs. |
| | 0x0103 | PRECON_x | Set to 0x5 to precondition anode of the photodiode to TIA_VREF. |
| | 0x0103 | VCx_SEL_x | Set to 0x2 to set ~250 mV reverse bias across photodiode. |
| | 0x0104 | TIA_GAIN_CHx_x | Select TIA gain. |
| | 0x0104 | AFE_TRIM_VREF_x | Set to 0x3 to set TIA_VREF = 1.27 V for maximum dynamic range. |
| Timing | 0x0107 | NUM_INT_x | Set to a number that utilizes most of the dynamic range of integrator available, leaving some margin for fluctuations in input level. |
| | 0x0107 | NUM_REPEAT_x | Set NUM_REPEAT_x to the number of times to repeat the multiple integration sequence. SNR increases by a factor of $\sqrt{(NUM_REPEAT_x)}$. Total number of pulses is equal to NUM_REPEAT_x × NUM_INT_x. |
| | 0x010A | INTEG_WIDTH_x | Integration time in μ s. Set to LED_WIDTH_x + 1. |
| | 0x010B | INTEG_OFFSET_x, INTEG_FINE_OFFSET_x | Integration sequence start time = INTEG_OFFSET_x + INTEG_FINE_OFFSET_x. Optimize as described in the Optimizing Position of Integration Sequence section. |
| LED Settings | 0x0105, 0x0106 | LED_DRIVESIDEx_x | Select LED for time slot used. |
| | 0x0105, 0x0106 | LED_CURRENTx_x | Set LED current for selected LED. |
| | 0x0109 | LED_OFFSET_x | Sets start time of first LED pulse in 1 µs increments. 0x10 default (16 µs). |
| | 0x0109 | LED_WIDTH_x | Sets width of LED pulse in 1 μ s increments. 2 μ s or 3 μ s recommended. |

Table 22. Relevant Settings for Multiple Integration Mode

¹ This is the Time Slot A register address. Add 0x020 for the identical register address for each subsequent time slot. For example, Register 0x0100 is the location for SAMPLE_TYPE_A. For Time Slot B, this register is at Address 0x0120, For Time Slot C, this register is at Address 0x0140. For Time Slot D, this register is at Address 0x0160, and so on.

DIGITAL INTEGRATION MODE

The ADPD4000/ADPD4001 support a digital integration mode to accommodate sensors that require longer pulses than can be supported in the typical analog integration modes. Digital integration mode also allows the system to use a larger LED duty cycle than the analog integration modes, which may result in the highest achievable levels of SNR.




Figure 41. Signal Path for Digital Integration Mode

In digital integration mode, the BPF is bypassed and the integrator is configured as a buffer, resulting in the signal path shown in Figure 41. Digital integration regions are configured by the user and separated into lit and dark regions. The LED is pulsed in the lit region, and the LED is off in the dark region. ADC samples are taken at 1 μ s intervals within the lit and dark regions and are then digitally integrated. The integration of the ADC samples from the dark region is subtracted from the integration of the ADC samples from the relevant signal output data registers. The sum of the samples from just the dark region are available

in the dark output data registers. Both signal and dark values can be written to the FIFO.

The ADPD4000/ADPD4001 support one-region and two-region digital integration modes. In one-region digital integration mode, an equal number of dark and lit samples are taken where all of the dark samples are taken in the dark region just prior to the lit region. One-region digital integration mode is illustrated in the timing diagram in Figure 42. In two-region digital integration mode, an equal number of dark and lit samples are taken. However, the dark region is split such that half of the samples are taken in the dark region prior to the lit region, and the other half is taken in the dark region following the lit region. The two-region digital integration mode results in higher ambient light rejection than the one-region digital integration mode in situations with a varying ambient light level. A timing diagram for two-region digital integration mode is shown in Figure 43.

Table 23 shows the relevant register settings for the digital integration modes of operation. Note that only a single channel can be used in digital integration mode. Two channels are not supported for digital integration mode of operation. The MIN_PERIOD_x bit field must also be manually set with the correct period because the minimum period is not automatically calculated in digital integration mode.

Data Sheet

ADPD4000/ADPD4001




Figure 43. Two-Region Digital Integration Mode Timing Diagram

Table 23. Relevant Settings for Digital Integration Modes

| Group | Time Slot A Register Address ¹ | Bit Field Name | Description |
|----------------------|--|------------------|---|
| Signal Path Setup | 0x0100 | SAMPLE_TYPE_x | Set to 0x1 for one-region digital integration mode. Set to 0x2 for two- region digital integration mode. |
| | 0x0101 | AFE_PATH_CFG_x | Set to 0x0E6 for TIA, integrator, and ADC. Bypass BPF. Integrator is automatically configured as a buffer when one-region or two-region digital integration mode is selected. |
| | 0x0102 | INPxx_x | Enable desired inputs. |
| | 0x0103 | PRECON_x | Set to 0x5 to precondition anode of photodiode to TIA_VREF. |
| | 0x0103 | VCx_SELECT_x | Set to 0x2 to set ~250 mV reverse bias across photodiode. |
| | 0x0104 | TIA_GAIN_CHx_x | Select TIA gain. |
| | 0x0104 | AFE_TRIM_VREF_x | Set to 0x3 to set TIA_VREF = 1.265 V. |
| Timing | 0x0107 | NUM_INT_x | Set to the number of desired ADC conversions in the dark and lit regions. |
| | 0x0107 | NUM_REPEAT_x | Number of sequence repeats. |
| | 0x0108 | MIN_PERIOD_x | Set the period. Automatic period calculation is not supported in digital integration mode. |
| | 0x0113 | LIT_OFFSET_x | Set to the time of the first ADC conversion in the lit region. |
| | 0x0114 | DARK1_OFFSET_x | Set to the time of the first ADC conversion in the Dark 1 region. |
| | 0x0114 | DARK2_OFFSET_x | Set to the time of the first ADC conversion in the Dark 2 region. Only used in two-region digital integration mode. |
| LED Settings | 0x0105, 0x0106 | LED_DRIVESIDEx_x | Select LED for time slot used. |
| | 0x0105, 0x0106 | LED_CURRENTx_x | Set LED current for selected LED. |
| | 0x0109 | LED_OFFSET_x | Sets start time of first LED pulse in 1 μ s increments. |
| | 0x0109 | LED_WIDTH_x | Sets width of LED pulse in 1 µs increments. |

¹ This is the Time Slot A register address. Add 0x020 for the identical register address for each subsequent time slot. For example, Register 0x0100 is the location for SAMPLE_TYPE_A. For Time Slot B, this register is at Address 0x0120. For Time Slot C, this register is at Address 0x0140. For Time Slot D, this register is at Address 0x0160, and so on.

Timing Recommendations for Digital Integration Modes

When setting the timing for digital integration mode, it is important to place the ADC samples such that the signal being sampled is given time to settle prior to the sample being taken. Settling time of the input signal is affected by photodiode capacitance and TIA settling time. Figure 44 shows an example of proper placement of the ADC sampling edges. Calculations for the offset values are as follows:

 $DARK1_OFFSET_x = (LED_OFFSET_x - (NUM_INT_x + 1))$

Add a value of 1 to the number of ADC conversions such that there is 1 μ s of margin added to placement of the Dark 1 region samples with respect to the beginning of the LED pulse.

 $LIT_OFFSET_x = (LED_OFFSET_x + t_D)$

where t_D is the delay built into the offset setting to allow settling time of the signal. This value must be characterized in the final application.

 $DARK2_OFFSET_x = (LED_OFFSET_x + LED_WIDTH_x + t_D)$

This setting only applies to two-region digital integration mode.




Figure 44. Proper Placement of ADC Sampling Edges in Digital Integration Mode

TIA ADC MODE

Figure 45 shows TIA ADC mode, which bypasses the BPF and routes the TIA output through a buffer, directly into the ADC. TIA ADC mode is useful in applications, such as ambient light sensing, and measuring other dc signals, such as leakage resistance. In photodiode measurement applications using the BPF, all background light is blocked from the signal chain and, therefore, cannot be measured. TIA ADC mode can measure the amount of background and ambient light. This mode can also measure currents from other dc sources, such as leakage resistance.




Figure 45. TIA ADC Mode Block Diagram

When the devices are in TIA ADC mode, the BPF is bypassed and the integrator stage is reconfigured as a buffer. If both Channel 1 and Channel 2 are enabled in a single time slot, the ADC samples Channel 1 and then Channel 2 in sequential order in 1 μ s intervals. The recommended TIA ADC mode is one in which the BPF is bypassed and the integrator is configured as an inverting buffer. This mode is enabled by writing 0x0E6 to the AFE_PATH_ CFG_x bit field (Register 0x0101, Bits[8:0] for Time Slot A), to enable a signal path that includes the TIA, integrator, and ADC. Additionally, to configure the integrator as a buffer, set Bit 11 of the INTEG_SETUP_x register (Register 0x010A, Bit 11 for Time Slot A). With the ADC offset registers, ADC_OFF1_x and ADC_OFF2_x, set to 0 and TIA_VREF set to 1.265 V, the output of the ADC is at ~3,000 codes for a single pulse and a zero input current condition. As the input current from the photodiode increases, the ADC output increases toward 16,384 LSBs.

When configuring the integrator as a buffer, there is the option of either using a gain of 1 or a gain of 0.7. Using the gain of 0.7 increases the usable dynamic range at the input to the TIA. However, it is possible to overrange the ADC in this configuration and care must be taken to not saturate the ADC. To set the buffer gain, use the AFE_TRIM_INT_x bit field, (Register 0x0104, Bits[12:11] for Time Slot A). Setting this bit field to 0x0 or 0x1 sets a gain of 1. Setting this bit field to 0x2 or 0x3 configures the buffer with a gain of 0.7.

Calculate the ADC output (ADC_{OUT}) as follows:

$$ADC_{OUT} = 8192 - (((2 \times TIA_VREF - 2 \times I_{INPUT_TIA} \times R_F - 1.8 \text{ V})/146 \,\mu\text{V/LSB}) \times Buffer Gain)$$
(3)

where:

TIA_VREF is the internal voltage reference signal for the TIA (the default value is 1.265 V). *I*_{INPUT TIA} is the input current to the TIA.

 R_F is the TIA feedback resistor.

Buffer Gain is either 0.7 or 1 based on the setting of

AFE_TRIM_INT_x.

Equation 3 is an approximation and does not account for internal offsets and gain errors. The calculation also assumes that the ADC offset registers are set to 0

Configuring one time slot in TIA ADC mode is useful for monitoring ambient and pulsed signals at the same time. The ambient signal is monitored during the time slot configured for TIA ADC mode, while the pulsed signal, with the ambient signal rejected, is monitored in the time slot configured for measuring the desired LED pulsed signal.

Protecting Against TIA Saturation in Normal Operation

One of the reasons to monitor TIA ADC mode is to protect against environments that may cause saturation. One concern when operating in high light conditions, especially with larger photodiodes, is that the TIA stage may become saturated while the ADPD4000/ADPD4001 continue to communicate data. The resulting saturation is not typical. The TIA, based on its settings, can only handle a certain level of photodiode current. Based on the way the ADPD4000/ADPD4001 are configured, if there is a current level from the photodiode that is larger than the TIA can handle, the TIA output during the LED pulse effectively extends the current pulse, making it wider. The AFE timing is then violated

because the positive portion of the BPF output extends into the negative section of the integration window. Thus, the photosignal is subtracted from itself, causing the output signal to decrease when the effective light signal increases.

To measure the response from the TIA and verify that this stage is not saturating, place the device in TIA ADC mode and slightly modify the timing. Specifically, sweep INTEG_OFFSET_x until a maximum is achieved. This procedure aligns the ADC sampling time with the LED pulse to measure the total amount of light falling on the photodetector (for example, background light and LED pulse).

If this minimum value is below 16,384 LSBs, the TIA is not saturated. However, take care, because even if the result is not 16,384 LSBs, operating the device near saturation can quickly

result in saturation if light conditions change. A safe operating region is typically at $\frac{3}{4}$ full scale and lower. The ADC resolution when operating in TIA ADC mode with a buffer gain = 1 is shown in Table 24. These codes are not the same as in modes with the BPF and integrator enabled because the BPF and integrator are not unity-gain elements.

| Table 24. ADC Resolution | in TIA ADC Mode |
|--------------------------|-----------------|
|--------------------------|-----------------|

| TIA Gain (kΩ) | ADC Resolution (nA/LSB) | |
|---------------|-------------------------|--|
| 12.5 | 5.84 | |
| 25 | 2.92 | |
| 50 | 1.46 | |
| 100 | 0.73 | |
| 200 | 0.37 | |

REGISTER MAP

| able 23 | . ADPD4000 | Registe | - | | | | | | - | | | |
|-------------------|-------------------|-----------------|---------------------------|----------------------------|----------------------------|---------------------------|---------------------------|---------------------------|---------------------------|---------------------------|--------|-------|
| Peg | Name | Bits | Bit 15 Bit 7 | Bit 14 Bit 6 | Bit 13 Bit 5 | Bit 12 Bit 4 | Bit 11 Bit 3 | Bit 10 Bit 2 | Bit 9 Bit 1 | Bit 8 Bit 0 | Reset | RW |
| Reg 0x0000 | FIFO_ | [15:8] | CLEAR_FIFO | INT_FIFO_ | INT_FIFO_ | | erved | | BYTE_COUN | | 0x0000 | R/W |
| 0,0000 | STATUS | [15.0] | CEE/ III_I II O | UFLOW | OFLOW | nes | cived | 110_ | | 11[10.0] | 0,0000 | 10,00 |
| | | [7:0] | | | F | IFO_BYTE_C | | | | | | |
| 0x0001 | INT_ STATUS_ | [15:8] | INT_FIFO_TH | | Reserved | | INT_ DATA_L | INT_ DATA_K | INT_ DATA_J | INT_ DATA_I | 0x0000 | R/W |
| | DATA | [7:0] | INT_DATA_H | INT_DATA_G | INT_ DATA_F | INT_ DATA_E | INT_ DATA_D | INT_ DATA_C | INT_ DATA_B | INT_ DATA_A | | |
| 0x0002 | INT_ STATUS_ | [15:8] | | Reserv | ved | | INT_LEV0_L | INT_ LEV0_K | INT_ LEV0_J | INT_ LEV0_I | 0x0000 | R/W |
| | LEV0 | [7:0] | INT_LEV0_H | INT_LEV0_G | INT_ LEV0_F | INT_ LEV0_E | INT_LEV0_D | INT_ LEV0_C | INT_ LEV0_B | INT_ LEV0_A | | |
| 0x0003 | INT_ STATUS_ | [15:8] | | Reserv | ved | | INT_LEV1_L | INT_ LEV1_K | INT_ LEV1_J | INT_ LEV1_I | 0x0000 | R/W |
| | LEV1 | [7:0] | INT_LEV1_H | INT_LEV1_G | INT_ LEV1_F | INT_ LEV1_E | INT_LEV1_D | INT_ LEV1_C | INT_ LEV1_B | INT_ LEV1_A | | |
| 0x0006 | FIFO_TH | [15:8] | | | | Reserv | ed | | | | 0x0000 | R/W |
| | | [7:0] | | 1 | | FIFO_TH | | | | 1 | | |
| 0x0007 | INT_ACLEAR | [15:8] | INT_ ACLEAR_ FIFO | | Reserved | | INT_ ACLEAR_ DATA_L | INT_ ACLEAR_ DATA_K | INT_ ACLEAR_ DATA_J | INT_ ACLEAR_ DATA_I | 0x8FFF | R/W |
| | | [7:0] | INT_ ACLEAR_ DATA_H | INT_ ACLEAR_ DATA_G | INT_ ACLEAR_ DATA_F | INT_ ACLEAR_ DATA_E | INT_ ACLEAR_ DATA_D | INT_ ACLEAR_ DATA_C | INT_ ACLEAR_ DATA_B | INT_ ACLEAR_ DATA_A | - | |
| 0x0008 | CHIP_ID | [15:8] | | DAIA_0 | | Versic | _ | DAIA_C | DAIA_D | | 0x00C0 | R |
| | | [7:0] | | | | CHIP_ | | | | | | |
| 0x0009 | OSC32M | [15:8] | | | | Reserv | | | | 0x0090 | R/W | |
| | | [7:0] | | | 0 | SC_32M_FRE | Q_ADJ[7:0] | | | | - | |
| 0x000A | OSC32M_ CAL | [15:8] | OSC_32M_ CAL_START | 32MOSC_32M_CAL_COUNT[14:8] | | | | | | 0x0000 | R/V | |
| | | [7:0] | | | | C_32M_CAL_ | _COUNT[7:0] | | | | | |
| 0x000B | OSC1M | [15:8] | | | Reser | | | | | VI_FREQ_ J[9:8] | 0x02B2 | R/V |
| 0x000C | OSC32K | [7:0] [15:8] | CAPTURE_ | | U | OSC_1M_FREC | Reserved | | | | 0x0012 | R/V |
| UXUUUC | USCSZK | | TIMESTAMP | | | | | | | | 0x0012 | r/v |
| 0x000D | TS_FREQ | [7:0] [15:8] | Rese | erved | TU | MESLOT_PER | OSC_32K_AE | 0051[5:0] | | | 0x2710 | R/V |
| 00000 | IS_FREQ | [7:0] | | | | MESLOT_PER | | | | | 0x2/10 | R/ V |
| 0x000E | TS_FREQH | [15:8] | | | | Reserv | | | | | 0x0000 | R/V |
| CACCOL | 15_112.011 | [7:0] | Reserved | | | | DT_PERIOD_H | [7:0] | | | CACCCC | |
| 0x000F | SYS_CTL | [15:8] | SW_RESET | | | Reserved | | | ALT_CL | OCKS[1:0] | 0x0000 | R/V |
| | | [7:0] | ALT_CLK | _GPIO[1:0] | | Reserved | | LFOSC_ SEL | OSC_ 1M_EN | OSC_ 32K_EN | - | |
| 0x0010 | OPMODE | [15:8] | | Reserv | /ed | | | TIMESLO | T_EN[3:0] | 1 | 0x0000 | R/V |
| | | [7:0] | | | | Reserved | | | | OP_ MODE | | |
| 0x0011 | STAMP_L | [15:8] | | | TIM | IESTAMP_CO | UNT 1 [15·8] | | | NODE | 0x0000 | R |
| 0,0011 | 517 dtm _L | [7:0] | | | | MESTAMP_CC | | | | | CACCCC | |
| 0x0012 | STAMP_H | [15:8] | | | | ESTAMP_CO | | | | | 0x0000 | R |
| | _ | [7:0] | | | | /ESTAMP_CC | | | | | | |
| 0x0013 | STAMPDELTA | | | | TIME | STAMP_SLOT | [| | | | 0x0000 | R |
| | | [7:0] | | | TIMI | ESTAMP_SLO | T_DELTA[7:0] | | | | 1 | |
| 0x0014 | INT_ENABLE_ XD | [15:8] | INTX_EN_ FIFO_TH | INTX_EN_ FIFO_ UFLOW | INTX_EN_ FIFO_ OFLOW | Reserved | INTX_EN_ DATA_L | INTX_EN_ DATA_K | INTX_EN_ DATA_J | INTX_EN_ DATA_I | 0x0000 | R/V |
| | | 1 | INTX_EN_ | INTX_EN_ | INTX_EN_ | INTX_EN_ | INTX_EN_ | INTX_EN_ | INTX_EN | INTX_EN_ | 1 | |

| | | | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 | | | |
|------------------|-----------------------|-----------------|----------------------|----------------------------|----------------------------|------------------------|------------------------------|--------------------|--------------------|----------------------|------------------|-----|--|
| Reg | Name | Bits | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Reset | RW | |
| 0x0015 | INT_ENABLE_ YD | [15:8] | INTY_EN_ FIFO_TH | INTY_EN_ FIFO_ UFLOW | INTY_EN_ FIFO_ OFLOW | Reserved | INTY_EN_ DATA_L | INTY_EN_ DATA_K | INTY_EN_ DATA_J | INTY_EN_ DATA_I | 0x0000 | R/V | |
| | | [7:0] | INTY_EN_ DATA_H | INTY_EN_ DATA_G | INTY_EN_ DATA_F | INTY_EN_ DATA_E | INTY_EN_ DATA_D | INTY_EN_ DATA_C | INTY_EN_ DATA_B | INTY_EN_ DATA_A | - | | |
| 0x0016 | INT_ENABLE_ XL0 | [15:8] | | Rese | erved | | INTX_EN_ LEV0_L | INTX_EN_ LEV0_K | INTX_EN_ LEV0_J | INTX_EN_ LEV0_I | 0x0000 | R/V | |
| | | [7:0] | INTX_EN_ LEV0_H | INTX_EN_ LEV0_G | INTX_EN_ LEV0_F | INTX_EN_ LEV0_E | INTX_EN_ LEV0_D | INTX_EN_ LEV0_C | INTX_EN_ LEV0_B | INTX_EN_ LEV0_A | | | |
| 0x0017 | INT_ENABLE_ XL1 | [15:8] | | Rese | erved | | INTX_EN_ LEV1_L | INTX_EN_ LEV1_K | INTX_EN_ LEV1_J | INTX_EN_ LEV1_I | 0x0000 | R/V | |
| | | [7:0] | INTX_EN_ LEV1_H | INTX_EN_ LEV1_G | INTX_EN_ LEV1_F | INTX_EN_ LEV1_E | INTX_EN_ LEV1_D | INTX_EN_ LEV1_C | INTX_EN_ LEV1_B | INTX_EN_ LEV1_A | | | |
| 0x001A | INT_ENABLE_ YL0 | [15:8] | | | erved | I | INTY_EN_ LEV0_L | INTY_EN_ LEV0_K | INTY_EN_ LEV0_J | INTY_EN_ LEV0_I | 0x0000 | R/\ | |
| | | [7:0] | INTY_EN_ LEV0_H | INTY_EN_ LEV0_G | INTY_EN_ LEV0_F | INTY_EN_ LEV0_E | INTY_EN_ LEV0_D | INTY_EN_ LEV0_C | INTY_EN_ LEV0_B | INTY_EN_ LEV0_A | | | |
| 0x001B | INT_ENABLE_ YL1 | | | T | erved | T | INTY_EN_ LEV1_L | INTY_EN_ LEV1_K | INTY_EN_ LEV1_J | INTY_EN_ LEV1_I | 0x0000 | R/\ | |
| | 5150 | [7:0] | INTY_EN_ LEV1_H | INTY_EN_ LEV1_G | INTY_EN_ LEV1_F | INTY_EN_ LEV1_E | INTY_EN_ LEV1_D | INTY_EN_ LEV1_C | INTY_EN_ LEV1_B | INTY_EN_ LEV1_A | | | |
| 0x001E | FIFO_ STATUS_ | [15:8] | | | | Reserv | | | | | 0x0000 | R/\ | |
| | BYTES | [7:0] | Reserved | | ENA_ STAT_LX | ENA_ STAT_L1 | ENA_STAT_ L0 | ENA_ STAT_D2 | ENA_ STAT_D1 | ENA_ STAT_ SUM | | | |
| 0x0020 | INPUT_SLEEP | [15:8] | | | P_78[3:0] | | | INP_SLEEF | | 0x0000 | R/ | | |
| | | [7:0] | | INP_SLEE | P_34[3:0] | | | INP_SLEEF | P_12[3:0] | | | | |
| 0x0021 | INPUT_CFG | [15:8] | | | | Reserv | | 1 | T | T | 0x0000 | R/ | |
| | | [7:0] | | LEEP[1:0] | _ | LEEP[1:0] | PAIR78 | PAIR56 | PAIR34 | PAIR12 | | | |
| 0x0022 | GPIO_CFG | [15:8] | | SLEW[1:0] | | DRV[1:0] | |)_PIN_CFG3[| | GPIO_PIN _CFG2[2] | 0x0000 | R/ | |
| 00022 | GPIO01 | [7:0] | _ | I_CFG2[1:0] | G | PIO_PIN_CFG | | GPIC | O_PIN_CFG |)[2:0] | 0x0000 | R/ | |
| 0x0023 | GPIOUT | [15:8] [7:0] | Reserved Reserved | | | | PIOOUT1[6:0] PIOOUT0[6:0] | | | | 00000 | R/ | |
| 0x0024 | GPIO23 | [7:0] | Reserved | | | | PIOOUT0[6:0] PIOOUT3[6:0] | | | | 0x0000 | R/ | |
| JX0024 | GF1025 | [7:0] | Reserved | | | - | PIOOUT3[6:0] | | | | 00000 | n/ | |
|)x0025 | GPIO_IN | [7:0] | Reserved | | | Reserv | | | | | 0x0000 | R | |
| 1X0023 | | [7:0] | | Doco | erved | Reserv | leu | GPIO_INI | | | 00000 | n | |
| 0x0026 | GPIO_EXT | [7:0] | | Rese | erved | Reserv | (ad | GPIO_IN | PUT[5:0] | | 0x0000 | R/ | |
| 0x0020 | GFIO_EXT | [7:0] | TIMESTAMP_ | TIMESTAMP | | | | EXT_ SYNC_EN | EXT_SYNG | C_GPIO[1:0] | 0x0000 | n/ | |
| 0x002E | DATA_ HOLD_FLAG | [15:8] | | Rese | erved | | HOLD_ REGS_L | HOLD_ REGS_K | HOLD_ REGS_J | HOLD_ REGS_I | 0x0000 | R/ | |
| | | [7:0] | HOLD_ REGS_H | HOLD_REGS G | _ HOLD_ REGS_F | HOLD_ REGS_E | HOLD_ REGS_D | HOLD_ REGS_C | HOLD_ REGS_B | HOLD_ REGS_A | | | |
| 0x002F | FIFO_DATA | [15:8] | | | | FIFO_DAT | | | | | 0x0000 | R | |
| | | [7:0] | | | | FIFO_DAT | | | | | 0.0000 | _ | |
| 0x0030 | SIGNAL1_L_A | [15:8] | | | | SIGNAL1_L SIGNAL1_L | | | | | 0x0000 | R | |
| 0x0031 | SIGNAL1_H_A | | | | | SIGNAL1_H | | | | | 0x0000 | R | |
| | | [7:0] | | | | SIGNAL1_F | | | | | - | | |
| | SIGNAL2_L_A | | | | | | | | | 0x0000 | R | | |
|)x0032 | | [7:0] | SIGNAL2_L_A[7:0] | | | | | | - | | | | |
|)x0032 | | | SIGNAL2_H_A[15:8] | | | | | | | 0x0000 | R | | |
| | SIGNAL2_H_A | | | SIGNAL2_H_A[7:0] | | | | | | | | 1 | |
| 0x0032 0x0033 | | [7:0] | | | | | | | | | | | |
| | SIGNAL2_H_A DARK1_L_A | [7:0] [15:8] | | | | DARK1_L_ | A[15:8] | | | | 0x0000 | R | |
| 0x0033 | | [7:0] | | | | | A[15:8] _A[7:0] | | | | 0x0000 0x0000 | R | |

| Reg | Name | Bits | Bit 15 Bit 7 | Bit 14 Bit 6 | Bit 13 Bit 5 | Bit 12 Bit 4 | Bit 11 Bit 3 | Bit 10 Bit 2 | Bit 9 Bit 1 | Bit 8 Bit 0 | Reset | RV |
|---------|-------------|--------|-----------------|-----------------------------------|-----------------|-----------------|-----------------|-----------------|----------------|----------------|--------|----|
| 0x0036 | DARK2_L_A | [15:8] | | | | DARK2_L | _A[15:8] | | | | 0x0000 | R |
| | | [7:0] | | | | DARK2 | L_A[7:0] | | | | | |
| 0x0037 | DARK2_H_A | [15:8] | | | | DARK2_H | I_A[15:8] | | | | 0x0000 | R |
| | | [7:0] | | | | DARK2_ | H_A[7:0] | | | | | |
| 0x0038 | SIGNAL1_L_B | [15:8] | | | | SIGNAL1_ | L_B[15:8] | | | | 0x0000 | R |
| | | [7:0] | | | | SIGNAL1 | | | | | | |
| 0x0039 | SIGNAL1_H_B | [15:8] | | | | SIGNAL1_ | H_B[15:8] | | | | 0x0000 | R |
| | | [7:0] | | | | SIGNAL1 | H_B[7:0] | | | | | |
| 0x003A | SIGNAL2_L_B | [15:8] | | | | SIGNAL2 | L B[15:8] | | | | 0x0000 | R |
| | | [7:0] | | | | SIGNAL2 | | | | | | |
| 0x003B | SIGNAL2_H_B | [15:8] | | | | SIGNAL2 | | | | | 0x0000 | R |
| | | [7:0] | | | | SIGNAL2 | | | | | | |
| 0x003C | DARK1_L_B | [15:8] | | | | DARK1_I | | | | | 0x0000 | R |
| | | [7:0] | | | | DARK1 | | | | | | |
| 0x003D | DARK1_H_B | [15:8] | | | | DARK1_H | | | | | 0x0000 | R |
| | | [7:0] | | | | DARK1_ | | | | | | |
| 0x003E | DARK2 L B | [15:8] | | DARK2_L_B[15:8] | | | | | | | 0x0000 | R |
| ONCODE | D/ ((((2) | [7:0] | | DARK2_L_B[7:0] | | | | | | | | |
| 0x003F | DARK2_H_B | [15:8] | | DARK2_L_8[/:0] DARK2_H_B[15:8] | | | | | | | 0x0000 | R |
| 0,00001 | DANKZ_II_D | [7:0] | | | | DARK2_ | | | | | 0,0000 | |
| 0x0040 | SIGNAL1_L_C | | | | | SIGNAL1_ | | | | | 0x0000 | R |
| 0,0040 | SIGNALI_L_C | [7:0] | | | | SIGNAL1 | | | | | 0,0000 | n |
| 0x0041 | SIGNAL1_H_C | | | | | | | | | | 0x0000 | R |
| 0x0041 | SIGNALI_T_C | | | | | SIGNAL1_ | | | | | 00000 | ĸ |
| 00042 | | [7:0] | | | | SIGNAL1 | | | | | 00000 | |
| 0x0042 | SIGNAL2_L_C | | | | | SIGNAL2_ | | | | | 0x0000 | R |
| 0 00 10 | | [7:0] | | | | SIGNAL2 | | | | | 0.0000 | _ |
| 0x0043 | SIGNAL2_H_C | | | | | SIGNAL2_ | | | | | 0x0000 | R |
| 0.0044 | | [7:0] | | | | SIGNAL2 | | | | | 00000 | _ |
| 0x0044 | DARK1_L_C | [15:8] | | | | DARK1_L | | | | | 0x0000 | R |
| 0.0045 | | [7:0] | | | | DARK1_ | | | | | 0.0000 | _ |
| 0x0045 | DARK1_H_C | [15:8] | | | | DARK1_H | | | | | 0x0000 | R |
| | | [7:0] | | | | DARK1_ | | | | | | _ |
| 0x0046 | DARK2_L_C | [15:8] | | | | DARK2_L | | | | | 0x0000 | R |
| | | [7:0] | | | | DARK2_ | | | | | | |
| 0x0047 | DARK2_H_C | [15:8] | | | | DARK2_H | | | | | 0x0000 | R |
| | | [7:0] | | | | DARK2_ | | | | | | |
| 0x0048 | SIGNAL1_L_D | | | | | SIGNAL1_ | L_D[15:8] | | | | 0x0000 | R |
| | | [7:0] | | | | SIGNAL1 | | | | | | |
| 0x0049 | SIGNAL1_H_D | [15:8] | | | | SIGNAL1_ | H_D[15:8] | | | | 0x0000 | R |
| | | [7:0] | | | | SIGNAL1_ | _H_D[7:0] | | | | | |
| 0x004A | SIGNAL2_L_D | [15:8] | | | | SIGNAL2_ | L_D[15:8] | | | | 0x0000 | R |
| | | [7:0] | | | | SIGNAL2 | _L_D[7:0] | | | | | |
| 0x004B | SIGNAL2_H_D | [15:8] | | | | SIGNAL2_ | H_D[15:8] | | | | 0x0000 | R |
| | | [7:0] | | | | SIGNAL2 | _H_D[7:0] | | | | | |
| 0x004C | DARK1_L_D | [15:8] | | | | DARK1_L | _D[15:8] | | | | 0x0000 | R |
| | | [7:0] | | | | DARK1_ | L_D[7:0] | | | | | |
| 0x004D | DARK1_H_D | [15:8] | | | | DARK1_F | I_D[15:8] | | | | 0x0000 | R |
| | | [7:0] | | | | DARK1_ | | | | | | |
| 0x004E | DARK2_L_D | [15:8] | | | | DARK2_L | _D[15:8] | | | | 0x0000 | R |
| | | [7:0] | | | | DARK2_ | L_D[7:0] | | | | | |
| 0x004F | DARK2_H_D | [15:8] | | | | DARK2_H | | | | | 0x0000 | R |
| | | [7:0] | | | | DARK2_ | | | | | | |
| 0x0050 | SIGNAL1_L_E | | | | | SIGNAL1 | | | | | 0x0000 | R |
| | | [7:0] | | | | SIGNAL1 | | | | | | |
| | | | 1 | | | | | | | | | 1 |
| 0x0051 | SIGNAL1_H_E | [15:8] | | | | SIGNAL1_ | | | | | 0x0000 | R |

| _ | | D ¹ | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 | | - |
|--------|----------------|-----------------------|--------|---|--------|---------|------------|--------|-------|--------|--------|------|
| Reg | Name | Bits | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Reset | RW |
| 0x0052 | SIGNAL2_L_E | | | | | | _L_E[15:8] | | | | 0x0000 | R |
| | | [7:0] | | | | | 2_L_E[7:0] | | | | | _ |
| 0x0053 | SIGNAL2_H_E | | | | | | _H_E[15:8] | | | | 0x0000 | R |
| | | [7:0] | | | | | _H_E[7:0] | | | | | _ |
| 0x0054 | DARK1_L_E | [15:8] | | | | | L_E[15:8] | | | | 0x0000 | R |
| | | [7:0] | | | | | _L_E[7:0] | | | | | |
| 0x0055 | DARK1_H_E | [15:8] | | | | | H_E[15:8] | | | | 0x0000 | R |
| | | [7:0] | | | | DARK1_ | _H_E[7:0] | | | | | |
| 0x0056 | DARK2_L_E | [15:8] | | | | | L_E[15:8] | | | | 0x0000 | R |
| | | [7:0] | | | | DARK2 | _L_E[7:0] | | | | | |
| 0x0057 | DARK2_H_E | [15:8] | | | | DARK2_ | H_E[15:8] | | | | 0x0000 | R |
| | | [7:0] | | | | DARK2_ | _H_E[7:0] | | | | | |
| 0x0058 | SIGNAL1_L_F | [15:8] | | | | SIGNAL1 | _L_F[15:8] | | | | 0x0000 | R |
| | | [7:0] | | SIGNAL1_L_F[7:0] SIGNAL1_H_F[15:8] SIGNAL2_L_F[7:0] SIGNAL2_L_F[7:0] SIGNAL2_L_F[7:0] SIGNAL2_L_F[15:8] | | | | | | | | |
| 0x0059 | SIGNAL1_H_F | [15:8] | | | | | | | | | | R |
| | | [7:0] | | | | | | | | | | |
| 0x005A | SIGNAL2_L_F | [15:8] | | | | | | | | | | R |
| | | [7:0] | | | | | | | | | | |
| 0x005B | SIGNAL2_H_F | | | | | | | | | | | R |
| 0,0050 | 51011/122_11_1 | [7:0] | | SIGNAL2_H_F[7:0] | | | | | | 0x0000 | | |
| 0x005C | DARK1_L_F | [15:8] | | | | | | | | 0x0000 | R | |
| UXUUJC | DANKI_L_I | [7:0] | | DARK1_L_F[15:8] DARK1_L_F[7:0] | | | | | | | 0,0000 | IN I |
| 0x005D | DARK1_H_F | | | | | | | | | | 0,0000 | R |
| 0X005D | DARKI_R_F | [15:8] | | | | | H_F[15:8] | | | | 0x0000 | ĸ |
| 0 0055 | | [7:0] | | | | | _H_F[7:0] | | | | 0,0000 | _ |
| 0x005E | DARK2_L_F | [15:8] | | | | | L_F[15:8] | | | | 0x0000 | R |
| | | [7:0] | | | | | _L_F[7:0] | | | | | _ |
| 0x005F | DARK2_H_F | [15:8] | | | | | H_F[15:8] | | | | 0x0000 | R |
| | | [7:0] | | | | | _H_F[7:0] | | | | | |
| 0x0060 | SIGNAL1_L_G | | | | | | _L_G[15:8] | | | | 0x0000 | R |
| | | [7:0] | | | | | _L_G[7:0] | | | | | |
| 0x0061 | SIGNAL1_H_G | [15:8] | | | | SIGNAL1 | _H_G[15:8] | | | | 0x0000 | R |
| | | [7:0] | | | | SIGNAL1 | _H_G[7:0] | | | | | |
| 0x0062 | SIGNAL2_L_G | [15:8] | | | | SIGNAL2 | _L_G[15:8] | | | | 0x0000 | R |
| | | [7:0] | | | | SIGNAL2 | _L_G[7:0] | | | | | |
| 0x0063 | SIGNAL2_H_G | [15:8] | | | | SIGNAL2 | _H_G[15:8] | | | | 0x0000 | R |
| | | [7:0] | | | | SIGNAL2 | _H_G[7:0] | | | | | |
| 0x0064 | DARK1_L_G | [15:8] | | | | DARK1_ | L_G[15:8] | | | | 0x0000 | R |
| | | [7:0] | | | | DARK1_ | _L_G[7:0] | | | | | |
| 0x0065 | DARK1_H_G | [15:8] | | | | | H_G[15:8] | | | | 0x0000 | R |
| | | [7:0] | | | | DARK1 | H_G[7:0] | | | | | |
| 0x0066 | DARK2_L_G | [15:8] | | | | | L_G[15:8] | | | | 0x0000 | R |
| | | [7:0] | | | | | L_G[7:0] | | | | | |
| 0x0067 | DARK2_H_G | [15:8] | | | | | H_G[15:8] | | | | 0x0000 | R |
| 0,0007 | D/ 1112_11_0 | [7:0] | | | | | H_G[7:0] | | | | | |
| 0x0068 | SIGNAL1 L H | | | | | | _L_H[15:8] | | | | 0x0000 | R |
| 0,0008 | SIGNALI_L_II | [7:0] | | | | | _L_H[7:0] | | | | 0,0000 | n |
| 0x0069 | | | | | | | | | | | 0000 | R |
| 0X0069 | SIGNAL1_H_H | | | | | - | _H_H[15:8] | | | | 0x0000 | к |
| 0.0051 | | [7:0] | | | | | _H_H[7:0] | | | | 0 | - |
| 0x006A | SIGNAL2_L_H | | | | | | _L_H[15:8] | | | | 0x0000 | R |
| a | | [7:0] | | | | | L_H[7:0] | | | | | |
| 0x006B | SIGNAL2_H_H | | | | | | _H_H[15:8] | | | | 0x0000 | R |
| | | [7:0] | | | | | _H_H[7:0] | | | | | |
| 0x006C | DARK1_L_H | [15:8] | | | | | L_H[15:8] | | | | 0x0000 | R |
| | | [7:0] | | | | DARK1_ | _L_H[7:0] | | | | | |
| 0x006D | DARK1_H_H | [15:8] | | | | DARK1_ | H_H[15:8] | | | | 0x0000 | R |
| | 1 | [7:0] | 1 | | | DARK1_ | | | - | | 1 | 1 |

| 5 | Name DARK2_L_H | [15:8] | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Reset | RV |
|--------|-------------------|-----------------|-------|--|-------|----------|----------------------|-------|-------|-------|--------|-----|
| | | [15:0] | | | | DARK2_ | L_H[15:8] | | | | 0x0000 | R |
| | | [7:0] | | | | | L_H[7:0] | | | | | |
| 0x006F | DARK2_H_H | [15:8] | | | | DARK2 | H_H[15:8] | | | | 0x0000 | R |
| | | [7:0] | | | | | H_H[7:0] | | | | | |
| 0x0070 | SIGNAL1_L_I | [15:8] | | | | | _L_I[15:8] | | | | 0x0000 | R |
| | | [7:0] | | | | | [| | | | | |
| 0x0071 | SIGNAL1_H_I | [15:8] | | | | | H_I[15:8] | | | | 0x0000 | R |
| | | [7:0] | | | | | _H_I[7:0] | | | | | |
| 0x0072 | SIGNAL2_L_I | [15:8] | | | | | _L_I[15:8] | | | | 0x0000 | R |
| 0,0072 | 51610/122_2_1 | [7:0] | | | | | (15.0] 2_L_I[7:0] | | | | 0,0000 | |
| 0x0073 | SIGNAL2_H_I | | | | | | H_I[15:8] | | | | 0x0000 | R |
| 0,0075 | 51610/122_11_1 | [7:0] | | | | | HI[7:0] | | | | | |
| 0x0074 | DARK1_L_I | [15:8] | | | | | L_I[15:8] | | | | 0x0000 | R |
| 0,0074 | DANKI_L_I | [7:0] | | DARK1_L_[[7:0] | | | | | | | 0,0000 | , n |
| 0x0075 | DARK1_H_I | [15:8] | | DARK1_H_[[15:8] DARK1_H_I[7:0] DARK2_L_I[15:8] DARK2_L_I[7:0] | | | | | | | | R |
| 0x0075 | DARKI_R_I | [7:0] | | | | | | | | | | n |
| 0.0076 | | | | | | | | | | | | |
| 0x0076 | DARK2_L_I | [15:8] | | | | | | | | | | R |
| | | [7:0] | | DARK2_H_I[15:8] | | | | | | | | |
| 0x0077 | DARK2_H_I | [15:8] | | | | | | | | | 0x0000 | R |
| | | [7:0] | | DARK2_H_I[7:0] | | | | | | | | |
| 0x0078 | SIGNAL1_L_J | [15:8] | | | | | _L_J[15:8] | | | | 0x0000 | R |
| | | [7:0] | | | | | _L_J[7:0] | | | | | |
| 0x0079 | SIGNAL1_H_J | [15:8] | | | | SIGNAL1 | _H_J[15:8] | | | | 0x0000 | R |
| | | [7:0] | | | | SIGNAL1 | _H_J[7:0] | | | | | |
| 0x007A | SIGNAL2_L_J | [15:8] | | | | SIGNAL2 | _L_J[15:8] | | | | 0x0000 | R |
| | | [7:0] | | | | SIGNAL2 | 2_L_J[7:0] | | | | | |
| 0x007B | SIGNAL2_H_J | [15:8] | | | | SIGNAL2 | _H_J[15:8] | | | | 0x0000 | R |
| | | [7:0] | | | | SIGNAL2 | _H_J[7:0] | | | | | |
| 0x007C | DARK1_L_J | [15:8] | | | | DARK1_ | L_J[15:8] | | | | 0x0000 | R |
| | | [7:0] | | | | DARK1_ | _L_J[7:0] | | | | | |
| 0x007D | DARK1_H_J | [15:8] | | | | DARK1_ | H_J[15:8] | | | | 0x0000 | R |
| | | [7:0] | | | | DARK1_ | _H_J[7:0] | | | | | |
| 0x007E | DARK2_L_J | [15:8] | | | | DARK2 | L_J[15:8] | | | | 0x0000 | R |
| | | [7:0] | | | | DARK2 | _L_J[7:0] | | | | | |
| 0x007F | DARK2_H_J | [15:8] | | | | | H_J[15:8] | | | | 0x0000 | R |
| | | [7:0] | | | | | H_J[7:0] | | | | | |
| 0x0080 | SIGNAL1_L_K | [15:8] | | | | | L_K[15:8] | | | | 0x0000 | R |
| | | [7:0] | | | | | L_K[7:0] | | | | | |
| 0x0081 | SIGNAL1_H_K | | | | | | H_K[15:8] | | | | 0x0000 | R |
| | | [7:0] | | | | | H_K[7:0] | | | | | |
| 0x0082 | SIGNAL2_L_K | | | | | | L K[15:8] | | | | 0x0000 | R |
| | | [7:0] | | | | - | _L_K[7:0] | | | | | |
| 0x0083 | SIGNAL2_H_K | | | | | | K[15:8] | | | | 0x0000 | R |
| 0,0005 | | [7:0] | | | | | _H_K[7:0] | | | | | |
| 0x0084 | DARK1_L_K | [15:8] | | | | | L_K[15:8] | | | | 0x0000 | R |
| 0,0001 | D/ uutr_L_I | [7:0] | | | | | L_K[7:0] | | | | | |
| 0,0005 | | | | | | | | | | | 0,0000 | R |
| 0x0085 | DARK1_H_K | [15:8] | + | | | | H_K[15:8] | | | | 0x0000 | ĸ |
| 0,000 | | [7:0] [15:8] | | | | | H_K[7:0] | | | | 0,0000 | - D |
| 0x0086 | DARK2_L_K | | | | | | L_K[15:8] | | | | 0x0000 | R |
| 0.0007 | DADKO LI K | [7:0] | | | | | _L_K[7:0] | | | | 0.0000 | +_ |
| 0x0087 | DARK2_H_K | [15:8] | | | | | H_K[15:8] | | | | 0x0000 | R |
| | | [7:0] | | | | | H_K[7:0] | | | | | |
| 0x0088 | SIGNAL1_L_L | | | | | | _L_L[15:8] | | | | 0x0000 | R |
| | | [7:0] | | | | SIGNAL 1 | _L_L[7:0] | | | | | |
| 0x0089 | SIGNAL1_H_L | | | | | | H_L[15:8] | | | | 0x0000 | R |

| Reg | Name | Bits | Bit 15 Bit 7 | Bit 14 Bit 6 | Bit 13 Bit 5 | Bit 12 Bit 4 | Bit 11 Bit 3 | Bit 10 Bit 2 | | it 8 it 0 | Reset | RW |
|--|---|---|--|--|---------------------|---|---|-----------------|-------------------------------|--------------|--|--|
| 0x008A | | [15:8] | Dit 7 | DICO | DICJ | SIGNAL2_L | | DILZ | | | 0x0000 | R |
| 0,0004 | SIGNALZ_L_L | [7:0] | | | | SIGNAL2_L | | | | | | I. |
| 0x008B | SIGNAL2_H_L | [15:8] | | | | SIGNAL2_H | | | | | 0x0000 | R |
| UNUUUU | SIGN/LEZ_II_E | [7:0] | | | | SIGNAL2_H | | | | | | i. |
| 0x008C | DARK1_L_L | [15:8] | | | | DARK1_L | | | | | 0x0000 | R |
| UNUUUC | Draaci | [7:0] | | | | DARK1_L | | | | | | |
| 0x008D | DARK1_H_L | [15:8] | | | | DARK1_H | | | | | 0x0000 | R |
| 000000 | DANKI_II_E | [7:0] | | | | DARK1_H | | | | | 0,0000 | i. |
| 0x008E | DARK2 L L | [15:8] | | | | DARK2_L_ | | | | | 0x0000 | R |
| UXUUUL | DANK2_L_L | [7:0] | | | | DARK2_L | | | | | 0,0000 | , in |
| 0x008F | DARK2_H_L | [15:8] | | | | DARK2_H_ | | | | | 0x0000 | R |
| 0,0001 | DANKZ_II_E | [7:0] | | | | DARK2_H | | | | | 0,0000 | |
| 0x00B4 | IO_ADJUST | [15:8] | | | | Reserved (set | | | | | 0x0050 | R/\ |
| 0X0004 | IO_ADJ031 | [7:0] | | Reserved (se | | neserved (set | SPI_SLE | 3.0/[1.0] | SPI_DRV[| (1.0] | 0,00000 | 10.1 |
| 0.000 | | | | | | | SPI_SLE | | | [1:0] | 0,0000 | DA |
| 0x00B6 | I2C_KEY | [15:8] | | I2C_KEY_MATCH[3:0] I2C_KEY[11:8] I2C_KEY[7:0] | | | | | | | 0x0000 | R/\ |
| 0.0007 | | [7:0] | | | | | | | | | 0.0040 | |
| 0x00B7 | I2C_ADDR | [15:8] | | | 10.0 | I2C_SLAVE_H | | | | | 0x0048 | R/\ |
| | | [7:0] | | I2C_SLAVE_ADDR[6:0] Reserved served CH2_EN_A SAMPLE_TYPE_A[1:0] INPUT_R_SELECT_A[1:0] TIMESLOT_OFFSET_ | | | | | | | | |
| 0x0100 | TS_CTRL_A | [15:8] | Reserved | CH2_EN_A | SAMPLE_ | TYPE_A[1:0] | INPUT_R_SE | LECT_A[1:0] | | | 0x0000 | R/\ |
| | | [7.0] | | | | | | | A[9:8 |] | - | |
| 0 0101 | | [7:0] | | | | IMESLOT_OFF | SET_A[7:0] | D | | | 0.4104 | |
| 0x0101 | TS_PATH_A | [15:8] | | PRE_WIDTH_A[3:0] Reserved AFE_ PATH_ | | | | | | | 0x41DA | R/ |
| | | | | PATH_ CFG_A[8] | | | | | | | | |
| | | [7:0] | | | | AFE_PATH_C | FG A[7:0] | | | | - | |
| 0x0102 | INPUTS_A | [15:8] | | INP78 | | | | INP56_A | A[3:0] | | 0x0000 | R/\ |
| 0.0102 | | [7:0] | | INP34_ | | | | INP12_/ | | | - | |
| 0x0103 | CATHODE_A | [15:8] | Reserved | 1 | RECON_A[2: | 01 | VC2_PUL | _ | VC2_ALT_ | Δ[1·0] | 0x0000 | R/\ |
| 0,0105 | CATHODE_A | [7:0] | | L_A[1:0] | | LSE_A[1:0] | VC2_FOL | | VC1_SEL_ | | 0,0000 | 1.7 |
| 0x0104 | AFE_TRIM_A | [15:8] | | erved (set to 0) | | | INT_A[1:0] | VREF_ | AFE_TRIM_ | | 0xE3C0 | R/\ |
| 0,0104 | | [13.0] | nest | | ~/) | | | PULSE_A | AIL_INIM_ A[1:0 | | UNLJCU | 1.7 |
| | | [7:0] | VREF PULS | E_VAL_A[1:0] | TIA | _GAIN_CH2 | A[2:0] | _ | AIN_CH1_A[2 | - | 1 | |
| 0x0105 | LED | [15:8] | LED_ | | | LED C | URRENT2_A[6 | | | | 0x0000 | R/\ |
| | POW12_A | | DRIVESIDE2_ | | | _ | | - | | | | |
| | | | А | | | | | | | | | |
| | | [7:0] | LED_ | | | | | 5:0] | | | | |
| | | | DRIVESIDE1_ | | LED_CURRENT1_A[6:0] | | | | | | | |
| | | | | | | | | | | | | |
| 0.0100 | 1.50 | [15 0] | A | | | _ | | - 01 | | | 0.0000 | |
| 0x0106 | LED_ POW34_A | [15:8] | LED_ | | | _ | URRENT1_A[6 | 5:0] | | | 0x0000 | R/\ |
| 0x0106 | LED_ POW34_A | [15:8] | | | | _ | | 5:0] | | | 0x0000 | R/\ |
| 0x0106 | | [15:8] | LED_ DRIVESIDE4_ A | | | LED_C | URRENT4_A[6 | | | | 0x0000 | R/\ |
| 0x0106 | | | LED_ DRIVESIDE4_ | | | LED_C | | | | | 0x0000 | R/\ |
| | POW34_A | | LED_ DRIVESIDE4_ A LED_ | | | LED_C | URRENT4_A[6 | | | | _ | |
| | | | LED_ DRIVESIDE4_ A LED_ DRIVESIDE3_ | | | LED_C | URRENT4_A[6 URRENT3_A[6 _A[7:0] | | | | 0x0000 | |
| | POW34_A | [7:0] | LED_ DRIVESIDE4_ A LED_ DRIVESIDE3_ A | | | LED_C LED_C NUM_INT_ NUM_REPEA | URRENT4_A[6 URRENT3_A[6 _A[7:0] | | | | _ | R/V |
| 0x0107 | POW34_A | [7:0] | LED_ DRIVESIDE4_ A LED_ DRIVESIDE3_ A | erved | MOD_T | LED_C LED_C NUM_INT_ NUM_REPEA YPE_A[1:0] | URRENT4_A[6 URRENT3_A[6 | 5:0] | MIN_PERIOD |)_A[9:8] | _ | R/V |
| 0x0107 | POW34_A | [7:0] [15:8] [7:0] | LED_ DRIVESIDE4_ A LED_ DRIVESIDE3_ A | erved | MOD_T | LED_C LED_C NUM_INT_ NUM_REPEA | URRENT4_A[6 URRENT3_A[6 | 5:0] | MIN_PERIOD |)_A[9:8] | 0x0101 0x0000 | R/V |
| 0x0107 0x0108 | POW34_A COUNTS_A PERIOD_A LED_ | [7:0] [15:8] [7:0] [15:8] | LED_ DRIVESIDE4_ A LED_ DRIVESIDE3_ A | erved | MOD_T | LED_C LED_C NUM_INT_ NUM_REPEA YPE_A[1:0] | URRENT4_A[6 URRENT3_A[6 _A[7:0] T_A[7:0] | 5:0] | MIN_PERIOE |)_A[9:8] | 0x0101 | R/\ R/\ |
| 0x0107 0x0108 | POW34_A COUNTS_A PERIOD_A | [7:0] [15:8] [7:0] [15:8] [7:0] | LED_ DRIVESIDE4_ A LED_ DRIVESIDE3_ A | erved | MOD_T | LED_C LED_C NUM_INT_ NUM_REPEA YPE_A[1:0] MIN_PERIOI | URRENT4_A[6 URRENT3_A[6 _A[7:0] T_A[7:0] D_A[7:0] I_A[7:0] | 5:0] | MIN_PERIOE |)_A[9:8] | 0x0101 0x0000 | R/\ R/\ |
| 0x0107 0x0108 0x0109 | POW34_A COUNTS_A PERIOD_A LED_ PULSE_A INTEG_ | [7:0] [15:8] [7:0] [15:8] [7:0] [15:8] | LED_ DRIVESIDE4_ A LED_ DRIVESIDE3_ A Reso SINGLE_ | | MOD_T MP_DISABLE | LED_C LED_C NUM_INT_ NUM_REPEA YPE_A[1:0] MIN_PERIOI LED_WIDTH LED_OFFSE | URRENT4_A[6 URRENT3_A[6 _A[7:0] T_A[7:0] D_A[7:0] I_A[7:0] T_A[7:0] AFE_INT_ | i:0] rved | MIN_PERIOE | | 0x0101 0x0000 | R/\ R/\ R/\ |
| 0x0107 0x0108 0x0109 | POW34_A COUNTS_A PERIOD_A LED_ PULSE_A | [7:0] [15:8] [7:0] [15:8] [7:0] [15:8] [7:0] | LED_ DRIVESIDE4_ A LED_ DRIVESIDE3_ A Reso SINGLE_ INTEG_A | CH2_A | MP_DISABLE | LED_C LED_C NUM_INT_ NUM_REPEA YPE_A[1:0] MIN_PERIOI LED_WIDTH LED_OFFSE | URRENT4_A(6 URRENT3_A(6 A[7:0] T_A[7:0] D_A[7:0] I_A[7:0] T_A[7:0] AFE_INT_ C_BUF_A | cH1_AN | IP_DISABLE_4 | | 0x0101 0x0000 0x0210 | R/\ R/\ R/\ |
| 0x0107 0x0108 0x0109 | POW34_A COUNTS_A PERIOD_A LED_ PULSE_A INTEG_ SETUP_A | [7:0] [15:8] [7:0] [15:8] [7:0] [15:8] [7:0] [7:0] | LED_ DRIVESIDE4_ A LED_ DRIVESIDE3_ A Reso SINGLE_ INTEG_A | | | LED_C LED_C NUM_INT_ NUM_REPEA YPE_A[1:0] MIN_PERIOI LED_WIDTH LED_OFFSE | URRENT4_A(6 URRENT3_A(6 A[7:0] T_A[7:0] A[7:0] J_A[7:0] T_A[7:0] AFE_INT_ C_BUF_A INTEC | rved CH1_AN | /IP_DISABLE_# | | 0x0101 0x0000 0x0210 0x0003 | R/1 R/1 R/1 |
| 0x0107 0x0108 0x0109 0x010A | POW34_A COUNTS_A PERIOD_A LED_ PULSE_A INTEG_ | [7:0] [15:8] [7:0] [15:8] [7:0] [15:8] [7:0] [15:8] | LED_ DRIVESIDE4_ A LED_ DRIVESIDE3_ A Reso SINGLE_ INTEG_A | CH2_A | MP_DISABLE | LED_C LED_C NUM_INT_ NUM_REPEA YPE_A[1:0] MIN_PERIOI LED_WIDTH LED_OFFSE | URRENT4_A(6 URRENT3_A(6 A[7:0] T_A[7:0] A[7:0] J_A[7:0] T_A[7:0] AFE_INT_ C_BUF_A INTEC | cH1_AN | /IP_DISABLE_# | | 0x0101 0x0000 0x0210 | R/1 R/1 R/1 |
| 0x0107 0x0108 0x0109 0x010A | POW34_A COUNTS_A PERIOD_A LED_ PULSE_A INTEG_ SETUP_A | [7:0] [15:8] [7:0] [15:8] [7:0] [15:8] [7:0] [7:0] | LED_ DRIVESIDE4_ A LED_ DRIVESIDE3_ A Reso SINGLE_ INTEG_A | CH2_A JNT_A[1:0] | MP_DISABLE | LED_C LED_C NUM_INT_ NUM_REPEA YPE_A[1:0] MIN_PERIOI LED_WIDTH LED_OFFSE | URRENT4_A(6 URRENT3_A(6 A[7:0] T_A[7:0] A[7:0] A[7:0] T_A[7:0] C_BUF_A INTEC INTEC INTEG_F | rved CH1_AN | /IP_DISABLE_# | | 0x0101 0x0000 0x0210 0x0003 | R/1 R/1 R/1 |
| 0x0107 0x0108 0x0109 0x010A 0x010B | POW34_A COUNTS_A PERIOD_A LED_ PULSE_A INTEG_ SETUP_A INTEG_OS_A MOD_ | [7:0] [15:8] [7:0] [15:8] [7:0] [15:8] [7:0] [15:8] | LED_ DRIVESIDE4_ A LED_ DRIVESIDE3_ A Reso SINGLE_ INTEG_A | CH2_A JNT_A[1:0] | MP_DISABLE | LED_C LED_C NUM_INT_ NUM_REPEA YPE_A[1:0] MIN_PERIOI LED_WIDTH LED_OFFSE _A[2:0] | URRENT4_A(6 URRENT3_A(6 A[7:0] T_A[7:0] A[7:0] A[7:0] T_A[7:0] C_BUF_A INTEC INTEG_F T_A[7:0] | rved CH1_AN | /IP_DISABLE_# | | 0x0101 0x0000 0x0210 0x0003 | R/1 R/1 R/1 R/1 |
| 0x0107 0x0108 0x0109 0x010A 0x010B | POW34_A COUNTS_A PERIOD_A LED_ PULSE_A INTEG_ SETUP_A INTEG_OS_A | [7:0] [15:8] [7:0] [15:8] [7:0] [15:8] [7:0] [15:8] [7:0] | LED_ DRIVESIDE4_ A LED_ DRIVESIDE3_ A Reso SINGLE_ INTEG_A | CH2_A JNT_A[1:0] | MP_DISABLE | LED_C LED_C NUM_INT_ NUM_REPEA YPE_A[1:0] MIN_PERIOI LED_WIDTH LED_OFFSE _A[2:0] | URRENT4_A(6 URRENT3_A(6 A[7:0] T_A[7:0] A[7:0] A[7:0] T_A[7:0] C_BUF_A INTEC INTEG_F T_A[7:0] A[7:0] AFE_1NT_ C_BUF_A INTEG_F T_A[7:0] A[7:0] | rved CH1_AN | /IP_DISABLE_# | | 0x0101 0x0000 0x0210 0x0003 0x1410 | R/\ R/\ R/\ R/\ R/\ |
| 0x0106 0x0107 0x0108 0x0109 0x010A 0x010B 0x010C 0x010D | POW34_A COUNTS_A PERIOD_A LED_ PULSE_A INTEG_ SETUP_A INTEG_OS_A MOD_ | [7:0] [15:8] [7:0] [15:8] [7:0] [15:8] [7:0] [15:8] [7:0] [15:8] | LED_ DRIVESIDE4_ A LED_ DRIVESIDE3_ A Reso SINGLE_ INTEG_A | CH2_A JNT_A[1:0] | MP_DISABLE | LED_C LED_C NUM_INT_ NUM_REPEA YPE_A[1:0] MIN_PERIOI LED_WIDTH LED_OFFSE _A[2:0] INTEG_OFFSI MOD_WIDT | URRENT4_A(6 URRENT3_A(6 A[7:0] T_A[7:0] A[7:0] A[7:0] T_A[7:0] C_BUF_A INTEC INTEG_F T_A[7:0] A[7:0] AFE_1NT_ C_BUF_A INTEG_F T_A[7:0] A[7:0] | rved CH1_AN | 1P_DISABLE_4 :0] A[4:0] | | 0x0101 0x0000 0x0210 0x0003 0x1410 | R/Л R/Л R/Л R/Л R/Л R/Л R/Л R/Л |

| Reg | | D:4 | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 | | |
|----------------------------|--|--|--|-------------------|----------------------|---|--|---------------|------------|---------------------------|------------------|--------------------------|
| - | Name | Bits | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Reset | RW |
| 0x010E | ADC_OFF1_A | | Res | erved | | | H1_ADC_AD. | JUST_A[13:8] | | | 0x0000 | R/V |
| | | [7:0] | | | C | H1_ADC_ADJ | | | | | | - |
| 0x010F | ADC_OFF2_A | [15:8] | ZERO_ ADJUST_A | Reserved | | C | H2_ADC_AD. | JUST_A[13:8] | | | 0x0000 | R/V |
| | | [7:0] | | | | H2_ADC_ADJ | UST_A[7:0] | 1 | | | | |
| 0x0110 | DATA_ | [15:8] | | DAR | K_SHIFT_A[| 4:0] | | DA | RK_SIZE_A | [3:0] | 0x0003 | R/V |
| | FORMAT_A | [7:0] | | SIGN | AL_SHIFT_A | [4:0] | | SIGN | NAL_SIZE_A | A[3:0] | | |
| 0x0112 | DECIMATE_A | [15:8] | | | Reserved | | | DECIMA | TE_FACTO | DR_A[6:4] | 0x0000 | R/V |
| | | [7:0] | | DECIMATE_FAC | TOR_A[3:0 |] | | DECIMATE_T | YPE_A[3:0] | | | |
| 0x0113 | DIGINT_ LIT_A | [15:8] | | | | Reserved | | | | LIT_ OFFSET_ A[8] | 0x0026 | R/V |
| | | [7:0] | | | | LIT_OFFSET | A[7:0] | | | | | |
| 0x0114 | DIGINT | [15:8] | | | | DARK2_OFFS | ET A[8:1] | | | | 0x2306 | R/V |
| | DARK_A | [7:0] | DARK2 | | | | _OFFSET_A[6 | 5:0] | | | | |
| | | [,] | OFFSET_A[0] | | | 27.000 | _002/.(| | | | | |
| 0x0115 | THRESH_ | [15:8] | | 1 | | Reserv | ed | | | | 0x0000 | R/V |
| | CFG_A | [7:0] | THRESH1 | THRESH1 | THRESH1 | TYPE_A[1:0] | THRESHO | THRESH0 | THR | ESH0 | - | |
| | | [, 10] | CHAN_A | DIR_A | | () | CHAN_A | DIR_A | | _A[1:0] | | |
| 0x0116 | THRESH0_A | [15:8] | | Reserved | I | | | H0_SHIFT_A | [4:0] | | 0x0000 | R/V |
| | | [7:0] | | | | THRESH0_VAL | | | | | | |
| 0x0117 | THRESH1_A | [15:8] | | Reserved | | | | H1_SHIFT_A | | 0x0000 | R/\ | |
| 0,0117 | THRESHT_/ | [7:0] | | neservea | | THRESH1_VAL | | | 0,0000 | | | |
| 0x0120 | TS_CTRL_B | [15:8] | Reserved | CH2_EN_B | | TYPE_ B[1:0] | | LECT P[1.0] | TIME | ESLOT | 0x0000 | R/\ |
| 0x0120 | IS_CIRL_D | | Reserved | | | | | | | ET_B[9:8] | 00000 | R/ 1 |
| | | [7:0] | | | | IMESLOT_OFF | SET_B[7:0] | | | T | | |
| 0x0121 | TS_PATH_B | [15:8] | | PRE_WIDTH | H_B[3:0] | | | Reserved | | AFE_ PATH_ CFG_B[8] | 0x41DA | R/\ |
| | | [7:0] | | | | AFE_PATH_CI | G_B[7:0] | | | 1 | | |
| 0x0122 | INPUTS B | [15:8] | | INP78_B | 8[3:0] | | | INP56 | B[3:0] | | 0x0000 | R/\ |
| | _ | [7:0] | | INP34_B | | | | INP12_ | | | | |
| 0x0123 | CATHODE B | [15:8] | Reserved | | RECON_B[2: | 01 | VC2_PUL | | | LT_B[1:0] | 0x0000 | R/\ |
| 0/0120 | c/infode_b | [7:0] | | EL_B[1:0] | | JLSE_B[1:0] | _ | T_B[1:0] | _ | EL B[1:0] | CACCOC | |
| 0x0124 | AFE_TRIM_B | [15:8] | | erved (set to 0x) | | AFE_TRIM | _ | VREF_ | | _TRIM_ | 0xE3C0 | R/\ |
| 070124 | | [13.0] | nes | | , | / L_!!!!!! | | PULSE_B | | B[1:0] | UNESCO | |
| | | [7:0] | VRFF PULS | E VAL B[1:0] | TI | A_GAIN_CH2_ | B[2:0] | | GAIN_CH1_ | | _ | |
| 0x0125 | LED | [15:8] | LED | 2_11.2_0[1.0] | | | URRENT2 B[6 | _ | | _0[2:0] | 0x0000 | R/V |
| 0,0125 | POW12_B | [15.0] | DRIVESIDE2_ B | | | | |] | | | 0,0000 | |
| | | [7:0] | LED_ DRIVESIDE1_ | | | LED_C | URRENT1_B[6 | 5:0] | | | | |
| | | | В | | | | | | | | | |
| | | [15:8] | LED_ | | | LED_C | URRENT4_B[6:0] | | | | 0x0000 | R/\ |
| 0x0126 | LED_ POW34_B | [13.0] | DRIVESIDE4_ | | | | | | | | | |
| 0x0126 | | [7:0] | B LED_ | | | LED_C | URRENT3_B[| 5:0] | | | _ | |
| 0x0126 | | | B LED_ DRIVESIDE3_ | | | LED_C | | 5:0] | | | - | |
| | POW34_B | [7:0] | B LED_ | | | | URRENT3_B[6 | 5:0] | | | 0x0101 | PA |
| | | [7:0] | B LED_ DRIVESIDE3_ | | | NUM_INT_ | URRENT3_B[6 B[7:0] | 5:0] | | | 0x0101 | R/\ |
| 0x0127 | POW34_B | [7:0] [15:8] [7:0] | B LED_ DRIVESIDE3_ B | | | NUM_INT_ NUM_REPEA | URRENT3_B[6 B[7:0] T_B[7:0] | | | | - | |
| 0x0127 | POW34_B | [7:0] [15:8] [7:0] [15:8] | B LED_ DRIVESIDE3_ B | erved | MOD_1 | NUM_INT_ NUM_REPEA YPE_B[1:0] | URRENT3_B[6 B[7:0] T_B[7:0] Rese | 5:0] erved | MIN_PEF | RIOD_B[9:8] | 0x0101 | |
| 0x0127 0x0128 | POW34_B COUNTS_B PERIOD_B | [7:0] [15:8] [7:0] [15:8] [7:0] | B LED_ DRIVESIDE3_ B | erved | MOD_1 | NUM_INT_ NUM_REPEA YPE_B[1:0] MIN_PERIOI | URRENT3_B[6 B[7:0] T_B[7:0] Rese D_B[7:0] | | MIN_PEF | RIOD_B[9:8] | 0x0000 | R/\ |
| 0x0127 0x0128 | POW34_B COUNTS_B PERIOD_B LED_ | [7:0] [15:8] [7:0] [15:8] [7:0] [15:8] | B LED_ DRIVESIDE3_ B | erved | MOD_1 | NUM_INT_ NUM_REPEA YPE_B[1:0] MIN_PERIOD LED_WIDTH | URRENT3_B[6 B[7:0] T_B[7:0] P_B[7:0] _B[7:0] _B[7:0] | | MIN_PEF | RIOD_B[9:8] | - | R/\ |
| | POW34_B COUNTS_B PERIOD_B | [7:0] [15:8] [7:0] [15:8] [7:0] | B LED_ DRIVESIDE3_ B | erved | MOD_T | NUM_INT_ NUM_REPEA YPE_B[1:0] MIN_PERIOI | URRENT3_B[6 B[7:0] T_B[7:0] P_B[7:0] _B[7:0] _B[7:0] | | MIN_PEF | RIOD_B[9:8] | 0x0000 | R/\ |
| 0x0127 0x0128 0x0129 | POW34_B COUNTS_B PERIOD_B LED_ | [7:0] [15:8] [7:0] [15:8] [7:0] [15:8] | B LED_ DRIVESIDE3_ B | | MOD_T //P_DISABLI | NUM_INT_ NUM_REPEA YPE_B[1:0] MIN_PERIOD LED_WIDTH LED_OFFSE | URRENT3_B[6 B[7:0] T_B[7:0] P_B[7:0] _B[7:0] _B[7:0] | rved | MIN_PEF | | 0x0000 | R/\ R/\ |
| 0x0127 0x0128 0x0129 | POW34_B COUNTS_B PERIOD_B LED_ PULSE_B INTEG_ | [7:0] [15:8] [7:0] [15:8] [7:0] [15:8] [7:0] | B LED_ DRIVESIDE3_ B Res SINGLE_ INTEG_B | | | NUM_INT_ NUM_REPEA YPE_B[1:0] MIN_PERIOD LED_WIDTH LED_OFFSE | URRENT3_B[6 B[7:0] T_B[7:0] D_B[7:0] _B[7:0] [B[7:0] AFE_INT_C_ BUF_B | rved | MP_DISABL | | 0x0000 0x0210 | R/\ R/\ R/\ R/\ |
| 0x0127 0x0128 | POW34_B COUNTS_B PERIOD_B LED_ PULSE_B INTEG_ | [7:0] [15:8] [7:0] [15:8] [7:0] [15:8] [7:0] [15:8] | B LED_ DRIVESIDE3_ B Res SINGLE_ INTEG_B | CH2_AN | ИР_DISABLI | NUM_INT_ NUM_REPEA YPE_B[1:0] MIN_PERIOD LED_WIDTH LED_OFFSE | URRENT3_B[6 B[7:0] T_B[7:0] B[7:0] _B[7:0] T_B[7:0] AFE_INT_C_ BUF_B INTEC | cH1_AI | MP_DISABL | | 0x0000 0x0210 | R/\ R/\ |

| | Name | Dita | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 Bit | | Decet | D 144 |
|--|--|---|--|--|---------------------------------------|--|---|-------------------|----------------------|-------------------|-------------|--------------|
| Reg | Name | Bits | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 Bit | 0 | Reset | RW |
| 0x012C | MOD_ PULSE_B | [15:8] [7:0] | | | | MOD_WIDT MOD_OFFSE | | | | | 0x0100 | R/V |
| 0x012D | PATTERN_B | [15:8] | | LED_DISAE | BLE B[3:0] | MOD_01131 | []_D[/.0] | MOD_DISA | BLE B[3:0] | | 0x0000 | R/V |
| 0.110 . 2.0 | | [7:0] | | SUBTRAC | | | | REVERSE_IN | | | | |
| 0x012E | ADC_OFF1_B | | Res | erved | | (| | | | | 0x0000 | R/V |
| | | [7:0] | | | (| CH1_ADC_ADJ | UST_B[7:0] | | | | - | |
| 0x012F | ADC_OFF2_B | [15:8] | ZERO_ ADJUST_B | Reserved | | (| CH2_ADC_AD | JUST_B[13:8] | | | 0x0000 | R/V |
| | | [7:0] | | | | CH2_ADC_ADJ | UST_B[7:0] | | | | | |
| 0x0130 | DATA_ | [15:8] | | DAI | RK_SHIFT_B | [4:0] | | | RK_SIZE_B[2:0] | | 0x0003 | R/V |
| | FORMAT_B | [7:0] | | SIGN | IAL_SHIFT_E | 3[4:0] | | | NAL_SIZE_B[2:0 | - | | |
| 0x0132 | DECIMATE_B | [15:8] | | | Reserved | | 1 | | ATE_FACTOR_B | [6:4] | 0x0000 | R/V |
| | | [7:0] | | DECIMATE_FA | CTOR_B[3:0 | - | | DECIMATE_ | | | | |
| 0x0133 | DIGINT_LIT_B | [15:8] | | | | Reserved | | | LIT OF B[8 | FSET_ | 0x0026 | R/V |
| | | [7:0] | | | | LIT_OFFSET | [_B[7:0] | | | | | |
| 0x0134 | DIGINT_ | [15:8] | | | | DARK2_OFFS | | | | | 0x2306 | R/V |
| | DARK_B | [7:0] | DARK2_ | | | DARK | 1_OFFSET_B[| 6:0] | | | - | |
| | | | OFFSET_B[0] | | | | | | | | | |
| 0x0135 | THRESH_ CFG_B | [15:8] | | | | | | | | 0x0000 | R/V | |
| | | [7:0] | THRESH1_ CHAN_B | THRESH1_ DIR_B | THRESH1 | _TYPE_B[1:0] | THRESH0_ CHAN B | THRESH0_ DIR_B | THRESH0_T B[1:0] | YPE_ | | |
| 0x0136 | THRESH0_B | [15:8] | CHAN_D | Reserved | | | _ | SH0_SHIFT_B | | | 0x0000 | R/V |
| 0X0150 | | [7:0] | | Reserved | | | | | 0x0000 | n/ v | | |
| 0x0137 | THRESH1_B | [15:8] | | THRESH0_VALUE_B[7:0] Reserved THRESH1_SHIFT_B[4:0] | | | | | | 0x0000 | R/V | |
| 0X0137 | | [7:0] | | Reserveu | | THRESH1_VAL | | ס_וזחרכ_וחר | [4.0] | | 0x0000 | n/ v |
| 0x0140 | TS_CTRL_C | [15:8] | Reserved | CH2_EN_C | T | TYPE_C[1:0] | | | TIMESLOT_O | FESET | 0x0000 | R/V |
| 070140 | IS_CILL_C | [15.0] | neserved | chiz_tht_c | 57 (WI EE | | IN 01_1(_5 | | C[9:8] | 11521_ | 0,0000 | 10,1 |
| | | [7:0] | | 1 | 1 | FIMESLOT_OFF | SET_C[7:0] | | 1 | | - | |
| 0x0141 | TS_PATH_C | [15:8] | | PRE_WIDT | H_C[3:0] | | | Reserved | | E_PATH FG_C[8] | 0x41DA | R/V |
| | | [7:0] | | | | AFE_PATH_C | FG_C[7:0] | | | | | |
| 0x0142 | INPUTS_C | [15:8] | | INP78_ | | | | INP56_ | | | 0x0000 | R/V |
| | | [7:0] | | INP34_ | | | | INP12_ | | | | |
| 0x0143 | CATHODE_C | [15:8] | Reserved | P | RECON_C[2 | | VC2_PUI | _SE_C[1:0] | VC2_ALT_C | | 0x0000 | R/V |
| | | [7:0] | | EL_C[1:0] | | JLSE_C[1:0] | | T_C[1:0] | VC1_SEL_C | | | |
| 0.0111 | AFE_TRIM_C | | | erved (set to 0) | 1 | | | PULSE_C | AFE_TRIN VREF_C[1 | :0] | 0xE3C0 | R/V |
| 0x0144 | | | | | П | a gain CH2 | CL2:01 | IIA_ | GAIN_CH1_C[2: | U] | 0,0000 | R/V |
| | 1.50 | [7:0] | | | | | | | 0x0000 | R/V | | |
| | LED_ POW12_C | [7:0] [15:8] | LED_ DRIVESIDE2_ C | | | | | 6:0] | | | | |
| | | | LED_ DRIVESIDE2_ C LED_ DRIVESIDE1_ | | | LED_C | | _ | | | - | |
| 0x0145 | POW12_C | [15:8] | LED_ DRIVESIDE2_ C LED_ DRIVESIDE1_ C | | | LED_C | URRENT2_C[| 6:0] | | | 0×0000 | RA |
| 0x0145 | POW12_C | [15:8] | LED_ DRIVESIDE2_ C LED_ DRIVESIDE1_ | | | LED_C | CURRENT2_C[| 6:0] | | | 0x0000 | R/V |
| 0x0145 | POW12_C LED_ POW34_C | [15:8] | LED_ DRIVESIDE2_ C LED_ DRIVESIDE1_ C LED_ DRIVESIDE4_ C LED_ DRIVESIDE3_ | | | LED_C | URRENT2_C[| 6:0] | | | - 0x0000 | R/V |
| 0x0145 0x0146 | POW12_C LED_ POW34_C | [15:8] [7:0] [15:8] [7:0] | LED_ DRIVESIDE2_ C LED_ DRIVESIDE1_ C LED_ DRIVESIDE4_ C LED_ | | | LED_C | URRENT2_C[URRENT1_C[URRENT4_C[URRENT3_C[| 6:0] | | | _ | |
| 0x0145 0x0146 | POW12_C LED_ POW34_C | [15:8] [7:0] [15:8] [7:0] [15:8] | LED_ DRIVESIDE2_ C LED_ DRIVESIDE1_ C LED_ DRIVESIDE4_ C LED_ DRIVESIDE3_ | | | LED_C | URRENT2_C[URRENT1_C[URRENT4_C[URRENT3_C[_C[7:0] | 6:0] | | | 0x0000 | |
| 0x0145 0x0146 0x0147 | POW12_C LED_ POW34_C COUNTS_C | [15:8] [7:0] [15:8] [7:0] [15:8] [7:0] | LED_ DRIVESIDE2_ C LED_ DRIVESIDE1_ C LED_ DRIVESIDE4_ C LED_ DRIVESIDE3_ C | | · · · · · · · · · · · · · · · · · · · | LED_C LED_C LED_C LED_C LED_C NUM_INT NUM_REPEA | URRENT2_C[URRENT1_C[URRENT4_C[URRENT3_C[_C[7:0] T_C[7:0] | 6:0] 6:0] | | (0.01 | 0x0101 | R/V |
| 0x0144 0x0145 0x0146 0x0147 0x0148 | POW12_C LED_ POW34_C COUNTS_C | [15:8] [7:0] [15:8] [7:0] [15:8] [7:0] [15:8] | LED_ DRIVESIDE2_ C LED_ DRIVESIDE1_ C LED_ DRIVESIDE4_ C LED_ DRIVESIDE3_ C | erved | · · · · · · · · · · · · · · · · · · · | LED_C LED_C LED_C LED_C NUM_INT_ NUM_REPEA IYPE_C[1:0] | URRENT2_C[URRENT1_C[URRENT4_C[URRENT3_C[_C[7:0] T_C[7:0] Reso | 6:0] | MIN_PERIOD | _C[9:8] | _ | R/V R/V |
| 0x0145 0x0146 0x0147 | POW12_C LED_ POW34_C COUNTS_C | [15:8] [7:0] [15:8] [7:0] [15:8] [7:0] | LED_ DRIVESIDE2_ C LED_ DRIVESIDE1_ C LED_ DRIVESIDE4_ C LED_ DRIVESIDE3_ C | | · · · · · · · · · · · · · · · · · · · | LED_C LED_C LED_C LED_C LED_C NUM_INT NUM_REPEA | URRENT2_C[URRENT1_C[URRENT4_C[URRENT3_C[_C[7:0] T_C[7:0] Reso D_C[7:0] | 6:0] 6:0] | MIN_PERIOD | _C[9:8] | 0x0101 | R/V |

| Reg | Name | Bits | Bit 15 Bit 7 | Bit 14 Bit 6 | Bit 13 Bit 5 | Bit 12 Bit 4 | Bit 11 Bit 3 | Bit 10 Bit 2 | Bit 9 Bit 1 | Bit 8 Bit 0 | Reset | RW |
|--------|-------------------|--------|--------------------------|-------------------|-----------------|-----------------|---------------------|-------------------|----------------|---------------------------|--------|-------|
| 0x014A | INTEG_ SETUP_C | [15:8] | SINGLE_ INTEG_C | CH2_AM | /IP_DISABLE | _C[2:0] | AFE_INT_C_ BUF_C | CH1_4 | MP_DISABL | E_C[2:0] | 0x0003 | R/W |
| | | [7:0] | ADC_CO | UNT_C[1:0] | Reserved | | INTEG | _WIDTH_C | [4:0] | | | |
| 0x014B | INTEG_OS_C | [15:8] | | Reserved | 1 | | INTEG_F | NE_OFFSET | _C[4:0] | | 0x1410 | R/W |
| | | [7:0] | | | | INTEG_OFFSI | ET_C[7:0] | | | | | |
| 0x014C | MOD_ | [15:8] | | | | MOD_WIDT | H_C[7:0] | | | | 0x0100 | R/V |
| | PULSE_C | [7:0] | | | | MOD_OFFSE | T_C[7:0] | | | | | |
| 0x014D | PATTERN_C | [15:8] | | LED_DISABL | _E_C[3:0] | | | MOD_DISA | BLE_C[3:0] | | 0x0000 | R/V |
| | | [7:0] | | SUBTRACT | _C[3:0] | | | REVERSE_IN | NTEG_C[3:0] | | | |
| 0x014E | ADC_OFF1_C | [15:8] | Res | erved | | (| H1_ADC_AD | UST_C[13:8 |] | | 0x0000 | R/V |
| | | [7:0] | | | CI | H1_ADC_ADJ | UST_C[7:0] | | | | | |
| 0x014F | ADC_OFF2_C | [15:8] | ZERO_ ADJUST_C | Reserved | | (| H2_ADC_AD | UST_C[13:8 | 3] | | 0x0000 | R/V |
| | | [7:0] | | | CI | H2_ADC_ADJ | UST_C[7:0] | | | | | |
| 0x0150 | DATA_ | [15:8] | | DAR | K_SHIFT_C[4 | 1:0] | | D | ARK_SIZE_C[| 2:0] | 0x0003 | R/V |
| | FORMAT_C | [7:0] | | SIGN | AL_SHIFT_C | 4:0] | | SIC | NAL_SIZE_C | [2:0] | | |
| 0x0152 | DECIMATE_C | [15:8] | | | | | | | 0x0000 | R/\ | | |
| | | [7:0] | | | | | | | - | | | |
| 0x0153 | DIGINT_LIT_C | | | Reserved | | | | | 0x0026 | R/V | | |
| | | | | | | | | | | OFFSET_ C[8] | | |
| | | [7:0] | | | | LIT_OFFSET | _C[7:0] | | | | | |
| 0x0154 | DIGINT_ DARK_C | [15:8] | | | | DARK2_OFFS | ET_C[8:1] | | | | 0x2306 | R/\ |
| | | [7:0] | DARK2_ OFFSET_C[0] | | | | | | | | | |
| 0x0155 | THRESH_ CFG_C | [15:8] | | | | Reserv | | I | | | 0x0000 | R/V |
| | CFG_C | [7:0] | THRESH1_ CHAN_C | THRESH1_ DIR C | THRESH1_ | TYPE_C[1:0] | THRESH0_ CHAN_C | THRESH0_ DIR_C | | 10_TYPE_ 1:0] | | |
| 0x0156 | THRESH0_C | [15:8] | CHAN_C | Reserved | | | _ | H0_SHIFT_(| - | 1.0] | 0x0000 | R/V |
| 0,0150 | ITIMESTIO_C | [7:0] | | Reserved | т | HRESH0_VAL | | 110_311111_ | -[0] | | 0,0000 | 1.7.1 |
| 0x0157 | THRESH1_C | [15:8] | | Reserved | I | | | H1_SHIFT_(| ~[4·0] | | 0x0000 | R/\ |
| 0.0157 | IIIILISIII_C | [7:0] | | Reserved | Т | HRESH1_VAL | | | -[4.0] | | 0,0000 | 1.7.1 |
| 0x0160 | TS_CTRL_D | [15:8] | Reserved | CH2_EN_D | | _ | INPUT_R_SE | LECT_D[1:0 | | T_OFFSET_ [9:8] | 0x0000 | R/\ |
| | | [7:0] | | 1 | TI | MESLOT_OFF | SET_D[7:0] | | | | - | |
| 0x0161 | TS_PATH_D | [15:8] | | PRE_WIDTH | I_D[3:0] | | | Reserved | | AFE_ PATH_ CFG_D[8] | 0x41DA | R/\ |
| | | [7:0] | | | | AFE PATH C | FG D[7:0] | | | | 1 | |
| 0x0162 | INPUTS D | [15:8] | | INP78_D | | c | | INP56 | D[3:0] | | 0x0000 | R/\ |
| | | [7:0] | | INP34_D | | | | INP12 | | | | |
| 0x0163 | CATHODE_D | [15:8] | Reserved | _ | ECON_D[2:0 |)] | VC2_PUL | | | .T_D[1:0] | 0x0000 | R/V |
| | | [7:0] | | EL_D[1:0] | | LSE_D[1:0] | VC1_AL | | | EL_D[1:0] | - | |
| 0x0164 | AFE_TRIM_D | [15:8] | | erved (set to 0x2 | | | _INT_D[1:0] | VREF_ PULSE_D | AFE_TRI | M_VREF_ [1:0] | 0xE3C0 | R/\ |
| | | [7:0] | VREF_PULS | E_VAL_D[1:0] | TIA | _GAIN_CH2_ | D[2:0] | TIA_ | GAIN_CH1_ | D[2:0] | | |
| 0x0165 | LED_ POW12_D | [15:8] | LED_ DRIVESIDE2_ D | | | LED_C | URRENT2_D[6 | 5:0] | | | 0x0000 | R/\ |
| | | [7:0] | LED_ DRIVESIDE1_ D | | | LED_C | URRENT1_D[6 | 5:0] | | | - | |
| 0x0166 | LED_ POW34_D | [15:8] | LED_ DRIVESIDE4_ D | | | LED_C | URRENT4_D[6 | 5:0] | | | 0x0000 | R/V |
| | | [7:0] | LED_ DRIVESIDE3_ D | | | LED_C | URRENT3_D[6 | 5:0] | | | | |

| _ | | | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 | 4_ | |
|----------|-----------------|-----------------|--------------------------|------------------|--------------|------------------------|--------------|------------------|-------------|-------------------------|--------|--------|
| Reg | Name | Bits | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Reset | RW |
| 0x0167 | COUNTS_D | [15:8] | | | | NUM_INT_ | | | | | 0x0101 | R/W |
| 0x0168 | PERIOD_D | [7:0] [15:8] | Doc | erved | | NUM_REPEA | | erved | | IOD D[9:8] | 0x0000 | R/W |
| 0x0106 | PERIOD_D | [7:0] | Res | erveu | NIOD_I | MIN_PERIO | | iveu | MIIN_PER | 100_0[9:6] | 0x0000 | R/ W |
| 0x0169 | LED_ | [15:8] | | | | LED_WIDTH | | | | | 0x0210 | R/W |
| 0.001.00 | PULSE_D | [7:0] | | | | LED_OFFSE | | | | | 0.0210 | |
| 0x016A | INTEG_ | [15:8] | SINGLE_ | CH2_A | MP_DISABLE | | AFE_INT_C_ | CH1_A | MP_DISABL | .E_D[2:0] | 0x0003 | R/W |
| | SETUP_D | | INTEG_D | | | | BUF_D | | | | _ | |
| | | [7:0] | ADC_CO | UNT_D[1:0] | Reserved | | | G_WIDTH_D | - | | | |
| 0x016B | INTEG_OS_D | [15:8] | | Reserved | | | - | INE_OFFSET | _D[4:0] | | 0x1410 | R/W |
| 0.0166 | 1400 | [7:0] | | | | INTEG_OFFS | | | | | 0.0100 | DAA |
| 0x016C | MOD_ PULSE D | [15:8] [7:0] | | | | MOD_WIDTI MOD_OFFSE | | | | | 0x0100 | R/W |
| 0x016D | PATTERN D | [7:0] | | LED_DISAE | | | T_D[7:0] | MOD_DISA | | | 0x0000 | R/W |
| 000100 | FATTERIN_D | [7:0] | | SUBTRAC | | | | REVERSE_IN | | | 0,0000 | 11/ 11 |
| 0x016E | ADC OFF1 D | | Res | erved | | 0 | | | | | 0x0000 | R/W |
| 0.001.01 | | [7:0] | | | C | H1 ADC ADJ | | | 1 | | | |
| 0x016F | ADC_OFF2_D | | ZERO_ | Reserved | | | H2_ADC_AD. | JUST_D[13:8] |] | | 0x0000 | R/W |
| | | | ADJUST_D | | | | | | | | | |
| | | [7:0] | | | | H2_ADC_ADJ | UST_D[7:0] | D[7:0] | | | | |
| 0x0170 | DATA_ | [15:8] | | | RK_SHIFT_D[4 | | | | RK_SIZE_D | | 0x0003 | R/W |
| | FORMAT_D | [7:0] | | SIGN | NAL_SHIFT_D | [4:0] | | | NAL_SIZE_D | | | |
| 0x0172 | DECIMATE_D | | | | Reserved | | | | ATE_FACTO | | 0x0000 | R/W |
| | | [7:0] | | DECIMATE_FA | ACTOR_D[3:0] | | | DECIMATE_1 | [YPE_D[3:0] | | | |
| 0x0173 | DIGINT_LIT_D | [15:8] | | | | Reserved | | | | LIT_ OFFSET_ D[8] | 0x0026 | R/W |
| | | [7:0] | | | | LIT_OFFSET | _D[7:0] | | | | | |
| 0x0174 | DIGINT_ | [15:8] | | 1 | | DARK2_OFFS | | | | | 0x2306 | R/W |
| | DARK_D | [7:0] | DARK2_ OFFSET_D[0] | | | DARK | 1_OFFSET_D[6 | 5:0] | | | | |
| 0x0175 | THRESH | [15:8] | | | | Reserv | har | | | | 0x0000 | R/W |
| 0,0175 | CFG_D | [7:0] | THRESH1_ | THRESH1 | THRESH1 | TYPE_D[1:0] | THRESHO | THRESH0 | THRESHO | TYPE_D[1:0] | 0,0000 | 1.7 0 |
| | | [,.0] | CHAN_D | DIR_D | | | CHAN_D | DIR_D | 111125110_ | | | |
| 0x0176 | THRESH0_D | [15:8] | | Reserved | 1 | | THRES | H0_SHIFT_D | [4:0] | | 0x0000 | R/W |
| | | [7:0] | | | T | HRESH0_VAL | .UE_D[7:0] | | | | | |
| 0x0177 | THRESH1_D | [15:8] | | Reserved | | | THRES | H1_SHIFT_D | [4:0] | | 0x0000 | R/W |
| | | [7:0] | | | T | HRESH1_VAL | .UE_D[7:0] | | | | | |
| 0x0180 | TS_CTRL_E | [15:8] | Reserved | CH2_EN_E | | TYPE_E[1:0] | | ELECT_E[1:0] | | T_OFFSET_ [9:8] | 0x0000 | R/W |
| 0.015 | TC D T | [7:0] | | DDE | | MESLOT_OFF | -SET_E[7:0] | | | AFE | 0 | |
| 0x0181 | TS_PATH_E | [15:8] | | PRE_WID | TH_E[3:0] | | | Reserved | | AFE_PATH _CFG_E[8] | 0x41DA | R/W |
| | | [7:0] | | | | AFE_PATH_C | FG F[7:0] | | | | - | |
| 0x0182 | INPUTS_E | [15:8] | | INP78_ | | /// [_/////]_C | | INP56_ | F[3:0] | | 0x0000 | R/W |
| 070102 | | [7:0] | | INP34_ | | | | INP12_ | | | 0,0000 | 10.0 |
| 0x0183 | CATHODE_E | [15:8] | Reserved | 1 | PRECON_E[2:0 |)] | VC2 PUI | .SE_E[1:0] | 1 | LT_E[1:0] | 0x0000 | R/W |
| 0,0105 | ertinobe_e | [7:0] | | EL_E[1:0] | | LSE_E[1:0] | | .T_E[1:0] | | EL_E[1:0] | | |
| 0x0184 | AFE_TRIM_E | [15:8] | | served (set to 0 | | 1 | _INT_E[1:0] | VREF_ PULSE_E | AFE_ | _TRIM_ E[1:0] | 0xE3C0 | R/W |
| | | [7:0] | VREF_PULS | SE_VAL_E[1:0] | TIA | _GAIN_CH2_ | E[2:0] | TIA_ | GAIN_CH1_ | | 1 | |
| 0x0185 | LED_ POW12_E | [15:8] | LED_ DRIVESIDE2_ E | | | LED_C | CURRENT2_E[6 | 5:0] | | | 0x0000 | R/W |
| | | [7:0] | LED_ DRIVESIDE1_ E | | | LED_C | CURRENT1_E[6 | 5:0] | | | | |

| _ | | | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 | | |
|--------|-------------------|-----------------|--------------------------|-------------------|-------------|-----------------|--------------------------|-------------------|-----------|-------------------------|--------|------|
| Reg | Name | Bits | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Reset | RW |
| 0x0186 | LED_ POW34_E | [15:8] | LED_ DRIVESIDE4_ E | | | LED_C | URRENT4_E | 6:0] | | | 0x0000 | R/W |
| | | [7:0] | LED_ DRIVESIDE3_ E | | | LED_C | URRENT3_E[| 6:0] | | | - | |
| 0x0187 | COUNTS_E | [15:8] | | | | NUM_INT | E[7:0] | | | | 0x0101 | R/W |
| | | [7:0] | | | | NUM_REPEA | | | | | | |
| 0x0188 | PERIOD_E | [15:8] | Res | erved | MOD_T | TYPE_E[1:0] | Rese | erved | MIN_P | ERIOD_E[9:8] | 0x0000 | R/W |
| | | [7:0] | | | | MIN_PERIO | D_E[7:0] | | | | | |
| 0x0189 | LED_PULSE_E | [15:8] | | | | LED_WIDTH | I_E[7:0] | | | | 0x0210 | R/V |
| | | [7:0] | | | | LED_OFFSE | T_E[7:0] | | | | | |
| 0x018A | INTEG_ SETUP_E | [15:8] | SINGLE_ INTEG_E | CH2_A | MP_DISABL | E_E[2:0] | AFE_INT_ C_BUF_E | CH1_A | MP_DISA | BLE_E[2:0] | 0x0003 | R/V |
| | | [7:0] | ADC_CO | UNT_E[1:0] | Reserved | | INTE | G_WIDTH_E[| 4:0] | | | |
| 0x018B | INTEG_OS_E | [15:8] | | Reserved | | | INTEG_F | INE_OFFSET | _E[4:0] | | 0x1410 | R/V |
| | | [7:0] | | | | INTEG_OFFSI | ET_E[7:0] | | | | | |
| 0x018C | MOD_ | [15:8] | | | | MOD_WIDT | H_E[7:0] | | | | 0x0100 | R/V |
| | PULSE_E | [7:0] | | | | MOD_OFFSE | T_E[7:0] | | | | | |
| 0x018D | PATTERN_E | [15:8] | | LED_DISAB | | | | MOD_DISA | | - | 0x0000 | R/V |
| | | [7:0] | | SUBTRAC | T_E[3:0] | | | REVERSE_IN | | D] | | |
| 0x018E | ADC_OFF1_E | | Res | erved | | | H1_ADC_AD | JUST_E[13:8] |] | | 0x0000 | R/V |
| 0x018F | ADC_OFF2_E | [7:0] [15:8] | ZERO_ | Reserved | (| H1_ADC_ADJ C | UST_E[7:0] [H2_ADC_AD | JUST_E[13:8] |] | | 0x0000 | R/V |
| | | | ADJUST_E | | | | | | | | _ | |
| | | [7:0] | | | | H2_ADC_ADJ | UST_E[7:0] | | | | | |
| 0x0190 | DATA_ | [15:8] | | | RK_SHIFT_E | | | | ARK_SIZE_ | | 0x0003 | R/V |
| | FORMAT_E | [7:0] | | SIGN | IAL_SHIFT_E | [4:0] | | | _E[2:0] | | - | |
| 0x0192 | DECIMATE_E | [15:8] | | | Reserved | 1 | | | | FOR_E[6:4] | 0x0000 | R/V |
| 0.0102 | | [7:0] | | DECIMATE_FA | CTOR_E[3:0 | - | | DECIMATE_ | TYPE_E[3: | - | 0,0000 | R/V |
| 0x0193 | DIGINT_LIT_E | [15:8] | | | | Reserved | | | | LIT_ OFFSET_ E[8] | 0x0026 | K/ V |
| | | [7:0] | | | | LIT_OFFSET | _E[7:0] | | | | | |
| 0x0194 | DIGINT_ | [15:8] | | - <u>n</u> | | DARK2_OFFS | | | | | 0x2306 | R/\ |
| | DARK_E | [7:0] | DARK2_ OFFSET_E[0] | | | DARK | 1_OFFSET_E[| 5:0] | | | | |
| 0x0195 | THRESH_ | [15:8] | | | | Reserv | | 1 | | | 0x0000 | R/\ |
| | CFG_E | [7:0] | THRESH1_ CHAN_E | THRESH1_ DIR_E | THRESH1 | _TYPE_E[1:0] | THRESH0_ CHAN_E | THRESH0_ DIR_E | THRESH | 0_TYPE_E[1:0] | | |
| 0x0196 | THRESH0_E | [15:8] | | Reserved | | | | SH0_SHIFT_E | [4:0] | | 0x0000 | R/V |
| | | [7:0] | | | | THRESH0_VAL | | | | | | |
| 0x0197 | THRESH1_E | [15:8] | | Reserved | | | | SH1_SHIFT_E | [4:0] | | 0x0000 | R/\ |
| | | [7:0] | | 1 | | THRESH1_VAL | | | 1 | | | |
| 0x01A0 | TS_CTRL_F | [15:8] | Reserved | CH2_EN_F | | _TYPE_F[1:0] | | ELECT_F[1:0] | | .OT_OFFSET_ F[9:8] | 0x0000 | R/\ |
| | TO DITO - | [7:0] | | | | TIMESLOT_OFF | ·SET_F[7:0] | <u> </u> | | • | | |
| 0x01A1 | TS_PATH_F | [15:8] | | PRE_WIDT | 'H_F[3:0] | | | Reserved | | AFE_PATH _CFG_F[8] | | R/\ |
| | | [7:0] | | | | AFE_PATH_C | FG_F[7:0] | | | | | |
| 0x01A2 | INPUTS_F | [15:8] | | INP78_ | | | | INP56_ | | | 0x0000 | R/\ |
| | | [7:0] | | INP34_ | | | | INP12_ | 1 | | | |
| 0x01A3 | CATHODE_F | [15:8] | Reserved | | RECON_F[2 | - | _ | _SE_F[1:0] | _ | _ALT_F[1:0] | 0x0000 | R/\ |
| 0.010 | | [7:0] | _ | EL_F[1:0] | | JLSE_F[1:0] | | T_F[1:0] | _ | _SEL_F[1:0] | 0.555 | |
| 0x01A4 | AFE_TRIM_F | [15:8] | | erved (set to 0) | - | | _INT_F[1:0] | VREF_ PULSE_F | | rrim_vref_ F[1:0] | 0xE3C0 | R/V |
| | 1 | [7:0] | VREF PULS | 6E_VAL_F[1:0] | TL TL | A_GAIN_CH2_ | F[2:0] | TIA | GAIN_CH | 1 F[2:0] | 1 | 1 |

| Reg | Name | Bits | Bit 15 Bit 7 | Bit 14 Bit 6 | Bit 13 Bit 5 | Bit 12 Bit 4 | Bit 11 Bit 3 | Bit 10 Bit 2 | Bit 9 Bit 1 | Bit 8 Bit 0 | Reset | RW |
|------------------|--------------|---------------------------|-----------------------|-----------------|-----------------|-----------------|-----------------|------------------|----------------|-------------------------|------------------|---------------|
| 0x01A5 | LED | [15:8] | LED | ыго | DILD | | CURRENT2 | | DILI | DILU | 0x0000 | R/W |
| UXUTAS | POW12_F | [15.0] | DRIVESIDE2_ | | | | CONNENT2_ | [0.0] | | | 0,0000 | 11/ 11 |
| | | [7:0] | LED_ | | | LED_ | CURRENT1_ | F[6:0] | | | - | |
| | | | DRIVESIDE1_ F | | | | | | | | | |
| 0x01A6 | LED_ | [15:8] | LED_ | | | LED_ | CURRENT4_ | F[6:0] | | | 0x0000 | R/W |
| | POW34_F | | DRIVESIDE4_ F | | | | | | | | | |
| | | [7:0] | LED_ | | | LED_ | CURRENT3_ | F[6:0] | | | | |
| | | | DRIVESIDE3_ F | | | | | | | | | |
| 0x01A7 | COUNTS_F | [15:8] | | | | NUM_INT | _F[7:0] | | | | 0x0101 | R/W |
| | | [7:0] | | | | NUM_REPE | AT_F[7:0] | | | | | |
| 0x01A8 | PERIOD_F | [15:8] | Rese | erved | MOD_T | YPE_F[1:0] | Re | eserved | MIN_PERI | OD_F[9:8] | 0x0000 | R/W |
| | | [7:0] | | | | MIN_PERIO | D_F[7:0] | | | | | |
| 0x01A9 | LED_PULSE_F | [15:8] | | | | LED_WIDT | H_F[7:0] | | | | 0x0210 | R/W |
| | | [7:0] | | | | LED_OFFSE | T_F[7:0] | | | | | |
| 0x01AA | INTEG_ | [15:8] | SINGLE_ | CH2_ | AMP_DISABLE | E_F[2:0] | AFE_INT_ | C_ CH1_A | MP_DISABLE | _F[2:0] | 0x0003 | R/W |
| | SETUP_F | | INTEG_F | | Т | | BUF_F | | | | | |
| | | [7:0] | ADC_COU | JNT_F[1:0] | Reserved | | | reg_width_f[| | | | |
| 0x01AB | INTEG_OS_F | [15:8] | | Reserved | | | | _FINE_OFFSET | _F[4:0] | | 0x1410 | R/W |
| | | [7:0] | | | | INTEG_OFFS | ET_F[7:0] | | | | | |
| 0x01AC | MOD_ | [15:8] | | | | MOD_WIDT | [H_F[7:0] | | | | 0x0100 | R/V |
| | PULSE_F | [7:0] | | | | MOD_OFFS | ET_F[7:0] | | | | | |
| 0x01AD | PATTERN_F | [15:8] | | LED_DISA | BLE_F[3:0] | | | MOD_DISA | 0x0000 | R/V | | |
| | | [7:0] | | SUBTRA | CT_F[3:0] | | | REVERSE_IN | | - | | |
| 0x01AE | ADC_OFF1_F | [15:8] | Rese | erved | | 1 | CH1_ADC_A | | 0x0000 | R/W | | |
| | | [7:0] | | | C | H1_ADC_AD | JUST F[7:0] | | | | - | |
| 0x01AF | ADC_OFF2_F | [15:8] | ZERO_ ADJUST_F | Reserved | | | CH2_ADC_A | ADJUST_F[13:8] | | | 0x0000 | R/W |
| | | [7:0] | | | C | H2 ADC AD | JUST F[7:0] | | | | - | |
| 0x01B0 | DATA | [15:8] | | D | ARK_SHIFT_F[| | | 1 | RK_SIZE_F[2 | 2:0] | 0x0003 | R/V |
| 0.00120 | FORMAT_F | [7:0] | | | NAL_SHIFT_F | - | | | NAL SIZE F[| - | 0.00000 | , . |
| 0x01B2 | DECIMATE F | [15:8] | | 0.0 | Reserved | [] | | | ATE_FACTOR | | 0x0000 | R/W |
| 0.0102 | DECIMINE_ | [7:0] | | | ACTOR_F[3:0] | 1 | | DECIMATE_ | | (_1[0:1] | 0,0000 | |
| 0x01B3 | DIGINT_LIT_F | | | <u></u> | | Reserved | | | | LIT_ OFFSET_ F[8] | 0x0026 | R/W |
| | | [7:0] | | | | LIT_OFFSE | T_F[7:0] | | | | | |
| 0x01B4 | DIGINT_ | [15:8] | | | | DARK2_OFF | SET_F[8:1] | | | | 0x2306 | R/W |
| | DARK_F | [7:0] | DARK2_ OFFSET_F[0] | | | DARK | (1_OFFSET_I | F[6:0] | | | | |
| 0x01B5 | THRESH_ | [15:8] | 0021_1[0] | I | | Reserv | ved | | | | 0x0000 | R/W |
| 5.0105 | CFG_F | [7:0] | THRESH1_ | THRESH1_ | THRFSH1 | _TYPE_F[1:0] | THRESH0 | THRESH0_ | THRESH0_1 | TYPE FI1-01 | 5,0000 | |
| | _ | [7.0] | CHAN_F | DIR_F | THREST I | _111 L_1[1.0] | CHAN_F | DIR_F | ITINESITO_1 | · · · · Ľ_· [1.0] | | |
| 0x01B6 | THRESH0_F | [15:8] | | Reserved | | | | RESH0_SHIFT_F | [4:0] | | 0x0000 | R/W |
| 0.0120 | | [7:0] | | | - | THRESHO VA | | | [| | 0.00000 | |
| 0x01B7 | THRESH1_F | [15:8] | | Reserved | | | | ESH1_SHIFT_F | [4.0] | | 0x0000 | R/V |
| | | [7:0] | | heserved | - | THRESH1_VA | | | [1.0] | | 0,0000 | |
| 0,0107 | | [15:8] | Reserved | CH2_EN_G | | TYPE_G[1:0] | | SELECT_G[1:0] | TIMESLOT | | 0x0000 | R/V |
| | | [13.0] | Reserved | CH2_LN_O | | | | | G[9 | | 0,0000 | 11/ 1 |
| | TS_CTRL_G | [7:0] | | | I | IMESLOT_OF | FSEI_G[/:0] | D ' | | | 0.4154 | D // · |
| 0x01C0 | | [7:0] | | | | | | Reserved | | AFE_PATH | 0x41DA | R/W |
| | TS_CTRL_G | [15:8] | | PRE_WID | TH_G[3:0] | | | | | _CFG_G[8] | - | |
| 0x01C0 0x01C1 | TS_PATH_G | [15:8] [7:0] | | | | AFE_PATH_C | FG_G[7:0] | | | _CFG_G[8] | - | |
| 0x01C0 | | [15:8] | | | | AFE_PATH_C | FG_G[7:0] | INP56_ | | _CFG_G[8] | 0x0000 | R/W |
| 0x01C0 0x01C1 | TS_PATH_G | [15:8] [7:0] | | INP78 | | AFE_PATH_C | FG_G[7:0] | INP56_ INP12_ | | _CFG_G[8] | 0x0000 | R/W |
| 0x01C0 0x01C1 | TS_PATH_G | [15:8] [7:0] [15:8] | Reserved | INP78 INP34 | _G[3:0] | | | | | | 0x0000 0x0000 | R/W |

| | | | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 | | |
|--------|-------------------|--------|--------------------------|-------------------|-------------|--------------|---------------------|--------------------|--------------|-------------------------|--------|--------|
| Reg | Name | Bits | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Reset | RW |
| 0x01C4 | AFE_TRIM_G | [15:8] | Res | erved (set to 0> | (7) | AFE_TRIM | _INT_G[1:0] | VREF_ PULSE_G | AFE_TRIM_ | _VREF_G[1:0] | 0xE3C0 | R/W |
| | | [7:0] | VREF_PULS | E_VAL_G[1:0] | TIA | _GAIN_CH2_ | | | GAIN_CH1_ | G[2:0] | | |
| 0x01C5 | LED_ POW12_G | [15:8] | LED_ DRIVESIDE2_ G | | | LED_C | URRENT2_G[6 | 5:0] | | | 0x0000 | R/W |
| | | [7:0] | LED_ DRIVESIDE1_ G | | | LED_C | URRENT1_G[6 | 5:0] | | | | |
| 0x01C6 | LED_ POW34_G | [15:8] | LED_ DRIVESIDE4_ G | | | LED_C | URRENT4_G[6 | 5:0] | | | 0x0000 | R/W |
| | | [7:0] | LED_ DRIVESIDE3_ G | | | LED_C | URRENT3_G[6 | 5:0] | | | | |
| 0x01C7 | COUNTS_G | [15:8] | | 1 | | NUM_INT_ | G[7:0] | | | | 0x0101 | R/W |
| | | [7:0] | | | | NUM_REPEA | | | | | | |
| 0x01C8 | PERIOD_G | [15:8] | Res | erved | MOD T | YPE_G[1:0] | | rved | MIN PFR | IOD G[9:8] | 0x0000 | R/W |
| | | [7:0] | | | | MIN_PERIO | | | | | | |
| 0x01C9 | LED_PULSE_G | | | | | LED_WIDTH | | | | | | R/W |
| | | [7:0] | | | | LED_OFFSE | | | | | 0x0210 | , |
| 0x01CA | INTEG_ SETUP_G | [15:8] | SINGLE_ INTEG_G | CH2_AI | MP_DISABLE | _ | AFE_INT_C_ BUF_G | CH1_A | MP_DISABL | E_G[2:0] | 0x0003 | R/V |
| | | [7:0] | ADC_CO | UNT_G[1:0] | Reserved | | INTEC | G_WIDTH_G | VIDTH_G[4:0] | | | |
| 0x01CB | INTEG_OS_G | [15:8] | | Reserved | | | | INE_OFFSET_G[4:0] | | | 0x1410 | R/V |
| | | [7:0] | | | | INTEG_OFFSI | ET_G[7:0] | | | | | |
| 0x01CC | MOD_ | [15:8] | | | | MOD_WIDTI | H_G[7:0] | | | | 0x0100 | R/V |
| | PULSE_G | [7:0] | | MOD_OFFSET_G[7:0] | | | | | | | | |
| 0x01CD | PATTERN_G | [15:8] | | LED_DISAB | LE_G[3:0] | | | MOD_DISABLE_G[3:0] | | | 0x0000 | R/V |
| | | [7:0] | | SUBTRACT | T_G[3:0] | | | REVERSE_IN | TEG_G[3:0] | | | |
| 0x01CE | ADC_OFF1_G | [15:8] | Res | erved | | C | H1_ADC_AD. | UST_G[13:8] |] | | 0x0000 | R/W |
| | | [7:0] | | | C | H1_ADC_ADJ | UST_G[7:0] | | | | | |
| 0x01CF | ADC_OFF2_G | [15:8] | ZERO_ ADJUST_G | Reserved | | C | H2_ADC_AD. | JUST_G[13:8] |] | | 0x0000 | R/V |
| | | [7:0] | | | C | H2_ADC_ADJ | UST_G[7:0] | | | | | |
| 0x01D0 | DATA_ | [15:8] | | DAF | K_SHIFT_G | 4:0] | | | RK_SIZE_G | | 0x0003 | R/W |
| | FORMAT_G | [7:0] | | SIGN | AL_SHIFT_G | [4:0] | | SIG | NAL_SIZE_G | 5[2:0] | | |
| 0x01D2 | DECIMATE_G | [15:8] | | | Reserved | | | DECIM | ATE_FACTO | R_G[6:4] | 0x0000 | R/V |
| | | [7:0] | | DECIMATE_FA | CTOR_G[3:0] | | | DECIMATE_1 | TYPE_G[3:0] | | | |
| 0x01D3 | DIGINT_LIT_G | | | | | Reserved | | | | LIT_ OFFSET_ G[8] | 0x0026 | R/W |
| | | [7:0] | | | | LIT_OFFSET | | | | | | |
| 0x01D4 | DIGINT_ | [15:8] | | 1 | | DARK2_OFFS | = | | | | 0x2306 | R/W |
| | DARK_G | [7:0] | DARK2_ OFFSET_G[0] | | | | I_OFFSET_G[6 | 5:0] | | | | |
| 0x01D5 | THRESH_ CFG_G | [15:8] | TUD50114 | TUDECUL | TUDECUL | Reserv | 1 | TUD56110 | - | | 0x0000 | R/W |
| 0.0106 | | [7:0] | THRESH1_ CHAN_G | THRESH1_ DIR_G | THRESH1_ | _TYPE_G[1:0] | THRESHO_ CHAN_G | THRESHO_ DIR_G | G[| 10_TYPE_ [1:0] | 00000 | DA |
| 0x01D6 | THRESH0_G | [15:8] | | Reserved | - | | | H0_SHIFT_G | [4:0] | | 0x0000 | R/V |
| | TUDECUL | [7:0] | | <u> </u> | | THRESH0_VAL | | | | | | |
| 0x01D7 | THRESH1_G | [15:8] | | Reserved | - | | | H1_SHIFT_G | [4:0] | | 0x0000 | R/W |
| 0.0150 | TC CTDL LL | [7:0] | Deserve | | 1 | THRESH1_VAL | | | TIMESIA | | 000000 | D // · |
| 0x01E0 | TS_CTRL_H | [15:8] | Reserved | CH2_EN_H | | | INPUT_R_SE | LEC1_H[1:0] | | T_OFFSET_ [9:8] | 0x0000 | R/V |
| 0v01E1 | TC DATL U | [7:0] | | | | MESLOT_OFF | SEI_H[/:U] | Poroniad | | | 0x41DA | D // 4 |
| 0x01E1 | TS_PATH_H | [15:8] | | PRE_WIDT | | | | Reserved | | AFE_PATH _CFG_H[8] | UX41DA | R/W |
| | | [7:0] | | | | AFE_PATH_C | FG_H[/:0] | | | | | |

| Reg Name Name <th< th=""><th></th></th<> | |
|---|-------|
| Image: Second | RW |
| Op01E3 CATHODE H ITSB Reserved PRECON, H/D 0 VC2, PULSE, H/D 0 VC2, ATT, H/D 0 Op0000 0x01E4 AFE_TRIM_H ITSB Reserved (set to 0x7) AFE_TRIM_INT_H(1:0) VC1, ATT, H/D 0 VC1, SEL, H/D 0 VC1, SEL, H/D 0 VC1, ATT, H/D 0 | R/V |
| Note Proj VC2. SEL. P(1:0) VC1. PUISE_H100 VC1. TUISE_H100 VC1. TUISE_H100 VC1. PUISE_H VSEL. P(1:0) VSEL. PUISE_H VSEL. PUISE_H100 Occ20 0x01E5 LED_ POW12_H [15:8] LED_ DRIVESIDE2_ H TIA_GAIN_CH2_P(2:0) TIA_GAIN_CH2_P(2:0) TIA_GAIN_CH1_P(2:0) Occ300 Occ300 0x01E6 LED_ POW12_H [15:8] LED_ DRIVESIDE2_ H LED_CURRENT1_H(6:0) Occ300 Occ300 0x01E6 LED_ POW34_H [15:8] LED_ DRIVESIDE3_ H LED_CURRENT1_H(6:0) Occ300 0x01E7 COUNTS_H [15:8] LED_ DRIVESIDE3_ H LED_CURRENT4_H(7:0) Occ300 0x01E7 COUNTS_H [15:8] Reserved MOD_TYPE_H101 Reserved MIN_PERIOD_H17:0) Occ300 0x01E8 EED_PULSE_H [15:8] Reserved ID_VIPE_H17:0] Occ300 Occ300 0x01E4 IED_PULSE_H [15:8] Reserved ID_VIPE_H17:0] Occ300 Occ300 0x01E6 IED_PULSE_H [15:8] Reserved INTEC_FYEET_H17:0] Occ300< | |
| 0x01E4 AFE_TRIM_H 11581 Reserved (set to 0x7) AFE_TRIM_INT_H(1:0) VREF_RIM_OVER_F_RIM_OVERF_HIDO 0x3230 0x01E5 LED_ POW12_H 11581 LED_ DRVESTORE_ H LED_CURRENT2_H(6:0) TA_GAIN_CH2_HIDO 0x0000 0x01E6 LED_ POW12_H 11581 LED_ DRVESTORE_ H LED_CURRENT4_H(6:0) 0x0000 0x01E6 LED_ POW34_H 11581 LED_CURRENT4_H(6:0) 0x0000 0x01E6 LED_ POW34_H 11581 NUM_INT_H(7:0) 0x0000 0x01E7 COUNTS_H 11581 NUM_INT_H(7:0) 0x0000 0x01E7 COUNTS_H 11581 Reserved MOD_TYPE_H(1:0) Reserved 0x0010 0x01E8 PERIOD_H 11581 Reserved MOD_TYPE_H(1:0) Reserved MIN_PERIOD_H(7:0) 0x0010 0x01E8 INTEG_S 11581 SINCLE_ CH2_AMP_DISABLE_H(2:0) Reserved NML_AMP_DISABLE_H(2:0) 0x0000 0x01E8 INTEG_S 11581 SINCLE_ CH2_AMP_DISABLE_H(2:0) Reserved NML_AMP_DISABLE_H(2:0) 0x0000 <td>R/V</td> | R/V |
| PULSE, H VREF_PULSE_VAL_H(1x0) TLA_GAN_CPL_H(2x0) TLA_GAN_CPL_H(2x0) <thtla_gan_cpl_h(2x0)< th=""> TLA_GAN_CPL_H(2</thtla_gan_cpl_h(2x0)<> | |
| Image: constraint of the served TAL GAIN_CH2_H2.01 TAL GAIN_CH2_H2.01 TAL GAIN_CH1_H[2:0] Ox0000 0x0155 LED, POW12_H 15:8) DRIVESIDE2, H2.00 LED_CURRENT2_H[6:0] 0x0000 0x0166 LED, POW12_H 15:8) DRIVESIDE4, H LED_CURRENT4_H[6:0] 0x0000 0x0166 LED, POW34_H 15:8) Reserved LED_CURRENT3_H[6:0] 0x0000 0x0167 COUNTS_H 15:8] Reserved MIN_PERIO_H[7:0] 0x0000 0x0168 PERIOD_H 15:8] Reserved MOD_TYPE_H[1:0] MIN_PERIO_H[7:0] 0x0000 0x0169 LED_PULS_H It.38] Reserved MIN_PERIO_H[7:0] 0x0000 0x0169 LED_PULS_H It.38] Reserved INTEG, MIN_FERIO_H[7:0] 0x0000 0x0169 It.58] SINGLE CH2_AMP_DISABLE_H[2:0] MIN_PERIO_H[7:0] 0x0000 0x0169 It.58] SINGLE_H CH2_AMP_DISABLE_H[2:0] 0x0100 0x0110 0x0169 It.58] SINGLE_H CH2_AMP_DISABLE_H[2:0] 0x01410 | R/V |
| Ox01E5 ED_ POW12_H [15.8] LED_ H LED_CURRENT2_H(6:0) 0x0000 0x01E6 LED_ POW12_H [15.8] LED_ PRIVESIDE1_H LED_CURRENT1_H(6:0) 0x0000 0x01E6 LED_ POW34_H [15.8] LED_ PRIVESIDE3_H LED_CURRENT3_H(6:0) 0x0000 0x01E7 COUNTS_H [15.8] LED_ PRIVESIDE3_H 0x0101 0x0101 0x01E7 COUNTS_H [15.8] Reserved MUM_REFAT_H(7:0) 0x0000 0x01E8 PERIOD_H [15.8] Reserved MOD_TYFE_H(1:0) Reserved MIN_PERIOD_H(7:0) 0x0000 0x01E8 FERIOD_H [15.8] INEG_E INEG_E 0x0000 0x011 0x0000 0x011 0x0000 0x0118 INEG_E 0x0000 0x0101 0x0000 0x0000 0x0119 IDE_VILS_H 0x0000 0x0119 IDE_VILS_H 0x0000 0x0119 IDE_VILS_H 0x0000 0x0119 IDE_VILS_H 0x0000 0x0110 0x0110 0x0110 0x0140 0x0140 0x0140 0x0140 0x0140 <td></td> | |
| POW12_H ORWESIDE2_ IPOW12_H ORWESIDE2_ IPOW12_H IED_ IPOW12_H ORWESIDE2_ IPOW12_H IED_ IPOW12_H | R/\ |
| DRIVESDE1_ H DRIVESIDE1_ H LED_CURRENT4_H(6:0) 0x0000 0x01E6 LED_ (7:0) LED_ DRIVESIDE3_ H LED_CURRENT3_H(6:0) 0x0101 0x01E7 COUNT5_H [15:8] LED_ DRIVESIDE3_ H LED_CURRENT4_H(6:0) 0x0101 0x01E7 COUNT5_H [15:8] NUM_NT_H[7:0] Reserved MIN_PERIOD_H7:0] 0x0000 0x01E8 PERIO_H [15:8] Reserved MOD_TYPE_H1:0] Reserved MIN_PERIOD_H7:0] 0x0000 0x01E8 LED_PULS_H [15:8] Reserved LED_OFFSET_H7:0] 0x0210 0x01E8 ITEG_OS ITEG_N INTEG_H DSAUE 0x0003 0x01E8 INTEG_OFFSET_H7:0] ADC_COUNT_H1:NI Reserved INTEG_OFFSET_H1:0] 0x1410 0x01E8 INTEG_OS H I5:8] Reserved INTEG_OFFSET_H1:0] 0x0100 0x01E9 LED_DISABLE_H3:0] MOD_WIDTH_H7:0] MOD_DISABLE_H1:0] 0x0100 0x01E6 NDS_OFFSET_H1:0] MOD_DISABLE_H1:0] 0x0410 0x0100 0x01E16 ISSAB | n/ 1 |
| POW34_H ROW34_H Rescription R | |
| Image: Note: Section 2.1 (a) (b) (b) (b) (b) (b) (b) (b) (b) (c) (b) (b) (b) (b) (b) (b) (b) (b) (b) (b | R/V |
| Ox01E7 COUNTS_H [15.8] VILM_INT_H(7.0] Ox0101 0x01E8 PERIOD_H [15.8] Reserved MOD_TYPE_H[1:0] Reserved MIN_PERIOD_H(7.0) Ox0101 0x01E8 PERIOD_H [15.8] Reserved MOD_TYPE_H[1:0] Reserved MIN_PERIOD_H(7.0) Ox0101 0x01E4 [15.8] FRIOD_H [15.8] SINGLE_ LED_OPTSET_H(7.0) Ox0003 0x01E4 INTEG_S [15.8] SINGLE_ CL2_AMP_DISABLE_H[2:0] AFE_INT_C_ CH1_AMP_DISABLE_H[2:0] Ox0003 SETUP_H [15.8] Reserved INTEG_OFFSET_H[4:0] Ox0100 Ox1140 0x01E6 [NTEG_OFF_H [15.8] Reserved INTEG_OFFSET_H[4:0] Ox0100 0x01E0 PATTERN_H [15.8] Reserved CH1_ADC_ADJUST_H[13.8] Ox0100 0x01E1 [15.8] Reserved CH1_ADC_ADJUST_H[13.8] Ox0000 0x01E1 PATTERN_H [15.8] Reserved CH1_ADC_ADJUST_H[13.8] Ox0000 0x01E1 ADC_OFF1_H [15.8] | |
| VALUM_REPEAT_H[7:0] NUM_REPEAT_H[7:0] MIN_PERIOD_H M | DA |
| Ox01E8 PERIOD_H [15,8] Reserved MOD_TYPE_H[1:0] Reserved MIN_PERIOD_H[9:8] Ox0000 0x01E9 LED_PULSE_H [15,8] | R/V |
| Ox01E9 IED_PULSE, H [15:8] IED_UDTH_H[7:0] Ox0210 0x01EA INTEG_ SETUP_H [15:8] SINGLE_ INTEG_H CH2_AMP_DISABLE_H[2:0] BUF_H AFE_INT_C_ BUF_H CH1_AMP_DISABLE_H[2:0] BUF_H Ox0003 0x01EB INTEG_OS_H [15:8] Reserved INTEG_OFFSET_H[7:0] 0x110 0x01EB INTEG_OS_H [15:8] Reserved INTEG_OFFSET_H[7:0] 0x110 0x01EC MOD_ PULSE_H [15:8] Reserved INTEG_OFFSET_H[7:0] 0x0100 0x01EE MOD_ PULSE_H [15:8] LED_DISABLE_H[3:0] MOD_DISABLE_H[3:0] 0x0100 0x01EE MOD_ PULSE_H [15:8] Reserved CH1_ADC_ADJUST_H[7:0] 0x0000 0x01EF ADC_OFF1_H [15:8] Reserved CH2_ADC_ADJUST_H[13:8] 0x0000 0x01F0 DATA [7:0] SIGNAL_SHIFT_H[4:0] DARK_SIZE_H[2:0] 0x0000 0x01F2 DECIMATE_H [15:8] DARK_SHIFT_H[4:0] DARK_SIZE_H[2:0] 0x0000 0x01F3 DIGINT_LIT_H [15:8] DARK_SHIFT_H[4:0] | |
| Ox01E9 LED_PULSE_H [15:8] LED_WIDTH_H(7:0) Ox0210 Ox01E4 [NTEG_SETUP_H [15:8] SINGLE_INTEG_H CH2_AMP_DISABLE_H[2:0] AFE_INT_C_ BUF_H CH1_AMP_DISABLE_H[2:0] Ox0003 Ox01E0 INTEG_OS_H [15:8] SINGLE_INTEG_OS_H CH1_AMP_DISABLE_H[2:0] CH1_AMP_DISABLE_H[2:0] Ox0100 Ox01E0 INTEG_OS_H [15:8] Reserved INTEG_OFFSET_H[7:0] Ox0100 Ox01E0 MOD PULSE_H [15:8] Reserved INTEG_OFFSET_H[7:0] Ox0100 Ox01E0 PATERN_H [15:8] LED_DISABLE_H[3:0] MOD_DISABLE_H[3:0] Ox0000 Ox01E1 ADC_OFF1 H [15:8] LED_DISABLE_H[3:0] MOD_DISABLE_H[3:0] Ox0000 Ox01E1 ADC_OFF2 H [15:8] LED_DISABLE_H[3:0] MOD_OISABLE_H[3:0] Ox0000 Ox01E1 ADC_OFF2 H [15:8] CERO_ADJUST_H Ox0000 Ox0000 Ox01F2 DATA [15:8] CERO_ADJUST_H Ox0000 Ox0000 Ox0000 Ox0000 Ox0000 Ox0000 Ox00 | R/\ |
| INTEG_ SETUP_H [15:8] SINGLE_ INTEG_H CH2_AMP_DISABLE_H[2:0] AFE_INT_C_ AFE_INT_C_ INTEG_VIDT_H[4:0] CH1_AMP_DISABLE_H[2:0] Ox0033 0x01E4 SETUP_H [15:8] Reserved INTEG_OFFSET_H[7:0] 0x1410 0x01E6 INTEG_OFFSET_H[7:0] INTEG_OFFSET_H[7:0] 0x1410 0x1410 0x01E6 MOD_ PULSE_H [15:8] Reserved INTEG_OFFSET_H[7:0] 0x0100 0x01E6 MOD_ PULSE_H [15:8] LED_DISABLE_H[3:0] MOD_OFFSET_H[7:0] 0x0100 0x01E7 MOD_ PULSE_H [15:8] Reserved CH1_ADC_ADJUST_H[13:8] 0x0000 0x01E6 ADC_OFF1_H [15:8] Reserved CH1_ADC_ADJUST_H[13:8] 0x0000 0x01E7 ADC_OFF2_H [15:8] ZERO ADJUST_H Reserved CH2_ADC_ADJUST_H[13:8] 0x0000 0x01F0 DAT | 0.4 |
| Dx01EA INTEG_ SETUP_H [15:8] SINGLE_ INTEG_H CH2_AMP_DISABLE_H[2:0] AFE_INT_C_ BUF_H CH1_AMP_DISABLE_H[2:0] Ox0003 0x01E8 INTEG_OS_H [15:8] Reserved INTEG_FINE_OFFSET_H[4:0] 0x1010 0x01E7 MOD_ PULSE_H [15:8] Reserved INTEG_FINE_OFFSET_H[4:0] 0x1010 0x01E0 MOD_ PULSE_H [15:8] LED_DISABLE_H[3:0] MOD_DISABLE_H[3:0] 0x0000 0x01E0 PATTERN_H [15:8] LED_DISABLE_H[3:0] MOD_DISABLE_H[3:0] 0x0000 0x01E1 ADC_OFF1_H [15:8] Reserved CH1_ADC_ADJUST_H[13:8] 0x0000 0x01E7 ADC_OFF2_H [15:8] ZERO_ ADJUST_H Reserved CH2_ADC_ADJUST_H[13:8] 0x0000 0x01F2 DATA_ FORMAT_H [15:8] DARK_SHIFT_H[4:0] DARK_SIZE_H[2:0] 0x0000 0x01F3 DECIMATE_H [15:8] CH2_ADC_ADJUST_H[7:0] 0ARK_SIZE_H[2:0] 0x0000 0x01F4 DEGINT_LT_H [15:8] CH2_ADC_CFFSET_H[4:0] 0x0000 0x0000 0x01F4 D | R/\ |
| $ \begin{array}{ c c c c c c c c c c c c c c c c c c c$ | |
| DX01EB INTEG_05_H [15:8] Reserved INTEG_FINE_OFFSET_H[4:0] 0x1410 0x01EC MOD_ PULSE_H [7:0] | R/\ |
| $ 17:0] \\ 1$ | R/\ |
| MOD PULSE_H [15.8] MOD_WIDTH_H(7:0] 0x0100 0x01EC MOD_PULSE_H [7:0] MOD_OFFSET_H(7:0] 0x0100 0x01ED PATTERN_H [15.8] LED_DISABLE_H(3:0] MOD_DISABLE_H(3:0) 0x0000 0x01EE ADC_OFF1_H [15.8] Reserved CH1_ADC_ADJUST_H(7:0) 0x0000 0x01EF ADC_OFF1_H [15.8] Reserved CH2_ADC_ADJUST_H(7:0) 0x0000 0x01F0 ADTA [15.8] ZEROAJUST_H Reserved CH2_ADC_ADJUST_H(7:0) 0x0000 0x01F0 DATA [15.8] DARK_SHIFT_H(4:0) DARK_SIZE_H(2:0) 0x0000 0x01F1 ISISNAL_SHIFT_H(4:0) SIGNAL_SIZE_H(2:0) 0x0000 0x0000 0x01F2 DECIMATE_H [15.8] Reserved DECIMATE_FACTOR_H(3:0) 0x0000 0x01F3 DIGINT_LIT_H [15.8] Reserved DECIMATE_TYPE_H(3:0) 0x0206 0x01F4 DIGINT [15.8] RESErved DARK1_OFFSET_H(6:0) 0x7000 0x01F5 THRESH ISI | R/1 |
| $\begin{array}{ $ | R/V |
| $ \begin{array}{ c c c c c } \hline NOUCONTEL_INVALUENCE_NEEDED IS ABLE_H[3:0] & MOD_DIS ABLE_H[3:0] & 0x0000 \\ \hline \mbox{NOUCONTEL_INVALUENCEEDED IS ABLE_H[3:0] & INOU_ONTEL_INVALUENCEEDED IS ABLE_H[3:0] & 0x0000 \\ \hline \mbox{NOUCONTEL_INVALUENCEEDED IS INTEGAL[3:0] & REVERSE_INTEGAL[3:0] & 0x0000 \\ \hline \mbox{NOUCONTEL_INVALUENCEEDED IS INTEGAL[3:0] & CH1_ADC_ADJUST_H[13:8] & 0x0000 \\ \hline \mbox{NOUCONTEL_INVALUENCEEDED IS INTEGAL[3:0] & CH1_ADC_ADJUST_H[13:8] & 0x0000 \\ \hline \mbox{NOUCONTEL_INVALUENCEEDED IS INTEGAL[3:0] & CH1_ADC_ADJUST_H[13:8] & 0x0000 \\ \hline \mbox{NOUCONTEL_INVALUENCEEDED IS INTEGAL[3:0] & CH2_ADC_ADJUST_H[13:8] & 0x0000 \\ \hline \mbox{NOUCONTEL_INVALUENCEEDED IS INTEGAL[3:0] & CH2_ADC_ADJUST_H[13:8] & 0x0000 \\ \hline \mbox{NOUCONTEL_INVALUENCEEDED IS INTEGAL[3:0] & CH2_ADC_ADJUST_H[13:8] & 0x0000 \\ \hline \mbox{NOUCONTEL_INVALUENCEEDED IS INTEGAL[3:0] & DARK_SIZE_H[2:0] & 0x0000 \\ \hline \mbox{NOUTF2 & CH2_ADC_ADJUST_H & [15:8] & Reserved & DECIMATE_FACTOR_H[6:4] & 0x0000 \\ \hline \mbox{NOUTF3 & DIGINT_LIT_H & [15:8] & Reserved & DARK_SIZE_H[2:0] & 0x026 & OFFSET_H[6:0] \\ \hline \mbox{NOUTF4 & DIGINT_ & [15:8] & Reserved & DARK2_OFFSET_H[6:0] & 0x2306 \\ \hline \mbox{NOUTF4 & DIGINT_ & [15:8] & Reserved & DARK2_OFFSET_H[6:0] & 0x0200 \\ \hline \mbox{NOUTF5 & THRESH1_ & THRESH1_ & THRESH1_TYPE_H[1:0] & THRESH0_TYPE_H[1:0] \\ \hline \mbox{NOUTF6 & THRESH0_ & [15:8] & Reserved & THRESH0_NIFT_H[4:0] & 0x0000 \\ \hline \mbox{NOUTF6 & THRESH0_ & [15:8] & Reserved & THRESH1_SHIFT_H[4:0] & 0x0000 \\ \hline \mbox{NOUTF6 & THRESH0_ & [15:8] & Reserved & THRESH1_SHIFT_H[4:0] & 0x0000 \\ \hline \mbox{NOUTF6 & THRESH0_H & [15:8] & Reserved & THRESH1_SHIFT_H[4:0] & 0x0000 \\ \hline \mbox{NOUTF6 & THRESH0_ & [15:8] & Reserved & THRESH1_SHIFT_H[4:0] & 0x0000 \\ \hline \mbox{NOUTF6 & THRESH0_H & [15:8] & Reserved & THRESH1_SHIFT_H[4:0] & 0x0000 \\ \hline \mbox{NOUTF6 & THRESH0_H & [15:8] & Reserved & THRESH1_SHIFT_H[4:0] & 0x0000 \\ \hline \mbox{NOUTF6 & THRESH0_H & [15:8] & Reserved & THRESH1_SHIFT_H[4:0] & 0x0000 \\ \hline \mbox{NOUTF6 & THRESH0_H & [15:8] & Reserved & CH2_EN_I & SAMPLE_TYPE_I[1:0] & [NPVT_R_SELECT_I[1:0] $ | R/ 1 |
| $ \begin{array}{ c c c c } \hline \begin{tabular}{ c c c } \hline \begin{tabular}{ c c c c } \hline \begin{tabular}{ c c c c c } \hline \begin{tabular}{ c c c c c } \hline \hline \begin{tabular}{ c c c c c } \hline \hline \begin{tabular}{ c c c c c } \hline \hline \begin{tabular}{ c c c c c } \hline \hline \begin{tabular}{ c c c c c } \hline \hline \begin{tabular}{ c c c c c c } \hline \hline \begin{tabular}{ c c c c c c c } \hline \hline \begin{tabular}{ c c c c c c c } \hline \hline \begin{tabular}{ c c c c c c c } \hline \hline \begin{tabular}{ c c c c c c c } \hline \hline \begin{tabular}{ c c c c c c c } \hline \hline \begin{tabular}{ c c c c c c c c c c c c c c c c c c c$ | R/\ |
| ADC_OFF1_H [15:8] Reserved CH1_ADC_ADJUST_H[13:8] Ox0000 0x01EF ADC_OFF2_H [15:8] ZERO_ADJUST_H Reserved CH2_ADC_ADJUST_H[7:0] Ox0000 0x01EF ADC_OFF2_H [15:8] ZERO_ADJUST_H Reserved CH2_ADC_ADJUST_H[7:0] Ox0000 0x01F0 DATA_FORMAT_H [7:0] CH2_ADC_ADJUST_H[7:0] DARK_SIZE_H[2:0] 0x0000 0x01F2 DECIMATE_H [15:8] DARK_SHIFT_H[4:0] SIGNAL_SIZE_H[2:0] 0x0000 0x01F3 DIGINT_LIT_H [15:8] DAECIMATE_FACTOR_H[3:0] DECIMATE_TATOR_H[6:4] 0x0026 0x01F4 DIGINT_LIT_H [15:8] Reserved DECIMATE_TH[6:0] 0x026 0x01F4 DIGINT_CUT_H [15:8] DARK2_OFFSET_H[7:0] 0x2306 0x2306 0x01F4 DIGINT_CFG_H [15:8] THRESH1_ THRESH1_TYPE_H[1:0] THRESH0_ TYPE_H[1:0] 0x2306 0x01F5 THRESH_CFG_H [15:8] Reserved THRESH0_SHIFT_H[4:0] 0x0000 0x01F6 THRESH0_H [15:8] Reserved | 1. |
| $ 17:0] = CH1_ADC_ADJUST_H[7:0] = CH1_ADC_ADJUST_H[7:0] = CH1_ADC_ADJUST_H[7:0] = CH2_ADC_ADJUST_H[13:8] = CH2_ADC_ADJUST_H[13:8] = CH2_ADC_ADJUST_H[13:8] = CH2_ADC_ADJUST_H[13:8] = CH2_ADC_ADJUST_H[13:8] = CH2_ADC_ADJUST_H[13:8] = CH2_ADC_ADJUST_H[7:0] = CH2_ADC_ADC$ | R/\ |
| $ \begin{array}{ c c c c c c c c c c } \hline ADC_OFF2_H & \begin{tabular}{ c c c c c c c c c c c c c c c c c c c$ | 11/1 |
| $ \begin{array}{ c c c c c } \hline \begin{tabular}{ c c c } \hline \begin{tabular}{ c c c c c } \hline \begin{tabular}{ c c c c } \hline \begin{tabular}{ c c c c c c } \hline \begin{tabular}{ c c c c c c c } \hline \begin{tabular}{ c c c c c c c c c c c c c c c c c c c$ | R/\ |
| $ \begin{array}{c c c c c c c c c c c c c c c c c c c $ | |
| $ \begin{array}{ c c c c c c } \hline FORMAT_H & \hline [7:0] & SIGNAL_SHIFT_H[4:0] & SIGNAL_SIZE_H[2:0] \\ \hline Ox01F2 & DECIMATE_H & \underbrace{15:8} & Reserved & DECIMATE_FACTOR_H[3:0] & DECIMATE_TYPE_H[3:0] \\ \hline Ox000 & DECIMATE_TYPE_H[3:0] & DECIMATE_TYPE_H[3:0] \\ \hline Ox001F3 & DIGINT_LIT_H & \underbrace{15:8} & & & & & & & & & & & & & & & \\ \hline C7:0 & DARK2_ & CFSET_H[7:0] & & & & & & & & & & & & \\ \hline Or & DARK2_ & & & & & & & & & & & \\ \hline Or & DARK2_ & & & & & & & & & & & \\ \hline Or & DARK2_ & & & & & & & & & & \\ \hline Or & DARK2_ & & & & & & & & & \\ \hline Or & DARK2_ & & & & & & & & & \\ \hline Or & DARK2_ & & & & & & & & & \\ \hline OFFSET_H[0] & & & & & & & & & & & \\ \hline Ox001F3 & THRESH_ & & & & & & & & & & \\ \hline THRESH_ & & & & & & & & & & \\ \hline CFG_H & & & & & & & & & & & & \\ \hline CFG_H & & & & & & & & & & \\ \hline CFG_H & & & & & & & & & & & \\ \hline CFG_H & & & & & & & & & & & \\ \hline THRESH0_H & & & & & & & & & & \\ \hline THRESH0_H & & & & & & & & & & \\ \hline THRESH0_H & & & & & & & & & \\ \hline THRESH0_H & & & & & & & & & \\ \hline THRESH0_H & & & & & & & & & \\ \hline THRESH0_H & & & & & & & & & \\ \hline THRESH0_H & & & & & & & & & \\ \hline THRESH0_H & & & & & & & & & & \\ \hline THRESH0_H & & & & & & & & & \\ \hline THRESH1_H & & & & & & & & & & \\ \hline THRESH1_H & & & & & & & & & \\ \hline THRESH1_H & & & & & & & & & \\ \hline THRESH1_H & & & & & & & & & & \\ \hline THRESH0_H & & & & & & & & & & \\ \hline THRESH1_H & & & & & & & & & \\ \hline THRESH1_H & & & & & & & & & & \\ \hline THRESH1_H & & & & & & & & & & & \\ \hline THRESH1_H & & & & & & & & & & \\ \hline TO:0 & & & & & & & & & & & & & \\ \hline Ox0000 & & & & & & & & & & & \\ \hline Ox0000 & & & & & & & & & & & \\ \hline Ox0000 & & & & & & & & & & & \\ \hline Ox0000 & & & & & & & & & & & & & \\ \hline Ox0000 & & & & & & & & & & & & & \\ \hline Ox0200 & TS_CTR_I & & & & & & & & & & & & & & & & & & \\ \hline Ox0000 & & & & & & & & & & & & & & & & & $ | R/\ |
| Ox01F2 DECIMATE_H [15:8] Reserved DECIMATE_FACTOR_H[6:4] Ox0000 0x01F3 DIGINT_LIT_H [15:8] DECIMATE_FACTOR_H[3:0] DECIMATE_FACTOR_H[6:4] 0x0000 0x01F3 DIGINT_LIT_H [15:8] Reserved LIT_OFFSET_H[3:0] DECIMATE_FACTOR_H[6:4] 0x0000 0x01F4 DIGINT_LIT_H [15:8] Itsis Reserved LIT_OFFSET_H[3:0] 0x0026 0x01F4 DIGINT_DARK_H [15:8] Itsis DARK2_OFFSET_H[7:0] 0x2306 0x01F5 THRESH_CFG_H [15:8] OARK2_OFFSET_H[0] DARK1_OFFSET_H[6:0] 0x2306 0x01F5 THRESH_CFG_H [15:8] OARK2_OFFSET_H[0] DARK1_OFFSET_H[6:0] 0x0000 0x01F5 THRESH_CFG_H [15:8] Reserved THRESH0_DARL_OFFSET_H[6:0] 0x0000 0x01F6 THRESH0_H [15:8] Reserved THRESH0_SHIFT_H[4:0] 0x0000 0x01F7 THRESH0_H [15:8] Reserved THRESH0_SHIFT_H[4:0] 0x0000 0x01F7 THRESH1_H [15:8] Reserved <td>R/ 1</td> | R/ 1 |
| Image: Second | R/\ |
| $ \begin{array}{ c c c c c c c c c c c c c c c c c c c$ | n/ 1 |
| $ \begin{array}{ c c c c c c c } \hline \begin{tabular}{ c c c c c c } \hline \end{tabular} \\ \hline tabu$ | R/\ |
| $ \begin{array}{c c c c c c c c c } \hline 0x01F4 & DIGINT_{DARK_H} & \hline [15:8] & & & & & & & & & & & & & & & & & & &$ | n/ I |
| $ \begin{array}{ c c c c c c } \hline PARK-H & \hline [7:0] & DARK2_{OFFSET_H[0]} & \hline DARK1_OFFSET_H[6:0] & \hline DARK1_OFFSET_$ | |
| $ \begin{array}{ c c c c c } \hline \begin{tabular}{ c c c c } \hline \begin{tabular}{ c c c c } \hline \begin{tabular}{ c c c c c c } \hline \begin{tabular}{ c c c c c c c } \hline \begin{tabular}{ c c c c c c c } \hline \begin{tabular}{ c c c c c c c } \hline \begin{tabular}{ c c c c c c c c } \hline \begin{tabular}{ c c c c c c c c c c } \hline \begin{tabular}{ c c c c c c c c c c c c c c c c c c c$ | R/\ |
| $ \begin{array}{ c c c c c c c c c c c c c c c c c c c$ | |
| Image: Marging and | R/\ |
| Ox01F6 THRESH0_H [15:8] Reserved THRESH0_VALUE_H[7:0] Ox0000 0x01F7 THRESH1_H [15:8] Reserved THRESH0_VALUE_H[7:0] 0x0000 0x01F7 THRESH1_H [15:8] Reserved THRESH1_SHIFT_H[4:0] 0x0000 0x0200 TS_CTRL_I [15:8] Reserved CH2_EN_I SAMPLE_TYPE_I[1:0] INPUT_R_SELECT_I[1:0] TIMESLOT_ 0x0000 | |
| Image: | R/V |
| Ox01F7 THRESH1_H [15:8] Reserved THRESH1_SHIFT_H[4:0] Ox0000 [7:0] THRESH1_VALUE_H[7:0] THRESH1_SHIFT_H[4:0] Ox0000 0x0200 TS_CTRL_I [15:8] Reserved CH2_EN_I SAMPLE_TYPE_I[1:0] INPUT_R_SELECT_I[1:0] TIMESLOT_ 0x0000 | 1.1.1 |
| Image: Triple of the second | R/V |
| 0x0200 TS_CTRL_I [15:8] Reserved CH2_EN_I SAMPLE_TYPE_I[1:0] INPUT_R_SELECT_I[1:0] TIMESLOT_ 0x0000 | ri/ 1 |
| | R/\ |
| [7:0] TIMESLOT_OFFSET_I[7:0] | |

| _ | | | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 | | |
|------------------|-----------------|-----------------|-----------------------|-----------------|------------|----------------|--------------------|-------------------|------------|-------------------------|------------------|-------|
| Reg | Name | Bits | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Reset | RW |
| 0x0201 | TS_PATH_I | [15:8] | | PRE_WID | DTH_I[3:0] | | | Reserved | | AFE_PATH _CFG_I[8] | 0x41DA | R/W |
| | | [7:0] | | | | AFE_PATH_ | CFG_I[7:0] | | | | | |
| 0x0202 | INPUTS_I | [15:8] | | INP78 | | | | INP56 | | | 0x0000 | R/W |
| | | [7:0] | | INP34 | | | | INP12 | | | | |
| 0x0203 | CATHODE_I | [15:8] | Reserved | | PRECON_I[2 | - | _ | LSE_I[1:0] | _ | ALT_I[1:0] | 0x0000 | R/W |
| | | [7:0] | | EL_I[1:0] | | PULSE_I[1:0] | = | LT_I[1:0] | _ | SEL_I[1:0] | | |
| 0x0204 | AFE_TRIM_I | [15:8] | Res | erved (set to (|)x7) | AFE_TRI | M_INT_I[1:0] | VREF_ | | TRIM_ | 0xE3C0 | R/W |
| | | [7:0] | | SE VAL I[1:0] | - | ria gain ch2 | 1[2:0] | PULSE_I | GAIN_CH1 | EF_I[1:0] | - | |
| 0x0205 | LED_ | [15:8] | LED | SE_VAL_I[1:0] | | | CURRENT2 I | - | _GAIN_CHI | I_I[2:0] | 0x0000 | R/W |
| 0x0203 | POW12_I | [13.0] | DRIVESIDE2_ | | | | | 0.0] | | | 0x0000 | n/ vi |
| | | [7:0] | LED_ DRIVESIDE1 | | | LED_ | CURRENT1_I | 6:0] | | | | |
| | | | 1 | | | | | | | | | |
| 0x0206 | LED_ | [15:8] | LED_ | | | LED_ | CURRENT4_I | 6:0] | | | 0x0000 | R/V |
| | POW34_I | | DRIVESIDE4_ | | | | | | | | | |
| | | [7:0] | LED_ | | | | CURRENT3_I | 6.01 | | | | |
| | | [7:0] | DRIVESIDE3 | | | LED_ | | 0:0] | | | | |
| | | | I | | | | | | | | | |
| 0x0207 | COUNTS_I | [15:8] | | | | NUM_IN | T_I[7:0] | | | | 0x0101 | R/V |
| | | [7:0] | | | | NUM_REPE | AT_I[7:0] | | | | | |
| 0x0208 | PERIOD_I | [15:8] | Res | erved | MOD | _TYPE_I[1:0] | Res | erved | MIN_PE | RIOD_I[9:8] | 0x0000 | R/V |
| | | [7:0] | | | | MIN_PERIC | DD_I[7:0] | | | | | |
| 0x0209 | LED_PULSE_I | [15:8] | | | | LED_WIDT | [H_I[7:0] | | | | | R/V |
| | | [7:0] | | | | LED_OFFS | ET_I[7:0] | | | | | |
| 0x020A | INTEG_ | [15:8] | SINGLE_ | CH2_ | AMP_DISAB | LE_I[2:0] | AFE_INT_ | CH1_A | MP_DISAE | 3LE_I[2:0] | 0x0003 | R/V |
| | SETUP_I | | INTEG_I | | 1 | | C_BUF_I | | | | - | |
| | | [7:0] | ADC_CO | UNT_I[1:0] | Reserved | | | G_WIDTH_I | | | | |
| 0x020B | INTEG_OS_I | [15:8] | | Reserved | | | | FINE_OFFSET | _[[4:0] | | 0x1410 | R/V |
| 00200 | 1400 | [7:0] | | | | INTEG_OFF | | | | | 0.0100 | DA |
| 0x020C | MOD_ PULSE_I | [15:8] | | | | MOD_WID | | | | | 0x0100 | R/V |
| 0x020D | PATTERN I | [7:0] [15:8] | | LED_DISA | | MOD_OFFS | DET_I[7:0] | MOD DISA | | | 0x0000 | R/V |
| 00200 | FATTERIN_I | [7:0] | | SUBTRA | | | | REVERSE_IN | = | 1 | 00000 | n/ v |
| 0x020E | ADC_OFF1_I | [15:8] | Pos | erved | | | CH1_ADC_AD | | | | 0x0000 | R/V |
| UXUZUL | | [7:0] | nes | eiveu | | CH1_ADC_AD | | 0001_1[10.0] | | | 0,0000 | 10/ 0 |
| 0x020F | ADC_OFF2_I | [15:8] | ZERO_ | Reserved | | CITI_ADC_AL | CH2_ADC_A | | | | 0x0000 | R/V |
| 57.02.01 | | [13.0] | ADJUST_I | neserveu | | | | | | | 570000 | 1.7 V |
| | | [7:0] | | | L | CH2_ADC_AD | DJUST_I[7:0] | | | | 1 | |
| 0x0210 | DATA_ | [15:8] | | DA | ARK_SHIFT_ | I[4:0] | | D | ARK_SIZE_ | I[2:0] | 0x0003 | R/V |
| | FORMAT_I | [7:0] | | SIG | NAL_SHIFT | _I[4:0] | | SIG | NAL_SIZE | _I[2:0] | 1 | |
| 0x0212 | DECIMATE_I | [15:8] | | | Reserved | | | DECIM | ATE_FACT | OR_I[6:4] | 0x0000 | R/V |
| | | [7:0] | | DECIMATE_F | ACTOR_I[3: | 0] | | DECIMATE_ | TYPE_I[3:0 |] | | |
| 0x0213 | DIGINT_LIT_I | [15:8] | | | | Reserved | | | | LIT_ OFFSET_ I[8] | 0x0026 | R/V |
| | | [7:0] | | | | LIT_OFFSI | ET I[7:0] | | | 1.01 | - | |
| 0x0214 | DIGINT_ | [15:8] | | | | DARK2 OFF | | | | | 0x2306 | R/V |
| | DARK_I | [7:0] | DARK2_ OFFSET_I[0] | | | _ | K1_OFFSET_I | 6:0] | | | | |
| | THRESH_ | [15:8] | | | | Reser | ved | | | | 0x0000 | R/V |
| 0x0215 | CFG_I | [7:0] | THRESH1_ | THRESH1_ | THRESH | I1_TYPE_I[1:0] | THRESH0_ CHAN_I | THRESH0_ DIR_I | THRESHO | D_TYPE_I[1:0] | | |
| 0x0215 | c. c | | CHAN_I | DIR_I | | | | | | | | - |
| 0x0215 0x0216 | THRESHO_I | [15:8] | CHAN_I | Reserved | | | _ | SH0_SHIFT_I | [4:0] | | 0x0000 | R/W |
| | | [15:8] [7:0] | | _ | | THRESH0_VA | THRE | SH0_SHIFT_I | [4:0] | | 0x0000 | R/V |
| | | | | _ | | THRESH0_VA | THRE | SH0_SHIFT_I | | | 0x0000 0x0000 | R/V |

| _ | | | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 | | |
|---------|-------------------|-----------------|--------------------------|----------------------------------|---|--------------------|----------------------------|-------------------|------------|-----------------------|--------|-----|
| Reg | Name | Bits | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Reset | RW |
| 0x0220 | TS_CTRL_J | [15:8] | Reserved | CH2_EN_J | SAMPLE | _TYPE_J[1:0] | INPUT_R_SE | ELECT_J[1:0] | | ESLOT_ ET_J[9:8] | 0x0000 | R/W |
| | | [7:0] | | | 1 | IMESLOT_OF | FSET_J[7:0] | | | | | |
| 0x0221 | TS_PATH_J | [15:8] | | PRE_WID | TH_J[3:0] | | | Reserved | | AFE_PATH _CFG_J[8] | 0x41DA | R/W |
| | | [7:0] | | | | AFE_PATH_C | FG_J[7:0] | | | | | |
| 0x0222 | INPUTS_J | [15:8] | | INP78 | _J[3:0] | | | INP56_ | _J[3:0] | | 0x0000 | R/V |
| | | [7:0] | | INP34 | _J[3:0] | | | INP12_ | _J[3:0] | | | |
| 0x0223 | CATHODE_J | [15:8] | Reserved | | PRECON_J[2: | 0] | VC2_PUL | .SE_J[1:0] | VC2_/ | ALT_J[1:0] | 0x0000 | R/V |
| | | [7:0] | VC2_S | EL_J[1:0] | VC1_PL | JLSE_J[1:0] | VC1_AL | T_J[1:0] | VC1_9 | SEL_J[1:0] | | |
| 0x0224 | AFE_TRIM_J | [15:8] | Res | served (set to 0 |)x7) | AFE_TRIM | 1_INT_J[1:0] | VREF_ PULSE_J | | _TRIM_ F_J[1:0] | 0xE3C0 | R/V |
| | | [7:0] | VREF_PULS | SE_VAL_J[1:0] | TL | A_GAIN_CH2_ | _J[2:0] | TIA_ | GAIN_CH1 | _J[2:0] | | |
| 0x0225 | LED_ POW12_J | [15:8] | LED_ DRIVESIDE2_ J | - | | LED_C | CURRENT2_J[6 | :0] | | | 0x0000 | R/V |
| | | [7:0] | LED_ DRIVESIDE1_ J | - | | LED_C | CURRENT1_J[6 | :0] | | | | |
| 0x0226 | LED_POW34_ J | [15:8] | LED_ DRIVESIDE4_ J | - | | LED_C | CURRENT4_J[6 | :0] | | | 0x0000 | R/V |
| | | [7:0] | LED_ DRIVESIDE3_ J | | | LED_C | CURRENT3_J[6 | :0] | | | | |
| 0x0227 | COUNTS_J | [15:8] | | | NUM_INT_J[7:0] | | | | | | | R/V |
| | | [7:0] | | | NUM_REPEAT_J[7:0] | | | | | | | |
| 0x0228 | PERIOD_J | [15:8] [7:0] | Res | served | ved MOD_TYPE_J[1:0] Reserved MIN_PERIOD_J[9:8] 0 MIN_PERIOD_J[7:0] | | | | | | 0x0000 | R/V |
| 0x0229 | LED_PULSE_J | | | | | | | | | 0x0210 | R/V | |
| | | [7:0] | | | | LED_OFFSE | T_J[7:0] | | | | | |
| 0x022A | INTEG_ SETUP_J | [15:8] | SINGLE_ INTEG_J | CH2_/ | AMP_DISABL | E_J[2:0] | AFE_INT_ C_BUF_J | CH1_A | MP_DISAB | LE_J[2:0] | 0x0003 | R/V |
| | | [7:0] | ADC_CC | OUNT_J[1:0] | Reserved | | INTEG | G_WIDTH_J[4 | 4:0] | | | |
| 0x022B | INTEG_OS_J | [15:8] | | Reserved | | | | INE_OFFSET | _J[4:0] | | 0x1410 | R/V |
| | | [7:0] | | | | INTEG_OFFS | | | | | | |
| 0x022C | MOD_ | [15:8] | | | | MOD_WIDT | | | | | 0x0100 | R/\ |
| | PULSE_J | [7:0] | | | | MOD_OFFS | ET_J[7:0] | | | | | _ |
| 0x022D | PATTERN_J | [15:8] | | LED_DISA | | | | MOD_DISA | | | 0x0000 | R/\ |
| 0 0005 | 406.0554.4 | [7:0] | | | CT_J[3:0] | | | REVERSE_IN | | | 0.0000 | |
| 0x022E | ADC_OFF1_J | [15:8] | Res | served | | | CH1_ADC_AD | 1021_1[13:8] | | | 0x0000 | R/V |
| 0x022F | ADC_OFF2_J | [7:0] [15:8] | ZERO_ ADJUST_J | Reserved | | CH1_ADC_AD. | CH2_ADC_AD | JUST_J[13:8] | | | 0x0000 | R/V |
| | | [7:0] | L_1C0C31_1 | | (| H2_ADC_AD. | JUST I[7·0] | | | | - | |
| 0x0230 | DATA_ | [15:8] | | ٦A | RK_SHIFT_J | | | D4 | ARK_SIZE_J | [2:0] | 0x0003 | R/V |
| 0//0200 | FORMAT_J | [7:0] | | | NAL_SHIFT_J | - | | | NAL_SIZE_ | | 0.0000 | |
| 0x0232 | DECIMATE_J | [15:8] [7:0] | | DECIMATE_F | Reserved | | | | ATE_FACT | OR_J[6:4] | 0x0000 | R/V |
| 0x0233 | DIGINT_LIT_J | [15:8] | | | | Reserved | | | | LIT_ | 0x0026 | R/V |
| 0.0255 | | | | Reserved LII_ OFFSET_ J[8] | | | | | 0,0020 | | | |
| | | [7:0] | | | | LIT_OFFSE | | | | | | - |
| 0x0234 | DIGINT_ DARK_J | [15:8] [7:0] | DARK2_ OFFSET_J[0] | | | DARK2_OFFS DARK | SET_J[8:1] 1_OFFSET_J[6 | :0] | | | 0x2306 | R/V |
| 0x0235 | THRESH_ | [15:8] | 0021_0[0] | | | Reserv | ved | | | | 0x0000 | R/V |
| | CFG_J | [7:0] | THRESH1_ CHAN_J | THRESH1_ DIR_J | THRESH1 | _TYPE_J[1:0] | THRESHO_ CHAN_J | THRESH0_ DIR_J | THRESHO | _TYPE_J[1:0] | | |

| | | | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 | 4 | |
|----------|-------------------|-----------------|--------------------|------------------------|-------------|-------------|--------------|---------------------------|------------|--------------------|--------|--------|
| Reg | Name | Bits | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Reset | RW |
| 0x0236 | THRESH0_J | [15:8] | | Reserved | | | | H0_SHIFT_J | 4:0] | | 0x0000 | R/W |
| 0.0227 | | [7:0] | | December | | THRESH0_VA | | | 4.01 | | 0.0000 | DAM |
| 0x0237 | THRESH1_J | [15:8] [7:0] | | Reserved | | THRESH1 VA | | H1_SHIFT_J | 4:0] | | 0x0000 | R/W |
| 0x0240 | TS_CTRL_K | [7:0] | Reserved | CH2_EN_K | | TYPE_K[1:0] | INPUT_R_SE | | TIM | ESLOT_ | 0x0000 | R/W |
| 070240 | IS_CINL_K | [13.0] | neserveu | CHZ_LN_K | SAMIFLL_ | | | | | ET_K[9:8] | 0,0000 | 11/ 11 |
| | | [7:0] | | | Т | IMESLOT_OF | SET_K[7:0] | | | | | |
| 0x0241 | TS_PATH_K | [15:8] | | PRE_WIDT | H_K[3:0] | | | Reserved | | AFE_PATH | 0x41DA | R/W |
| | | | | | | | | | | _CFG_K[8] | _ | |
| | | [7:0] | | | | AFE_PATH_C | FG_K[7:0] | | | | | |
| 0x0242 | INPUTS_K | [15:8] | | INP78_ | | | | INP56_ | | | 0x0000 | R/W |
| 0.0040 | CATHODE K | [7:0] | | INP34_ | | 01 | | INP12_ | | | 0.0000 | 0.04 |
| 0x0243 | CATHODE_K | [15:8] | Reserved | | RECON_K[2: | | VC2_PUL | | | ALT_K[1:0] | 0x0000 | R/W |
| 0.0244 | | [7:0] | | EL_K[1:0] | | LSE_K[1:0] | VC1_AL | | _ | SEL_K[1:0] | 0 | D/M |
| 0x0244 | AFE_TRIM_K | [15:8] | Res | erved (set to 0) | K7) | AFE_TRIM | _INT_K[1:0] | VREF_ PULSE_K | | _TRIM_ F_K[1:0] | 0xE3C0 | R/W |
| | | [7:0] | VREF PULS | E VAL K[1:0] | TIA | GAIN_CH2 | K[2:0] | | GAIN_CH1 | | - | |
| 0x0245 | LED_ | [15:8] | LED | | | | URRENT2 KI | | e | (2.0) | 0x0000 | R/W |
| | POW12_K | | DRIVESIDE2_ | | | _ | | | | | | |
| | | | К | | | | | | | | | |
| | | [7:0] | LED_ DRIVESIDE1 | | | LED_C | CURRENT1_K[6 | 5:0] | | | | |
| | | | K | | | | | | | | | |
| 0x0246 | LED_ | [15:8] | LED_ | | | LED_C | URRENT4_K[6 | 5:0] | | | 0x0000 | R/W |
| | POW34_K | | DRIVESIDE4_ | | | - | | - | | | | |
| | | | К | | | | | | | | _ | |
| | | [7:0] | LED_ DRIVESIDE3 | | | LED_C | CURRENT3_K[6 | 5:0] | | | | |
| | | | K | | | | | | | | | |
| 0x0247 | COUNTS K | [15:8] | | | | NUM_INT | K[7:0] | | | | 0x0101 | R/W |
| | _ | [7:0] | | | | NUM_REPEA | | | | | | |
| 0x0248 | PERIOD_K | [15:8] | Res | erved | MOD_T | YPE_K[1:0] | Rese | rved | MIN_PE | RIOD_K[9:8] | 0x0000 | R/W |
| | | [7:0] | | | | MIN_PERIO | D_K[7:0] | | | | | |
| 0x0249 | | [15:8] | | | | LED_WIDTH | l_K[7:0] | | | | 0x0210 | R/W |
| | к | [7:0] | | 1 | | LED_OFFSE | | | | | | |
| 0x024A | INTEG_ | [15:8] | SINGLE_ | CH2_A | MP_DISABLE | _K[2:0] | AFE_INT_C_ | CH1_AI | MP_DISAB | LE_K[2:0] | 0x0003 | R/W |
| | SETUP_K | [7.0] | INTEG_K | | Reserved | | BUF_K | | 1.01 | | _ | |
| 0x024B | INTEG OS K | [7:0] [15:8] | ADC_CO | UNT_K[1:0] Reserved | Reserved | | | 5_WIDTH_K[4 INE_OFFSET | - | | 0x1410 | R/W |
| 070240 | | [7:0] | | neserveu | | INTEG_OFFS | | | [N[4.0] | | 0,1410 | 11/ 11 |
| 0x024C | MOD_ | [15:8] | | | | MOD_WIDT | | | | | 0x0100 | R/W |
| 57.02 TC | PULSE_K | [7:0] | | | | MOD_OFFSE | | | | | 0.0100 | |
| 0x024D | PATTERN_K | [15:8] | | LED_DISAB | LE K[3:0] | | | MOD_DISA | 3LE K[3:0] | | 0x0000 | R/W |
| | | [7:0] | | SUBTRAC | | | | REVERSE IN | | | | |
| 0x024E | ADC_OFF1_K | [15:8] | Res | erved | | (| | JUST_K[13:8] | | | 0x0000 | R/W |
| | | [7:0] | | | C | H1_ADC_AD. | UST_K[7:0] | | | | - | |
| 0x024F | ADC_OFF2_K | [15:8] | ZERO_ | Reserved | | (| H2_ADC_AD. | JUST_K[13:8] | | | 0x0000 | R/W |
| | | | ADJUST_K | | | | | | | | _ | |
| | | [7:0] | | | | H2_ADC_AD. | UST_K[7:0] | | | | | |
| 0x0250 | DATA_ FORMAT_K | [15:8] | | | RK_SHIFT_K[| - | | | RK_SIZE_K | | 0x0003 | R/W |
| | - | [7:0] | | SIGN | IAL_SHIFT_K | [4:0] | | | AL_SIZE | | | |
| 0x0252 | DECIMATE_K | [15:8] | | | Reserved | | | 1 | TE_FACT | | 0x0000 | R/W |
| 0.0252 | | [7:0] | | DECIMATE_FA | CTOR_K[3:0] | | | DECIMATE_T | YPE_K[3:0 | - | 0.0000 | D // A |
| 0x0253 | DIGINT_LIT_K | [12:8] | | | | Reserved | | | | LIT_ OFFSET_ | 0x0026 | R/W |
| | | | | | | | | | | K[8] | | |
| | | [7:0] | | | | LIT_OFFSE | [_K[7:0] | | | | 1 | |
| 0x0254 | DIGINT_ | [15:8] | | | | DARK2_OFFS | | | | | 0x2306 | R/W |
| | DARK_K | [7:0] | DARK2 | | | | 1_OFFSET_K[6 | 5:0] | | | 1 | |
| | Brand_re | [, .0] | | | | | | | | | | |

| Reg | Name | Bits | Bit 15 Bit 7 | Bit 14 Bit 6 | Bit 13 Bit 5 | Bit 12 Bit 4 | Bit 11 Bit 3 | Bit 10 Bit 2 | Bit 9 Bit 1 | Bit 8 Bit 0 | Reset | RW |
|--------|-------------------|------------------------------------|--------------------------|-------------------|-------------------------|---------------------|---------------------|-------------------|----------------|-----------------------|--------|------------|
| 0x0255 | THRESH | [15:8] | | | | Reserv | ed | | | | 0x0000 | R/W |
| | CFG_K | [7:0] | THRESH1_ CHAN_K | THRESH1_ DIR_K | THRESH1 | _TYPE_K[1:0] | THRESH0_ CHAN_K | THRESH0_ DIR_K | | SH0_TYPE_ K[1:0] | | |
| 0x0256 | THRESH0_K | [15:8] [7:0] | | Reserved | | THRESH0_VAL | | SH0_SHIFT_K | [4:0] | | 0x0000 | R/W |
| 0x0257 | THRESH1_K | [15:8] | | Reserved | | | THRE | SH1_SHIFT_K | [4:0] | | 0x0000 | R/W |
| | | [7:0] | | | | THRESH1_VAL | _UE_K[7:0] | | | | | |
| 0x0260 | TS_CTRL_L | [15:8] | Reserved | CH2_EN_L | SAMPLE_ | _TYPE_L[1:0] | INPUT_R_S | ELECT_L[1:0] | | VESLOT_ SET_L[9:8] | 0x0000 | R/W |
| | | [7:0] | | | | IMESLOT_OFF | SET_L[7:0] | | | | | |
| 0x0261 | TS_PATH_L | [15:8] | | PRE_WID | TH_L[3:0] | | | Reserved | | AFE_PATH _CFG_L[8] | 0x41DA | R/W |
| | | [7:0] | | | | AFE_PATH_C | FG_L[7:0] | | | | | _ |
| 0x0262 | INPUTS_L | [15:8] | | INP78 | | | | INP56_ | | | 0x0000 | R/W |
| | | [7:0] | | INP34 | | | | INP12_ | | | | |
| 0x0263 | CATHODE_L | [15:8] | Reserved | | PRECON_L[2: | | | LSE_L[1:0] | VC2_ | _ALT_L[1:0] | 0x0000 | R/W |
| | | [7:0] | VC2_S | EL_L[1:0] | VC1_PL | JLSE_L[1:0] | VC1_A | LT_L[1:0] | VC1_ | _SEL_L[1:0] | | |
| 0x0264 | AFE_TRIM_L | [15:8] | Res | erved (set to 0 |)x7) | AFE_TRIM | _INT_L[1:0] | VREF_ | | E_TRIM_ | 0xE3C0 | R/W |
| | | - | | | | <u> </u> | | PULSE_L | | EF_L[1:0] | - | |
| | | [7:0] | | E_VAL_L[1:0] | TI | A_GAIN_CH2_ | | - | GAIN_CH | 1_L[2:0] | 0x0000 | |
| 0x0265 | LED_ POW12_L | [15:8] | LED_ DRIVESIDE2_ L | | | LED_C | LED_CURRENT2_L[6:0] | | | | | R/W |
| | | [7:0] | LED_ DRIVESIDE1_ | | | LED_CURRENT1_L[6:0] | | | | | | |
| 0x0266 | LED_ POW34_L | [15:8] | LED_ DRIVESIDE4_ | | | LED_C | LED_CURRENT4_L[6:0] | | | | | R/V |
| | | [7:0] | L LED_ DRIVESIDE3_ | | | LED_C | LED_CURRENT3_L[6:0] | | | | | |
| | | [1.5.0] | L | | | | 1 (= 0) | | | | | |
| 0x0267 | COUNTS_L | [15:8] | | | | NUM_INT_ | | | | | 0x0101 | R/W |
| | | [7:0] | | | | NUM_REPEA | | | 1 | | | |
| 0x0268 | PERIOD_L | [15:8] | Res | erved | MOD_1 | YPE_L[1:0] | | erved | MIN_P | ERIOD_L[9:8] | 0x0000 | R/V |
| | | [7:0] | | | | MIN_PERIO | | | | | | |
| 0x0269 | LED_PULSE_L | [15:8] | | | | LED_WIDTH | H_L[7:0] | | | | 0x0210 | R/V |
| | | [7:0] | | | | LED_OFFSE | T_L[7:0] | | | | | |
| 0x026A | INTEG_ SETUP_L | [15:8] | SINGLE_ INTEG_L | | AMP_DISABL | E_L[2:0] | AFE_INT_C_ BUF_L | | - | BLE_L[2:0] | 0x0003 | R/V |
| | | [7:0] | ADC_CO | UNT_L[1:0] | Reserved | | | G_WIDTH_L[4 | | | | |
| 0x026B | INTEG_OS_L | [15:8] | | Reserved | | | | FINE_OFFSET | _L[4:0] | | 0x1410 | R/V |
| | | [7:0] | | | | INTEG_OFFS | ET_L[7:0] | | | | | |
| 0x026C | MOD_ | [15:8] | | | | MOD_WIDT | H_L[7:0] | | | | 0x0100 | R/V |
| | PULSE_L | [7:0] | | | | MOD_OFFSE | ET_L[7:0] | | | | | |
| 0x026D | PATTERN_L | [15:8] | | LED_DISA | BLE_L[3:0] | | | MOD_DISA | BLE_L[3:0 |)] | 0x0000 | R/V |
| | | [7:0] | | SUBTRAC | CT_L[3:0] | | | REVERSE_IN | TEG_L[3:0 | 0] | | |
| 0x026E | ADC_OFF1_L | [15:8] | Res | erved | | (| CH1_ADC_AD | DJUST_L[13:8] | | | 0x0000 | R/V |
| | | [7:0] | | | (| H1_ADC_ADJ | | | | | - | |
| 0x026F | ADC_OFF2_L | | ZERO_ ADJUST_L | Reserved | | | | DJUST_L[13:8] | | | 0x0000 | R/V |
| | 1 | [7:0] | | | | H2_ADC_ADJ | _ADC_ADJUST_L[7:0] | | | | | |
| | | | 1 | D.4 | RK_SHIFT_L[| | - | DA | RK_SIZE_ | L[2:0] | 0x0003 | R/V |
| 0x0270 | DATA_ | [15:8] | | DA | | | | | | | | |
| | DATA_ FORMAT_L | [15:8] | | | | - | | | NAL SIZE | | 0,0005 | |
| 0x0270 | FORMAT_L | [15:8] [7:0] | | | NAL_SHIFT_L | - | | SIG | NAL_SIZE | _L[2:0] | - | R/\/ |
| | FORMAT_L | [15:8] [7:0] [15:8] | | SIG | NAL_SHIFT_L Reserved | [4:0] | | SIG DECIM | ATE_FACT | _L[2:0] FOR_L[6:4] | 0x0000 | R/V |
| 0x0270 | FORMAT_L | [15:8] [7:0] [15:8] [7:0] | | | NAL_SHIFT_L Reserved | [4:0] | | SIG | ATE_FACT | _L[2:0] FOR_L[6:4] | - | R/V R/V |

| | | | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 | | |
|--------|-----------|---|-----------------------|-------------------------------|--------|------------|--|-------------|-------|-------|--------|-----|
| Reg | Name | Bits | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Reset | RW |
| 0x0274 | DIGINT_ | [15:8] | | | | DARK2_OFFS | SET_L[8:1] | | | | 0x2306 | R/W |
| | DARK_L | [7:0] | DARK2_ OFFSET_L[0] | | | | | | | | | |
| 0x0275 | THRESH_ | [15:8] | | Reserved 0 | | | | | | | | R/W |
| | CFG_L | [7:0] THRESH1_ THRESH1_ THRESH1_T CHAN_L DIR_L | | | | | TYPE_L[1:0] THRESH0_ THRESH0_ THRESH0_TYPE_L[1:0 CHAN_L DIR_L | | | | | |
| 0x0276 | THRESH0_L | [15:8] | | Reserved | | | THRE | SHO_SHIFT_I | [4:0] | | 0x0000 | R/W |
| | | [7:0] | | | ٦ | HRESH0_VA | LUE_L[7:0] | | | | | |
| 0x0277 | THRESH1_L | [15:8] | | Reserved THRESH1_SHIFT_L[4:0] | | | | | | | 0x0000 | R/W |
| | | [7:0] | | THRESH1_VALUE_L[7:0] | | | | | | | | |

REGISTER DETAILS GLOBAL CONFIGURATION REGISTERS

Table 26. Global Configuration Register Details

| scillator cycles. ncy) ÷ t 100 Hz when 0x0 y oscillator frequency) ÷ t 100 Hz when e reset, which default values. 0x0 0x0 equency hal low rate low 0x0 0 | 0 R/W R R/W R/W R/W R R/W R R/W R/W R/W |
|--|---|
| y oscillator frequency) ÷ t 100 Hz when e reset, which default values. 0x0 equency hal low ate low | R/W R/W R R/W |
| frequency) ÷ t 100 Hz when e reset, which default values. 0x0 equency al low rate low | R/W R R/W |
| default values. 0x0 equency al low rate low | R R/W |
| equency 0x0 Ial low Pate low | R/W |
| equency al low ate low | |
| ate low | R/W |
| 0x0 | R/W |
| 0x0 | R/W |
| | |
| | |
| | |
| | |
| | |
| 0x0 | R/W |
| | R/W |
| | |
| | |
| on the 1 MHz 0x0 during all | R/W |
| s on the 32 kHz 0x0 during all | R/W |
| 0x0 | R |
| 0x0 | R/W |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | ck. k. on the 1 MHz 0x0 during all 0x0 during all 0x0 during all 0x0 |

| Addr | Name | Bits | Bit Name | Description | Reset | Access |
|-------|-------------|---------|--------------|--|-------|--------|
| | | [7:1] | Reserved | Reserved. | 0x0 | R |
| | | 0 | OP_MODE | Operating mode selection. | 0x0 | R/W |
| | | | | 0: standby. | | |
| | | | | 1: go mode. Operate selected time slots. | | |
| x0020 | INPUT_SLEEP | [15:12] | INP_SLEEP_78 | Input pair sleep state for IN7 and IN8 inputs. | 0x0 | R/W |
| | | | | 0x0: both inputs float. | | |
| | | | | 0x1: floating short of IN7 to IN8. Only if PAIR78 is set to 1. | | |
| | | | | 0x2: IN7 and IN8 connected to VC1. Also shorted together if PAIR78 | | |
| | | | | is set to 1. | | |
| | | | | 0x3: IN7 and IN8 connected to VC2. Also shorted together if PAIR78 | | |
| | | | | is set to 1. | | |
| | | | | 0x4: IN7 connected to VC1. IN8 floating. 0x5: IN7 connected to VC1. IN8 connected to VC2. | | |
| | | | | | | |
| | | | | 0x6: IN7 connected to VC2. IN8 floating. 0x7: IN7 connected to VC2. IN8 connected to VC1. | | |
| | | | | 0x8: IN7 floating. IN8 connected to VC1. | | |
| | | | | 0x9: IN7 floating. IN8 connected to VC2. | | |
| | | [11:8] | INP_SLEEP_56 | Input pair sleep state for IN5 and IN6 inputs. | 0x0 | R/W |
| | | [11.0] | | 0x0: both inputs float. | 0.00 | 11/ 11 |
| | | | | 0x1: floating short of IN5 to IN6. Only if PAIR56 is set to 1. | | |
| | | | | 0x2: IN5 and IN6 connected to VC1. Also shorted together if PAIR56 | | |
| | | | | is set to 1. | | |
| | | | | 0x3: IN5 and IN6 connected to VC2. Also shorted together if PAIR78 | | |
| | | | | is set to 1. | | |
| | | | | 0x4: IN5 connected to VC1. IN6 floating. | | |
| | | | | 0x5: IN5 connected to VC1. IN6 connected to VC2. | | |
| | | | | 0x6: IN5 connected to VC2. IN6 floating. | | |
| | | | | 0x7: IN5 connected to VC2. IN6 connected to VC1. | | |
| | | | | 0x8: IN5 floating. IN6 connected to VC1. | | |
| | | | | 0x9: IN5 floating. IN6 connected to VC2. | | |
| | | [7:4] | INP_SLEEP_34 | Input pair sleep state for IN3 and IN4 inputs. | 0x0 | R/W |
| | | | | 0x0: both inputs float. | | |
| | | | | 0x1: floating short of IN3 to IN4. Only if PAIR34 is set to 1. | | |
| | | | | 0x2: IN3 and IN4 connected to VC1. Also shorted together if PAIR34 | | |
| | | | | is set to 1. | | |
| | | | | 0x3: IN3 and IN4 connected to VC2. Also shorted together if PAIR34 is set to 1. | | |
| | | | | 0x4: IN3 connected to VC1. IN4 floating. | | |
| | | | | 0x5: IN3 connected to VC1. IN4 connected to VC2. | | |
| | | | | 0x6: IN3 connected to VC2. IN4 floating. | | |
| | | | | 0x7: IN3 connected to VC2. IN4 connected to VC1. | | |
| | | | | 0x8: IN3 floating. IN4 connected to VC1. | | |
| | | | | 0x9: IN3 floating. IN4 connected to VC2. | | |
| | | [3:0] | INP_SLEEP_12 | Input pair sleep state for IN1 and IN2 inputs. | 0x0 | R/W |
| | | [0:0] | | 0x0: both inputs float. | 0/10 | |
| | | | | 0x1: floating short of IN1 to IN2. Only if PAIR12 is set to 1. | | |
| | | | | 0x2: IN1 and IN2 connected to VC1. Also shorted together if PAIR12 | | |
| | | | | is set to 1. | | |
| | | | | 0x3: IN1 and IN2 connected to VC2. Also shorted together if PAIR12 | | |
| | | | | is set to 1. | | |
| | | | | 0x4: IN1 connected to VC1. IN2 floating. | | |
| | | | | 0x5: IN1 connected to VC1. IN2 connected to VC2. | | |
| | | | | 0x6: IN1 connected to VC2. IN2 floating. | | |

| Addr | Name | Bits | Bit Name | Description | Reset | Access |
|--------|-----------|--------|-----------|---|-------|--------|
| | | | | 0x7: IN1 connected to VC2. IN2 connected to VC1. | | |
| | | | | 0x8: IN1 floating. IN2 connected to VC1. | | |
| | | | | 0x9: IN1 floating. IN2 connected to VC2. | | |
| 0x0021 | INPUT_CFG | [15:8] | Reserved | Reserved. | 0x0 | R |
| | | [7:6] | VC2_SLEEP | VC2 sleep state. | 0x0 | R/W |
| | | | | 0: VC2 set to AVDD during sleep. | | |
| | | | | 1: VC2 set to ground during sleep. | | |
| | | | | 10: VC2 floating during sleep. | | |
| | | [5:4] | VC1_SLEEP | VC1 sleep state. | 0x0 | R/W |
| | | | | 0: VC1 set to AVDD during sleep. | | |
| | | | | 1: VC1 set to ground during sleep. | | |
| | | | | 10: VC1 floating during sleep. | | |
| | | 3 | PAIR78 | Input pair configuration. | 0x0 | R/W |
| | | | | 0: IN7 and IN8 configured as two single-ended inputs. | | |
| | | | | 1: IN7 and IN8 configured as a differential pair. | | |
| | | 2 | PAIR56 | Input pair configuration. | 0x0 | R/W |
| | | | | 0: IN5 and IN6 configured as two single-ended inputs. | | |
| | | | | 1: IN5 and IN6 configured as a differential pair. | | |
| | | 1 | PAIR34 | Input pair configuration. | 0x0 | R/W |
| | | | | 0: IN3 and IN4 configured as two single-ended inputs. | | |
| | | | | 1: IN3 and IN4 configured as a differential pair. | | |
| | | 0 | PAIR12 | Input pair configuration. | 0x0 | R/W |
| | | | | 0: IN1 and IN2 configured as two single-ended inputs. | | |
| | | | | 1: IN1 and IN2 configured as a differential pair. | | |

INTERRUPT STATUS AND CONTROL REGISTERS

Table 27. Interrupt Status and Control Register Details

| Addr | Name | Bits | Bit Name | Description | Reset | Access ¹ |
|--------|-----------------|---------|-----------------|--|-------|---------------------|
| 0x0000 | FIFO_STATUS | 15 | CLEAR_FIFO | Clear FIFO. Write a 1 to empty the FIFO while the FIFO is not being accessed. This resets FIFO_BYTE_COUNT and clears the INT_FIFO_OFLOW, INT_FIFO_UFLOW, and INT_FIFO_TH status bits. | 0x0 | R/W1C |
| | | 14 | INT_FIFO_UFLOW | FIFO underflow error. This bit is set when the FIFO is read while empty. Write 1 to this bit to clear the interrupt. This bit is also cleared if the FIFO is cleared using the CLEAR_FIFO bit. | 0x0 | R/W1C |
| | | 13 | INT_FIFO_OFLOW | FIFO overflow error. This bit is set when data was not written to the FIFO due to lack of space. Write 1 to this bit to clear the interrupt. This bit is also cleared if the FIFO is cleared with the CLEAR_FIFO bit. | 0x0 | R/W1C |
| | | [12:11] | Reserved | Reserved. | 0x0 | R |
| | | [10:0] | FIFO_BYTE_COUNT | This field indicates the number of bytes in the FIFO. | 0x0 | R |
| 0x0001 | INT_STATUS_DATA | 15 | INT_FIFO_TH | FIFO_TH interrupt status. This bit is set during a FIFO write when the number of bytes in the FIFO exceeds the FIFO_TH register value. Write 1 to this bit to clear this interrupt. This bit can also be automatically cleared when the FIFO_DATA register is read if the INT_ACLEAR_FIFO bit is set. | 0x0 | R/W1C |
| | | [14:12] | Reserved | Reserved. | 0x0 | R |
| | | 11 | INT_DATA_L | Time Slot L data register interrupt status. This bit is set every time the Time Slot L data registers are updated. Write 1 to this bit to clear the interrupt. The interrupt is cleared automatically when the Time Slot L data registers are read if the INT_ACLEAR_DATA_L bit is set. | 0x0 | R/W1C |

| Addr | Name | Bits | Bit Name | Description | Reset | Access ¹ |
|------|------|------|------------|---|-------|---------------------|
| | | 10 | INT_DATA_K | Time Slot K data register interrupt status. This bit is set every time the Time Slot K data registers are updated. Write 1 to this bit to clear the interrupt. The interrupt is cleared automatically when the Time Slot K data registers are read if the INT_ACLEAR_DATA_K bit is set. | 0x0 | R/W1C |
| | | 9 | INT_DATA_J | Time Slot J data register interrupt status. This bit is set every time the Time Slot J data registers are updated. Write 1 to this bit to clear the interrupt. The interrupt is cleared automatically when the Time Slot J data registers are read if the INT_ACLEAR_DATA_J bit is set. | 0x0 | R/W1C |
| | | 8 | INT_DATA_I | Time Slot I data register interrupt status. This bit is set every time the Time Slot I data registers are updated. Write 1 to this bit to clear the interrupt. The interrupt is cleared automatically when the Time Slot I data registers are read if the INT_ACLEAR_DATA_I bit is set. | 0x0 | R/W1C |
| | | 7 | INT_DATA_H | Time Slot H data register interrupt status. This bit is set every time the Time Slot H data registers are updated. Write 1 to this bit to clear the interrupt. The interrupt is cleared automatically when the Time Slot H data registers are read if the INT_ACLEAR_DATA_H bit is set. | 0x0 | R/W1C |
| | | 6 | INT_DATA_G | Time Slot G data register interrupt status. This bit is set every time the Time Slot G data registers are updated. Write 1 to this bit to clear the interrupt. The interrupt is cleared automatically when the Time Slot G data registers are read if the INT_ACLEAR_DATA_G bit is set. | 0x0 | R/W1C |
| | | 5 | INT_DATA_F | Time Slot F data register interrupt status. This bit is set every time the Time Slot F data registers are updated. Write 1 to this bit to clear the interrupt. The interrupt is cleared automatically when the Time Slot F data registers are read if the INT_ACLEAR_DATA_F bit is set. | 0x0 | R/W1C |
| | | 4 | INT_DATA_E | Time Slot E data register interrupt status. This bit is set every time the Time Slot E data registers are updated. Write 1 to this bit to clear the interrupt. The interrupt is cleared automatically when the Time Slot E data registers are read if the INT_ACLEAR_DATA_E bit is set. | 0x0 | R/W1C |
| | | 3 | INT_DATA_D | Time Slot D data register interrupt status. This bit is set every time the Time Slot D data registers are updated. Write 1 to this bit to clear the interrupt. The interrupt is cleared automatically when the Time Slot D data registers are read if the INT_ACLEAR_DATA_D bit is set. | 0x0 | R/W1C |
| | | 2 | INT_DATA_C | Time Slot C data register interrupt status. This bit is set every time the Time Slot C data registers are updated. Write 1 to this bit to clear the interrupt. The interrupt is cleared automatically when the Time Slot C data registers are read if the INT_ACLEAR_DATA_C bit is set. | 0x0 | R/W1C |
| | | 1 | INT_DATA_B | Time Slot B data register interrupt status. This bit is set every time the Time Slot B data registers are updated. Write 1 to this bit to clear the interrupt. The interrupt is cleared automatically when the Time Slot B data registers are read if the INT_ACLEAR_DATA_B bit is set. | 0x0 | R/W1C |
| | | 0 | INT_DATA_A | Time Slot A data register interrupt status. This bit is set every time the Time Slot A data registers are updated. Write 1 to this bit to clear the interrupt. The interrupt is cleared automatically when the Time Slot A data registers are read if the INT_ACLEAR_DATA_A bit is set. | 0x0 | R/W1C |

| Addr | Name | Bits | Bit Name | Description | Reset | Access ¹ |
|--------|-----------------|---------|-------------------|--|-------|---------------------|
| 0x0002 | INT_STATUS_LEV0 | [15:12] | Reserved | Reserved. | 0x0 | R |
| | | 11 | INT_LEV0_L | Time Slot L Level 0 interrupt status. This bit is set during a data register update when the configured criteria is met. | 0x0 | R/W1C |
| | | 10 | INT_LEV0_K | Time Slot K Level 0 interrupt status. This bit is set during a data register update when the configured criteria is met. | 0x0 | R/W1C |
| | | 9 | INT_LEV0_J | Time Slot J Level 0 interrupt status. This bit is set during a data register update when the configured criteria is met. | 0x0 | R/W1C |
| | | 8 | INT_LEV0_I | Time Slot I Level 0 interrupt status. This bit is set during a data register update when the configured criteria is met. | 0x0 | R/W1C |
| | | 7 | INT_LEV0_H | Time Slot H Level 0 interrupt status. This bit is set during a data register update when the configured criteria is met. | 0x0 | R/W1C |
| | | 6 | INT_LEV0_G | Time Slot G Level 0 interrupt status. This bit is set during a data register update when the configured criteria is met. | 0x0 | R/W1C |
| | | 5 | INT_LEV0_F | Time Slot F Level 0 interrupt status. This bit is set during a data register update when the configured criteria is met. | 0x0 | R/W1C |
| | | 4 | INT_LEV0_E | Time Slot E Level 0 interrupt status. This bit is set during a data register update when the configured criteria is met. | 0x0 | R/W1C |
| | | 3 | INT_LEV0_D | Time Slot D Level 0 interrupt status. This bit is set during a data register update when the configured criteria is met. | 0x0 | R/W1C |
| | | 2 | INT_LEV0_C | Time Slot C Level 0 interrupt status. This bit is set during a data register update when the configured criteria is met. | 0x0 | R/W1C |
| | | 1 | INT_LEV0_B | Time Slot B Level 0 interrupt status. This bit is set during a data register update when the configured criteria is met. | 0x0 | R/W1C |
| | | 0 | INT_LEV0_A | Time Slot A Level 0 interrupt status. This bit is set during a data register update when the configured criteria is met. | 0x0 | R/W1C |
| 0x0003 | INT_STATUS_LEV1 | [15:12] | Reserved | Reserved. | 0x0 | R |
| | | 11 | INT_LEV1_L | Time Slot L Level 1 interrupt status. This bit is set during a data register update when the configured criteria is met. | 0x0 | R/W1C |
| | | 10 | INT_LEV1_K | Time Slot K Level 1 interrupt status. This bit is set during a data register update when the configured criteria is met. | 0x0 | R/W1C |
| | | 9 | INT_LEV1_J | Time Slot J Level 1 interrupt status. This bit is set during a data register update when the configured criteria is met. | 0x0 | R/W1C |
| | | 8 | INT_LEV1_I | Time Slot I Level 1 interrupt status. This bit is set during a data register update when the configured criteria is met. | 0x0 | R/W1C |
| | | 7 | INT_LEV1_H | Time Slot H Level 1 interrupt status. This bit is set during a data register update when the configured criteria is met. | 0x0 | R/W1C |
| | | 6 | INT_LEV1_G | Time Slot G Level 1 interrupt status. This bit is set during a data register update when the configured criteria is met. | 0x0 | R/W1C |
| | | 5 | INT_LEV1_F | Time Slot F Level 1 interrupt status. This bit is set during a data register update when the configured criteria is met. | 0x0 | R/W1C |
| | | 4 | INT_LEV1_E | Time Slot E Level 1 interrupt status. This bit is set during a data register update when the configured criteria is met. | 0x0 | R/W1C |
| | | 3 | INT_LEV1_D | Time Slot D Level 1 interrupt status. This bit is set during a data register update when the configured criteria is met. | 0x0 | R/W1C |
| | | 2 | INT_LEV1_C | Time Slot C Level 1 interrupt status. This bit is set during a data register update when the configured criteria is met. | 0x0 | R/W1C |
| | | 1 | INT_LEV1_B | Time Slot B Level 1 interrupt status. This bit is set during a data register update when the configured criteria is met. | 0x0 | R/W1C |
| | | 0 | INT_LEV1_A | Time Slot A Level 1 interrupt status. This bit is set during a data register update when the configured criteria is met. | 0x0 | R/W1C |
| 0x0007 | INT_ACLEAR | 15 | INT_ACLEAR_FIFO | FIFO threshold interrupt autoclear enable. Set this bit to enable automatic clearing of the FIFO_TH interrupt each time the FIFO is read. | 0x1 | R/W |
| | | [14:12] | Reserved | Reserved. | 0x0 | R |
| | | 11 | INT_ACLEAR_DATA_L | Time Slot L interrupt autoclear enable. Set this bit to enable automatic clearing of the INT_DATA_L interrupt each time the Time Slot L data registers are read. | 0x1 | R/W |

| Addr | Name | Bits | Bit Name | Description | Reset | Access ¹ |
|--------|---------------|------|--------------------|--|-------|---------------------|
| | | 10 | INT_ACLEAR_DATA_K | Time Slot K interrupt autoclear enable. Set this bit to enable automatic clearing of the INT_DATA_K interrupt each time the Time Slot K data registers are read. | 0x1 | R/W |
| | | 9 | INT_ACLEAR_DATA_J | Time Slot J interrupt autoclear enable. Set this bit to enable automatic clearing of the INT_DATA_J interrupt each time the Time Slot J data registers are read. | 0x1 | R/W |
| | | 8 | INT_ACLEAR_DATA_I | Time Slot I interrupt autoclear enable. Set this bit to enable automatic clearing of the INT_DATA_I interrupt each time the Time Slot I data registers are read. | 0x1 | R/W |
| | | 7 | INT_ACLEAR_DATA_H | Time Slot H interrupt autoclear enable. Set this bit to enable automatic clearing of the INT_DATA_H interrupt each time the Time Slot H data registers are read. | 0x1 | R/W |
| | | 6 | INT_ACLEAR_DATA_G | Time Slot G interrupt autoclear enable. Set this bit to enable automatic clearing of the INT_DATA_G interrupt each time the Time Slot G data registers are read. | 0x1 | R/W |
| | | 5 | INT_ACLEAR_DATA_F | Time Slot F interrupt autoclear enable. Set this bit to enable automatic clearing of the INT_DATA_F interrupt each time the Time Slot F data registers are read. | 0x1 | R/W |
| | | 4 | INT_ACLEAR_DATA_E | Time Slot E interrupt autoclear enable. Set this bit to enable automatic clearing of the INT_DATA_E interrupt each time the Time Slot E data register is read. | 0x1 | R/W |
| | | 3 | INT_ACLEAR_DATA_D | Time Slot D interrupt autoclear enable. Set this bit to enable automatic clearing of the INT_DATA_D interrupt each time the Time Slot D data registers are read. | 0x1 | R/W |
| | | 2 | INT_ACLEAR_DATA_C | Time Slot C interrupt autoclear enable. Set this bit to enable automatic clearing of the INT_DATA_C interrupt each time the Time Slot C data registers are read. | 0x1 | R/W |
| | | 1 | INT_ACLEAR_DATA_B | Time Slot B interrupt autoclear enable. Set this bit to enable automatic clearing of the INT_DATA_B interrupt each time the Time Slot B data registers are read. | 0x1 | R/W |
| | | 0 | INT_ACLEAR_DATA_A | Time Slot A interrupt autoclear enable. Set this bit to enable automatic clearing of the INT_DATA_A interrupt each time the Time Slot A data registers are read. | 0x1 | R/W |
| 0x0014 | INT_ENABLE_XD | 15 | INTX_EN_FIFO_TH | INT_FIFO_TH interrupt enable. Write a 1 to this bit to enable drive of the FIFO threshold status on Interrupt X. | 0x0 | R/W |
| | | 14 | INTX_EN_FIFO_UFLOW | INT_FIFO_UFLOW interrupt enable for Interrupt X. Write a 1 to this bit to enable drive of the FIFO underflow status on Interrupt X. | 0x0 | R/W |
| | | 13 | INTX_EN_FIFO_OFLOW | INT_FIFO_OFLOW interrupt enable for Interrupt X. Write a 1 to this bit to enable drive of the FIFO overflow status on Interrupt X. | 0x0 | R/W |
| | | 12 | Reserved | Reserved. | 0x0 | R |
| | | 11 | INTX_EN_DATA_L | INT_DATA_L interrupt enable. Write a 1 to this bit to enable drive of INT_DATA_L status on Interrupt X. | 0x0 | R/W |
| | | 10 | INTX_EN_DATA_K | INT_DATA_K interrupt enable. Write a 1 to this bit to enable drive of INT_DATA_K status on Interrupt X. | 0x0 | R/W |
| | | 9 | INTX_EN_DATA_J | INT_DATA_J interrupt enable. Write a 1 to this bit to enable drive of INT_DATA_J status on Interrupt X. | 0x0 | R/W |
| | | 8 | INTX_EN_DATA_I | INT_DATA_I interrupt enable. Write a 1 to this bit to enable drive of INT_DATA_I status on Interrupt X. | 0x0 | R/W |
| | | 7 | INTX_EN_DATA_H | INT_DATA_H interrupt enable. Write a 1 to this bit to enable drive of INT_DATA_H status on Interrupt X. | 0x0 | R/W |
| | | 6 | INTX_EN_DATA_G | INT_DATA_G interrupt enable. Write a 1 to this bit to enable drive of INT_DATA_G status on Interrupt X. | 0x0 | R/W |
| | | 5 | INTX_EN_DATA_F | INT_DATA_F interrupt enable. Write a 1 to this bit to enable drive of INT_DATA_F status on Interrupt X. | 0x0 | R/W |
| | | 4 | INTX_EN_DATA_E | INT_DATA_E interrupt enable. Write a 1 to this bit to enable drive of INT_DATA_E status on Interrupt X. | 0x0 | R/W |

| Addr | Name | Bits | Bit Name | Description | Reset | Access ¹ |
|--------|----------------|---------|--------------------|---|-------|---------------------|
| | | 3 | INTX_EN_DATA_D | INT_DATA_D interrupt enable. Write a 1 to this bit to enable drive of INT_DATA_D status on Interrupt X. | 0x0 | R/W |
| | | 2 | INTX_EN_DATA_C | INT_DATA_C interrupt enable. Write a 1 to this bit to enable drive of INT_DATA_C status on Interrupt X. | 0x0 | R/W |
| | | 1 | INTX_EN_DATA_B | INT_DATA_B interrupt enable. Write a 1 to this bit to enable drive of INT_DATA_B status on Interrupt X. | 0x0 | R/W |
| | | 0 | INTX_EN_DATA_A | INT_DATA_A interrupt enable. Write a 1 to this bit to enable drive of INT_DATA_A status on Interrupt X. | 0x0 | R/W |
| 0x0015 | INT_ENABLE_YD | 15 | INTY_EN_FIFO_TH | INT_FIFO_TH Interrupt Enable. Write a 1 to this bit to enable drive of the FIFO threshold status on Interrupt Y. | 0x0 | R/W |
| | | 14 | INTY_EN_FIFO_UFLOW | INT_FIFO_UFLOW Interrupt enable for Interrupt Y. Write a 1 to this bit to enable drive of the FIFO underflow status on Interrupt Y. | 0x0 | R/W |
| | | 13 | INTY_EN_FIFO_OFLOW | INT_FIFO_OFLOW Interrupt enable for Interrupt Y. Write a 1 to this bit to enable drive of the FIFO overflow status on Interrupt Y. | 0x0 | R/W |
| | | 12 | Reserved | Reserved. | 0x0 | R |
| | | 11 | INTY_EN_DATA_L | INT_DATA_L interrupt enable. Write a 1 to this bit to enable drive of INT_DATA_L status on Interrupt Y. | 0x0 | R/W |
| | | 10 | INTY_EN_DATA_K | INT_DATA_K interrupt enable. Write a 1 to this bit to enable drive of INT_DATA_K status on Interrupt Y. | 0x0 | R/W |
| | | 9 | INTY_EN_DATA_J | INT_DATA_J interrupt enable. Write a 1 to this bit to enable drive of INT_DATA_J status on Interrupt Y. | 0x0 | R/W |
| | | 8 | INTY_EN_DATA_I | INT_DATA_I interrupt enable. Write a 1 to this bit to enable drive of INT_DATA_I status on Interrupt Y. | 0x0 | R/W |
| | | 7 | INTY_EN_DATA_H | INT_DATA_H interrupt enable. Write a 1 to this bit to enable drive of INT_DATA_H status on Interrupt Y. | 0x0 | R/W |
| | | 6 | INTY_EN_DATA_G | INT_DATA_G interrupt enable. Write a 1 to this bit to enable drive of INT_DATA_G status on Interrupt Y. | 0x0 | R/W |
| | | 5 | INTY_EN_DATA_F | INT_DATA_F interrupt enable. Write a 1 to this bit to enable drive of INT_DATA_F status on Interrupt Y. | 0x0 | R/W |
| | | 4 | INTY_EN_DATA_E | INT_DATA_E interrupt enable. Write a 1 to this bit to enable drive of INT_DATA_E status on Interrupt Y. | 0x0 | R/W |
| | | 3 | INTY_EN_DATA_D | INT_DATA_D interrupt enable. Write a 1 to this bit to enable drive of INT_DATA_D status on Interrupt Y. | 0x0 | R/W |
| | | 2 | INTY_EN_DATA_C | INT_DATA_C interrupt enable. Write a 1 to this bit to enable drive of INT_DATA_C status on Interrupt Y. | 0x0 | R/W |
| | | 1 | INTY_EN_DATA_B | INT_DATA_B interrupt enable. Write a 1 to this bit to enable drive of INT_DATA_B status on Interrupt Y. | 0x0 | R/W |
| | | 0 | INTY_EN_DATA_A | INT_DATA_A interrupt enable. Write a 1 to this bit to enable drive of INT_DATA_A status on Interrupt Y. | 0x0 | R/W |
| 0x0016 | INT_ENABLE_XL0 | [15:12] | | Reserved. | 0x0 | R |
| | | 11 | INTX_EN_LEV0_L | INT_LEV0_L interrupt enable. Write a 1 to this bit to enable drive of INT_LEV0_L status on Interrupt X. | 0x0 | R/W |
| | | 10 | INTX_EN_LEV0_K | INT_LEV0_K interrupt enable. Write a 1 to this bit to enable drive of INT_LEV0_K status on Interrupt X. | 0x0 | R/W |
| | | 9 | INTX_EN_LEV0_J | INT_LEV0_J interrupt enable. Write a 1 to this bit to enable drive of INT_LEV0_J status on Interrupt X. | 0x0 | R/W |
| | | 8 | INTX_EN_LEV0_I | INT_LEV0_I interrupt enable. Write a 1 to this bit to enable drive of INT_LEV0_I status on Interrupt X. | 0x0 | R/W |
| | | 7 | INTX_EN_LEV0_H | INT_LEV0_H interrupt enable. Write a 1 to this bit to enable drive of INT_LEV0_H status on Interrupt X. | 0x0 | R/W |
| | | 6 | INTX_EN_LEV0_G | INT_LEV0_G interrupt enable. Write a 1 to this bit to enable drive of INT_LEV0_G status on Interrupt X. | 0x0 | R/W |
| | | 5 | INTX_EN_LEV0_F | INT_LEV0_F interrupt enable. Write a 1 to this bit to enable drive of INT_LEV0_F status on Interrupt X. | 0x0 | R/W |

| Addr | Name | Bits | Bit Name | Description | Reset | Access ¹ |
|--------|----------------|---------|----------------|--|-------|---------------------|
| | | 4 | INTX_EN_LEV0_E | INT_LEV0_E interrupt enable. Write a 1 to this bit to enable drive of INT_LEV0_E status on Interrupt X. | 0x0 | R/W |
| | | 3 | INTX_EN_LEV0_D | INT_LEV0_D interrupt enable. Write a 1 to this bit to enable drive of INT_LEV0_D status on Interrupt X. | 0x0 | R/W |
| | | 2 | INTX_EN_LEV0_C | INT_LEV0_C interrupt enable. Write a 1 to this bit to enable drive of INT_LEV0_C status on Interrupt X. | 0x0 | R/W |
| | | 1 | INTX_EN_LEV0_B | INT_LEV0_B interrupt enable. Write a 1 to this bit to enable drive of INT_LEV0_B status on Interrupt X. | 0x0 | R/W |
| | | 0 | INTX_EN_LEV0_A | INT_LEV0_A interrupt enable. Write a 1 to this bit to enable drive of INT_LEV0_A status on Interrupt X. | 0x0 | R/W |
| 0x0017 | INT_ENABLE_XL1 | [15:12] | Reserved | Reserved. | 0x0 | R |
| | | 11 | INTX_EN_LEV1_L | INT_LEV1_L interrupt enable. Write a 1 to this bit to enable drive of INT_LEV1_L status on Interrupt X. | 0x0 | R/W |
| | | 10 | INTX_EN_LEV1_K | INT_LEV1_K interrupt enable. Write a 1 to this bit to enable drive of INT_LEV1_K status on Interrupt X. | 0x0 | R/W |
| | | 9 | INTX_EN_LEV1_J | INT_LEV1_J interrupt enable. Write a 1 to this bit to enable drive of INT_LEV1_J status on Interrupt X. | 0x0 | R/W |
| | | 8 | INTX_EN_LEV1_I | INT_LEV1_I interrupt enable. Write a 1 to this bit to enable drive of INT_LEV1_I status on Interrupt X. | 0x0 | R/W |
| | | 7 | INTX_EN_LEV1_H | INT_LEV1_H interrupt enable. Write a 1 to this bit to enable drive of INT_LEV1_H status on Interrupt X. | 0x0 | R/W |
| | | 6 | INTX_EN_LEV1_G | INT_LEV1_G interrupt enable. Write a 1 to this bit to enable drive of INT_LEV1_G status on Interrupt X. | 0x0 | R/W |
| | | 5 | INTX_EN_LEV1_F | INT_LEV1_F interrupt enable. Write a 1 to this bit to enable drive of INT_LEV1_F status on Interrupt X. | 0x0 | R/W |
| | | 4 | INTX_EN_LEV1_E | INT_LEV1_E interrupt enable. Write a 1 to this bit to enable drive of INT_LEV1_E status on Interrupt X. | 0x0 | R/W |
| | | 3 | INTX_EN_LEV1_D | INT_LEV1_D interrupt enable. Write a 1 to this bit to enable drive of INT_LEV1_D status on Interrupt X. | 0x0 | R/W |
| | | 2 | INTX_EN_LEV1_C | INT_LEV1_C interrupt enable. Write a 1 to this bit to enable drive of INT_LEV1_C status on Interrupt X. | 0x0 | R/W |
| | | 1 | INTX_EN_LEV1_B | INT_LEV1_B interrupt enable. Write a 1 to this bit to enable drive of INT_LEV1_B status on Interrupt X. | 0x0 | R/W |
| | | 0 | INTX_EN_LEV1_A | INT_LEV1_A interrupt enable. Write a 1 to this bit to enable drive of INT_LEV1_A status on Interrupt X. | 0x0 | R/W |
| 0x001A | INT_ENABLE_YL0 | [15:12] | Reserved | Reserved. | 0x0 | R |
| | | 11 | INTY_EN_LEV0_L | INT_LEV0_L interrupt enable. Write a 1 to this bit to enable drive of INT_LEV0_L status on Interrupt Y. | 0x0 | R/W |
| | | 10 | INTY_EN_LEV0_K | INT_LEV0_K interrupt enable. Write a 1 to this bit to enable drive of INT_LEV0_K status on Interrupt Y. | 0x0 | R/W |
| | | 9 | INTY_EN_LEV0_J | INT_LEV0_J interrupt enable. Write a 1 to this bit to enable drive of INT_LEV0_J status on Interrupt Y. | 0x0 | R/W |
| | | 8 | INTY_EN_LEV0_I | INT_LEV0_I interrupt enable. Write a 1 to this bit to enable drive of INT_LEV0_I status on Interrupt Y. | 0x0 | R/W |
| | | 7 | INTY_EN_LEV0_H | INT_LEV0_H interrupt enable. Write a 1 to this bit to enable drive of INT_LEV0_H status on Interrupt Y. | 0x0 | R/W |
| | | 6 | INTY_EN_LEV0_G | INT_LEV0_G interrupt enable. Write a 1 to this bit to enable drive of INT_LEV0_G status on Interrupt Y. | 0x0 | R/W |
| | | 5 | INTY_EN_LEV0_F | INT_LEV0_F interrupt enable. Write a 1 to this bit to enable drive of INT_LEV0_F status on Interrupt Y. | 0x0 | R/W |
| | | 4 | INTY_EN_LEV0_E | INT_LEV0_E interrupt enable. Write a 1 to this bit to enable drive of INT_LEV0_E status on Interrupt Y. | 0x0 | R/W |
| | | 3 | INTY_EN_LEV0_D | INT_LEV0_D interrupt enable. Write a 1 to this bit to enable drive of INT_LEV0_D status on Interrupt Y. | 0x0 | R/W |

| Addr | Name | Bits | Bit Name | Description | Reset | Access ¹ |
|--------|-------------------|---------|----------------|--|-------|---------------------|
| | | 2 | INTY_EN_LEV0_C | INT_LEV0_C interrupt enable. Write a 1 to this bit to enable drive of INT_LEV0_C status on Interrupt Y. | 0x0 | R/W |
| | | 1 | INTY_EN_LEV0_B | INT_LEV0_B interrupt enable. Write a 1 to this bit to enable drive of INT_LEV0_B status on Interrupt Y. | 0x0 | R/W |
| | | 0 | INTY_EN_LEV0_A | INT_LEV0_A interrupt enable. Write a 1 to this bit to enable drive of INT_LEV0_A status on Interrupt Y. | 0x0 | R/W |
| 0x001B | INT_ENABLE_YL1 | [15:12] | Reserved | Reserved. | 0x0 | R |
| | | 11 | INTY_EN_LEV1_L | INT_LEV1_L interrupt enable. Write a 1 to this bit to enable drive of INT_LEV1_L status on Interrupt Y. | 0x0 | R/W |
| | | 10 | INTY_EN_LEV1_K | INT_LEV1_K interrupt enable. Write a 1 to this bit to enable drive of INT_LEV1_K status on Interrupt Y. | 0x0 | R/W |
| | | 9 | INTY_EN_LEV1_J | INT_LEV1_J interrupt enable. Write a 1 to this bit to enable drive of INT_LEV1_J status on Interrupt Y. | 0x0 | R/W |
| | | 8 | INTY_EN_LEV1_I | INT_LEV1_I interrupt enable. Write a 1 to this bit to enable drive of INT_LEV1_I status on Interrupt Y. | 0x0 | R/W |
| | | 7 | INTY_EN_LEV1_H | INT_LEV1_H interrupt enable. Write a 1 to this bit to enable drive of INT_LEV1_H status on Interrupt Y. | 0x0 | R/W |
| | | 6 | INTY_EN_LEV1_G | INT_LEV1_G interrupt enable. Write a 1 to this bit to enable drive of INT_LEV1_G status on Interrupt Y. | 0x0 | R/W |
| | | 5 | INTY_EN_LEV1_F | INT_LEV1_F interrupt enable. Write a 1 to this bit to enable drive of INT_LEV1_F status on Interrupt Y. | 0x0 | R/W |
| | | 4 | INTY_EN_LEV1_E | INT_LEV1_E interrupt enable. Write a 1 to this bit to enable drive of INT_LEV1_E status on Interrupt Y. | 0x0 | R/W |
| | | 3 | INTY_EN_LEV1_D | INT_LEV1_D interrupt enable. Write a 1 to this bit to enable drive of INT_LEV1_D status on Interrupt Y. | 0x0 | R/W |
| | | 2 | INTY_EN_LEV1_C | INT_LEV1_C interrupt enable. Write a 1 to this bit to enable drive of INT_LEV1_C status on Interrupt Y. | 0x0 | R/W |
| | | 1 | INTY_EN_LEV1_B | INT_LEV1_B interrupt enable. Write a 1 to this bit to enable drive of INT_LEV1_B status on Interrupt Y. | 0x0 | R/W |
| | | 0 | INTY_EN_LEV1_A | INT_LEV1_A interrupt enable. Write a 1 to this bit to enable drive of INT_LEV1_A status on Interrupt Y. | 0x0 | R/W |
| 0x001E | FIFO_STATUS_BYTES | [15:6] | Reserved | Reserved. | 0x0 | R |
| | | 5 | ENA_STAT_LX | Enable Level 0 and Level 1 interrupt status byte for Time Slot I through Time Slot L. This byte contains the interrupt status for the Level 0 and Level 1 interrupts for Time Slot I through Time Slot L. | 0x0 | R/W |
| | | 4 | ENA_STAT_L1 | Enable Level 1 interrupt status byte for Time Slot A through Time Slot H. This byte contains the interrupt status for the Level 1 interrupts for Time Slot A through Time Slot H. | 0x0 | R/W |
| | | 3 | ENA_STAT_L0 | Enable Level 0 interrupt status byte for Time Slot A through Time Slot H. This byte contains the interrupt status for Level Interrupt 0 for Time Slot A through Time Slot H. | 0x0 | R/W |
| | | 2 | ENA_STAT_D2 | Enable data interrupt status byte for Time Slot I through Time Slot L. This byte contains the data interrupt status for Time Slot I through Time Slot L. | 0x0 | R/W |
| | | 1 | ENA_STAT_D1 | Enable data interrupt status byte for Time Slot A through Time Slot H. This byte is the data interrupt status for Time Slot A through Time Slot H. | 0x0 | R/W |
| | | 0 | ENA_STAT_SUM | Enable status summary byte. When enabled write a status byte containing the summary pattern to the FIFO following the last enabled time slot data. | 0x0 | R/W |

¹ R/W1C means write 1 to clear.

THRESHOLD SETUP AND CONTROL REGISTERS

Table 28. Register Details

| Addr | Name | Bits | Bit Name | Description | Reset | Access |
|--------|--------------|---------|-----------------|--|-------|--------|
| 0x0006 | FIFO_TH | [15:8] | Reserved | Reserved. | 0x0 | R |
| | | [7:0] | FIFO_TH | FIFO interrupt generation threshold. Generate FIFO interrupt during a FIFO write when the number of bytes in the FIFO exceeds this value. The FIFO is 256 bytes. Therefore, the maximum value for FIFO_TH is 0xFF. | 0x0 | R/W |
| 0x0115 | THRESH_CFG_A | [15:8] | Reserved | Reserved. | 0x0 | R |
| 0x0135 | THRESH_CFG_B | 7 | THRESH1_CHAN_x | Select channel for Level 1 interrupt. | 0x0 | R/W |
| 0x0155 | THRESH_CFG_C | | | 0: use Channel 1. | | |
| 0x0175 | THRESH_CFG_D | | | 1: use Channel 2. | | |
| 0x0195 | THRESH_CFG_E | 6 | THRESH1_DIR_x | Direction of comparison for Level 1 interrupt. | 0x0 | R/W |
| 0x01B5 | THRESH_CFG_F | | | 0: set when below Level 1 interrupt threshold. | | |
| 0x01D5 | THRESH_CFG_G | | | 1: set when above Level 1 interrupt threshold. | | |
| 0x01F5 | THRESH_CFG_H | [5:4] | THRESH1_TYPE_x | Type of comparison for Level 1 interrupt. | 0x0 | R/W |
| 0x0215 | THRESH_CFG_I | | | 0: off (no comparison). | | |
| 0x0235 | THRESH_CFG_J | | | 1: compare to signal. | | |
| 0x0255 | THRESH_CFG_K | | | 10: compare to dark. | | |
| 0x0275 | THRESH_CFG_L | | | 11: reserved. | | |
| | | 3 | THRESH0_CHAN_x | Select channel for Level 0 interrupt. | 0x0 | R/W |
| | | | | 0: use Channel 1. | | |
| | | | | 1: use Channel 2. | | |
| | | 2 | THRESH0_DIR_x | Direction of comparison for Level 0 interrupt. | 0x0 | R/W |
| | | | | 0: set when below Level 0 interrupt threshold. | | |
| | | | | 1: set when above Level 0 interrupt threshold. | | |
| | | [1:0] | THRESH0_TYPE_x | Type of comparison for Level 0 interrupt. | 0x0 | R/W |
| | | | | 0: off (no comparison). | | |
| | | | | 1: compare to signal. | | |
| | | | | 10: compare to dark. | | |
| | | | | 11: reserved. | | |
| 0x0116 | THRESH0_A | [15:13] | Reserved | Reserved. | 0x0 | R |
| 0x0136 | THRESH0_B | [12:8] | THRESH0_SHIFT_x | Shift for Level 0 interrupt comparison threshold. Shift | 0x0 | R/W |
| 0x0156 | THRESH0_C | | | THRESH0_VALUE_x by this amount before comparing. | | |
| 0x0176 | THRESH0_D | [7:0] | THRESH0_VALUE_x | Value for Level 0 interrupt comparison threshold. | 0x0 | R/W |
| 0x0196 | THRESH0_E | | | | | |
| 0x01B6 | THRESH0_F | | | | | |
| 0x01D6 | THRESH0_G | | | | | |
| 0x01F6 | THRESH0_H | | | | | |
| 0x0216 | THRESH0_I | | | | | |
| 0x0236 | THRESH0_J | | | | | |
| 0x0256 | THRESH0_K | | | | | |
| 0x0276 | THRESH0_L | | | | | |
| 0x0117 | THRESH1_A | [15:13] | Reserved | Reserved. | 0x0 | R |
| 0x0137 | THRESH1_B | [12:8] | THRESH1_SHIFT_x | Shift for Level 1 interrupt comparison threshold. Shift | 0x0 | R/W |
| 0x0157 | THRESH1_C | | | THRESH1_VALUE_x by this amount before comparing. | | |
| 0x0177 | THRESH1_D | [7:0] | THRESH1_VALUE_x | Value for Level 1 interrupt comparison threshold. | 0x0 | R/W |
| 0x0197 | THRESH1_E | | | | | |
| 0x01B7 | THRESH1_F | | | | | |
| 0x01D7 | THRESH1_G | | | | | |
| 0x01F7 | THRESH1_H | | | | | |
| 0x0217 | THRESH1_I | | | | | |
| 0x0237 | THRESH1_J | | | | | |
| 0x0257 | THRESH1_K | | | | | |
| 0x0277 | THRESH1_L | | | | | |

CLOCK AND TIMESTAMP SETUP AND CONTROL REGISTERS

Table 29. Register Details

| Addr | Name | Bits | Bit Name | Description | Reset | Access |
|------------------|------------|---------|----------------------|---|-------|--------|
| 0x0009 | OSC32M | [15:8] | Reserved | Reserved. | 0x0 | R |
| | | [7:0] | OSC_32M_FREQ_ADJ | High frequency oscillator frequency control. 0x00 is the lowest frequency, and 0xFF is maximum frequency. | 0x90 | R/W |
| 0x000A OSC32M_CA | | 15 | OSC_32M_CAL_START | Start high frequency oscillator calibration cycle. Writing a 1 to this bit causes the high frequency oscillator calibration cycle to occur. 32 MHz oscillator cycles are counted during 128 low frequency oscillator cycles if using the 1 MHz low frequency oscillator, or 32 low frequency oscillator cycles if using the 32 kHz low frequency oscillator. The OSC_32M_CAL_COUNT bit field is updated with the count. The calibration cycle is completed. | 0x0 | R/W |
| | | [14:0] | OSC_32M_CAL_COUNT | High frequency oscillator calibration count. This bit field contains the total number of 32 MHz cycles that occurred during the last high frequency oscillator calibration cycle. | 0x0 | R |
| 0x000B | OSC1M | [15:10] | Reserved | Reserved. | 0x0 | R |
| | | [9:0] | OSC_1M_FREQ_ADJ | Low frequency oscillator frequency control. 0x000 is the lowest frequency, and 0x3FF is maximum frequency. | 0x2B2 | R/W |
| 0x000C | OSC32K | 15 | CAPTURE_TIMESTAMP | Enable time stamp capture. This bit field is used to activate the time stamp capture function. When set, the next rising edge on the time stamp input (defaults to GPIO0) causes a time stamp capture. This bit field is cleared when the time stamp occurs. | 0x0 | R/W |
| | | [14:6] | Reserved | Reserved. | 0x0 | R |
| | | [5:0] | OSC_32K_ADJUST | 32 kHz oscillator trim. | 0x12 | R/W |
| | | | | 00 0000: maximum frequency. | | |
| | | | | 01 0010: default frequency. | | |
| | | | | 11 1111: minimum frequency. | | |
| 0x0011 | STAMP_L | [15:0] | TIMESTAMP_COUNT_L | Count at last time stamp. Lower 16 bits. | 0x0 | R |
| 0x0012 | STAMP_H | [15:0] | TIMESTAMP_COUNT_H | Count at last time stamp. Upper 16 bits. | 0x0 | R |
| 0x0013 | STAMPDELTA | [15:0] | TIMESTAMP_SLOT_DELTA | Count remaining until next time slot start. | 0x0 | R |

SYSTEM REGISTERS

Table 30. Register Details

| Addr | Name | Bits | Bit Name | Description | Reset | Access |
|----------|----------------|---------|---------------|---|-------|--------|
| 0x0008 | CHIP_ID | [15:8] | Version | Mask version. | 0x0 | R |
| | | [7:0] | CHIP_ID | Chip ID. | 0xC0 | R |
| 0x002E | DATA_HOLD_FLAG | [15:12] | Reserved | Reserved. | 0x0 | R |
| | | 11 | HOLD_REGS_L | Prevent update of Time Slot L data registers. | 0x0 | R/W |
| | | | | 0: allow data register update. | | |
| | | | | 1: hold current contents of data register. | | |
| | | 10 | HOLD_REGS_K | Prevent update of time Slot K data registers. | 0x0 | R/W |
| | | | | 0: allow data register update. | | |
| | | | | 1: hold current contents of data register. | | |
| | | 9 | HOLD_REGS_J | Prevent update of Time Slot J data registers. | 0x0 | R/W |
| | | | | 0: allow data register update. | | |
| | | | | 1: hold current contents of data register. | | |
| | | 8 | HOLD_REGS_I | Prevent update of Time Slot I data registers. | 0x0 | R/W |
| | | | | 0: allow data register update. | | |
| | | | | 1: hold current contents of data register. | | |
| | | 7 | HOLD_REGS_H | Prevent Update of Time Slot H data registers. | 0x0 | R/W |
| | | | | 0: allow data register update. | | |
| | | | | 1: hold current contents of data register. | | |
| | | 6 | HOLD_REGS_G | Prevent update of Time Slot G data registers. | 0x0 | R/W |
| | | | | 0: allow data register update. | | |
| | | | | 1: hold current contents of data register. | | |
| | | 5 | HOLD_REGS_F | Prevent update of Time Slot F data registers. | 0x0 | R/W |
| | | | | 0: allow data register update. | | |
| | | - | | 1: hold current contents of data register. | | |
| | | 4 | HOLD_REGS_E | Prevent update of Time Slot E data registers. | 0x0 | R/W |
| | | | | 0: allow data register update. | | |
| | | _ | | 1: hold current contents of data register. | | |
| | | 3 | HOLD_REGS_D | Prevent update of Time Slot D data registers. | 0x0 | R/W |
| | | | | 0: allow data register update. | | |
| | | 2 | | 1: hold current contents of data register. | 0.0 | DAM |
| | | 2 | HOLD_REGS_C | Prevent update of Time Slot C data registers. | 0x0 | R/W |
| | | | | 0: allow data register update. | | |
| | | 1 | | 1: hold current contents of data register. | 00 | D (14/ |
| | | 1 | HOLD_REGS_B | Prevent update of Time Slot B data registers. | 0x0 | R/W |
| | | | | 0: allow data register update. 1: hold current contents of data register. | | |
| | | 0 | HOLD_REGS_A | Prevent update of Time Slot A data registers. | 0x0 | R/W |
| | | 0 | HOLD_REG3_A | 0: allow data register update. | 0.00 | r/ vv |
| | | | | 1: hold current contents of data register. | | |
| 0,000.00 | I2C_KEY | [15:12] | I2C_KEY_MATCH | Write the I2C_KEY_MATCH bit field to specify which GPIO pins | 0x0 | R/W |
| UXUUDO | IZC_KET | [13.12] | | must be high to change the slave address. A 0 ignores that | 0.00 | r/ vv |
| | | | | specific GPIO input. A 1 selects which GPIO must be high to | | |
| | | | | change the address. Any combination is allowed. Use Bit 12 for | | |
| | | L | | GPIO0, Bit 13 for GPIO1, Bit 14 for GPIO2, and Bit 15 for GPIO3. | | |
| | | [11:0] | I2C_KEY | I ² C address change key. Must write these bits to 0x4AD to change | 0x0 | R0/W |
| | | | | address. Write this bit field at the same time that the I2C_KEY_MATCH bit field is written. | | |
| | | | | | 1 | |

ADPD4000/ADPD4001

| Addr | Name | Bits | Bit Name | Description | Reset | Access |
|--------|----------|--------|----------------|---|-------|--------|
| 0x00B7 | I2C_ADDR | [15:8] | I2C_SLAVE_KEY2 | I ² C key Part 2. Must be written to 0xAD immediately following the write of the I2C_KEY bit field. The GPIO bits as selected in the I2C_KEY_MATCH bit field must also be set high at this time. | 0x0 | R/W |
| | | [7:1] | | I ² C slave address update field. Write the desired 7-bit slave address along with proper keys to change the I ² C slave address. | 0x24 | R/W |
| | | 0 | Reserved | Reserved. | 0x0 | R |

I/O SETUP AND CONTROL REGISTERS

Table 31. Register Details

| Addr | Name | Bits | Bit Name | Description | Reset | Acces |
|-------|----------|---------|---------------|---|-------|-------|
| x0022 | GPIO_CFG | [15:14] | GPIO_SLEW | Slew control for GPIO pins. | 0x0 | R/W |
| | | | | 0: slowest. | | |
| | | | | 1: slow. | | |
| | | | | 10: fastest. | | |
| | | | | 11: fast. | | |
| | | [13:12] | GPIO_DRV | Drive control for GPIO pins. | 0x0 | R/W |
| | | | | 0: medium. | | |
| | | | | 1: weak. | | |
| | | | | 10: strong. | | |
| | | | | 11: strong. | | |
| | | [11:9] | GPIO_PIN_CFG3 | GPIO3 pin configuration. | 0x0 | R/W |
| | | | | 000: disabled (tristate, input buffer off). | | |
| | | | | 001: enabled input. | | |
| | | | | 010: output—normal. | | |
| | | | | 011: output—inverted. | | |
| | | | | 100: pull-down only—normal. | | |
| | | | | 101: pull-down only—inverted. | | |
| | | | | 110: pull-up only—normal. | | |
| | | | | 111: pull-up only—inverted. | | |
| | | [8:6] | GPIO_PIN_CFG2 | GPIO2 pin configuration. | 0x0 | R/W |
| | | | | 000: disabled (tristate, input buffer off). | | |
| | | | | 001: enabled input. | | |
| | | | | 010: output—normal. | | |
| | | | | 011: output—inverted. | | |
| | | | | 100: pulldown only—normal. | | |
| | | | | 101: pull-down only—inverted. | | |
| | | | | 110: pull-up only—normal. | | |
| | | | | 111: pull-up only—inverted. | | |
| | | [5:3] | GPIO_PIN_CFG1 | GPIO1 pin configuration. | 0x0 | R/W |
| | | | | 000: disabled (tristate, input buffer off). | | |
| | | | | 001: enabled input. | | |
| | | | | 010: output—normal. | | |
| | | | | 011: output—inverted. | | |
| | | | | 100: pull-down only—normal. | | |
| | | | | 101: pull-down only—inverted. | | |
| | | | | 110: pull-up only—normal. | | |
| | | | | 111: pull-up only—inverted. | | |
| | | [2:0] | GPIO_PIN_CFG0 | GPIO0 pin configuration. | 0x0 | R/W |
| | | | | 000: disabled (tristate, input buffer off). | | |
| | | | | 001: enabled input. | | |
| | | | | 010: output—normal. | | |
| | | | | 011: output—inverted. | | |
| | | | | 100: pull-down only—normal. | | |

| Addr | Name | Bits | Bit Name | Description | Reset | Access |
|--------|--------|--------|----------|--|-------|--------|
| | | | | 101: pull-down only—inverted. | | |
| | | | | 110: pull-up only—normal. | | |
| | | | | 111: pull-up only—inverted. | | |
| 0x0023 | GPIO01 | 15 | Reserved | Reserved. | 0x0 | R |
| | | [14:8] | GPIOOUT1 | GPIO1 output signal select. | 0x0 | R/W |
| | | | | 0x00: Output Logic 0. | | |
| | | | | 0x01: Output Logic 1. | | |
| | | | | 0x02: Interrupt X. | | |
| | | | | 0x03: Interrupt Y. | | |
| | | | | 0x08: LED1A pulse. | | |
| | | | | 0x09: LED1B pulse. | | |
| | | | | 0x0A: LED2A pulse. | | |
| | | | | 0x0B: LED2B pulse. | | |
| | | | | 0x0C: LED3A pulse. | | |
| | | | | 0x0D: LED3B pulse. | | |
| | | | | 0x0E: LED4A pulse. | | |
| | | | | 0x0F: LED4B pulse. | | |
| | | | | 0x10: any LED pulse. | | |
| | | | | 0x11: in sleep state. | | |
| | | | | 0x16: low frequency oscillator output. | | |
| | | | | 0x17: 32 MHz oscillator output. | | |
| | | | | 0x18: 32 MHz oscillator output divided by 32 (1 MHz). | | |
| | | | | 0x30: Time Slot A LED pulse. | | |
| | | | | 0x31: Time Slot B LED pulse. | | |
| | | | | 0x32: Time Slot C LED pulse. | | |
| | | | | 0x33: Time Slot D LED pulse. | | |
| | | | | 0x34: Time Slot E LED pulse. | | |
| | | | | 0x35: Time Slot F LED pulse. | | |
| | | | | 0x36: Time Slot G LED pulse. | | |
| | | | | 0x37: Time Slot H LED pulse. | | |
| | | | | 0x38: Time Slot I LED pulse. | | |
| | | | | 0x39: Time Slot J LED pulse. | | |
| | | | | 0x3A: Time Slot K LED pulse. | | |
| | | | | 0x3B: Time Slot L LED pulse. | | |
| | | | | 0x3F: any timeslot LED pulse. | | |
| | | | | 0x40: Time Slot A modulation pulse. | | |
| | | | | 0x41: Time Slot B modulation pulse. | | |
| | | | | 0x42: Time Slot C modulation pulse. | | |
| | | | | 0x43: Time Slot D modulation pulse. | | |
| | | | | 0x44: Time Slot E modulation pulse. | | |
| | | | | 0x45: Time Slot F modulation pulse. | | |
| | | | | 0x46: Time Slot G modulation pulse. | | |
| | | | | 0x47: Time Slot H modulation pulse. | | |
| | | | | 0x48: Time Slot I modulation pulse. | | |
| | | | | 0x49: Time Slot J modulation pulse. | | |
| | | | | 0x4A: Time Slot K modulation pulse. | | |
| | | | | 0x4B: Time Slot L modulation pulse. | | |
| | | | | 0x4F: any time slot modulation pulse. | | |
| | | | | 0x50: output data cycle occurred in Time Slot A, which is useful | | |
| | | | | when synchronizing an external device to a decimated data rate | | |
| | | | | from the ADPD4000/ADPD4001. | | |
| | | | | 0x51: output data cycle occurred in Time Slot B. | | |
| | | | | 0x52: output data cycle occurred in Time Slot C. | | |
| | 1 | | | 0x53: output data cycle occurred in Time Slot D. | | |

| Addr | Name | Bits | Bit Name | Description | Reset | Acce |
|-------|-----------|--------|---------------------|---|-------|--------|
| | | | | 0x54: output data cycle occurred in Time Slot E. | | |
| | | | | 0x55: output data cycle occurred in Time Slot F. | | |
| | | | | 0x56: output data cycle occurred in Time Slot G. | | |
| | | | | 0x57: output data cycle occurred in Time Slot H. | | |
| | | | | 0x58: output data cycle occurred in Time Slot I. | | |
| | | | | 0x59: output data cycle occurred in Time Slot J. | | |
| | | | | 0x5A: output data cycle occurred in Time Slot K. | | |
| | | | | 0x5B: output data cycle occurred in Time Slot L. | | |
| | | | | 0x5F: output data cycle occurred in any time slot. | | |
| | | 7 | Reserved | Reserved. | 0x0 | R |
| | | [6:0] | GPIOOUT0 | GPIO0 output signal select. Options are identical to those described in GPIOOUT1. | 0x0 | R/W |
| x0024 | GPIO23 | 15 | Reserved | Reserved. | 0x0 | R |
| | | [14:8] | GPIOOUT3 | GPIO3 output signal select. Options are identical to those described in GPIOOUT1. | 0x0 | R/W |
| | | 7 | Reserved | Reserved. | 0x0 | R |
| | | [6:0] | GPIOOUT2 | GPIO2 output signal select. Options are identical to those described in GPIOOUT1. | 0x0 | R/W |
| x0025 | GPIO_IN | [15:4] | Reserved | Reserved. | 0x0 | R |
| | _ | [3:0] | GPIO_INPUT | GPIO input value (if enabled). Read back the value present on any GPIO enabled as an input. Bit 0 is GPIO1, Bit 1 is GPIO1, Bit 2 is GPIO2, and Bit 3 is GPIO3. | 0x0 | R |
| x0026 | GPIO_EXT | [15:8] | Reserved | Reserved. | 0x0 | R |
| | | 7 | TIMESTAMP_INV | Time stamp trigger invert. | 0x0 | R/W |
| | | | | 0: time stamp trigger is rising edge. | | |
| | | | | 1: time stamp trigger is falling edge. | | |
| | | 6 | TIMESTAMP_ALWAYS_EN | Enable time stamp always on. When set, do not automatically clear CAPTURE_TIMESTAMP. This bit provides an always activated time stamp. | 0x0 | R/W |
| | | [5:4] | TIMESTAMP_GPIO | Time stamp GPIO select. | 0x0 | R/W |
| | | [] | | 0x0: use GPIO0 for time stamp (default). | | |
| | | | | 0x1: use GPIO1 for time stamp. | | |
| | | | | 0x2: use GPIO2 for time stamp. | | |
| | | | | 0x3: use GPIO3 for time stamp | | |
| | | 3 | Reserved | Reserved. | 0x0 | R/W |
| | | 2 | EXT_SYNC_EN | External sync enable. When enabled, use the GPIO selected by | 0x0 | R/W |
| | | Z | EXT_STINC_EIN | EXT_SYNC_GPIO to trigger samples rather than the period counter. | UXU | r/vv |
| | | [1:0] | EXT_SYNC_GPIO | External synchronization GPIO select. | 0x0 | R/W |
| | | | | 00: use GPIO0 for external synchronization | | |
| | | | | 01: use GPIO1 for external synchronization. | | |
| | | | | 10: use GPIO2 for external synchronization. | | |
| | | | | 11: use GPIO3 for external synchronization. | | |
| x00B4 | IO_ADJUST | [15:4] | Reserved | Set to 0x005. | 0x005 | R/W |
| | | [3:2] | SPI_SLEW | Slew control for SPI pins. | 0x0 | R/W |
| | | [0.2] | | 0: slowest. | ente | , |
| | | | | 1: slow. | | |
| | | | | 10: fastest. | | |
| | | | | 11: fast. | | |
| | | [1:0] | SPI_DRV | Drive control for SPI pins. | 0x0 | R/W |
| | | [1.0] | אוט_ו יכ | 0: medium. | 0.00 | 11/ 11 |
| | | | | 1: weak. | | |
| | | | | | | |
| | | | | 10: strong. | | |
| | | | | 11: strong. | | |

TIME SLOT CONFIGURATION REGISTERS

Table 32. Register Details

| Addr | Name | Bits | Bit Name | Description | Reset | Access |
|--------|-----------|---------|-------------------|--|-------|--------|
| 0x0100 | TS_CTRL_A | 15 | Reserved | Reserved. | 0x0 | R |
| 0x0120 | TS_CTRL_B | 14 | CH2_EN_x | Channel 2 enable. | 0x0 | R/W |
| 0x0140 | TS_CTRL_C | | | 0: Channel 2 disabled. | | |
| 0x0160 | TS_CTRL_D | | | 1: Channel 2 enabled. | | |
| 0x0180 | TS_CTRL_E | [13:12] | SAMPLE_TYPE_x | Time Slot x sampling type. | 0x0 | R/W |
| 0x01A0 | TS_CTRL_F | | | 00: standard sampling modes. | | |
| 0x01C0 | TS_CTRL_G | | | 01: one-region digital integration mode. | | |
| 0x01E0 | TS_CTRL_H | | | 10: two-region digital integration mode. | | |
| 0x0200 | TS_CTRL_I | | | 11: impulse response mode. | | |
| 0x0220 | TS_CTRL_J | [11:10] | INPUT_R_SELECT_x | Input resistor (R _{IN}) select. | 0x0 | R/W |
| 0x0240 | TS_CTRL_K | | | 00: 500 Ω. | | |
| 0x0260 | TS_CTRL_L | | | 01: 6.25 kΩ. | | |
| | | | | 10: reserved. | | |
| | | | | 11: reserved. | | |
| | | [9:0] | TIMESLOT_OFFSET_x | Time Slot x offset in 64 \times number of 1 MHz low frequency oscillator cycles or 2 \times number of 32 kHz low frequency | 0x0 | R/W |
| | | | | oscillator cycles. | | |
| 0x0101 | TS_PATH_A | [15:12] | PRE_WIDTH_x | Preconditioning duration for Time Slot x. This value is in 2 μs | 0x4 | R/W |
| 0x0121 | TS_PATH_B | | | increments. A value of 0 skips the preconditioning state. | | |
| 0x0141 | TS_PATH_C | | | Default is 8 µs. | | |
| 0x0161 | TS_PATH_D | [11:9] | Reserved | Write 0x0. | 0x0 | R |
| 0x0181 | TS_PATH_E | [8:0] | AFE_PATH_CFG_x | Signal path selection. | 0x1DA | R/W |
| 0x01A1 | TS_PATH_F | | | 0x1DA: TIA, BPF, integrator, and ADC. | | |
| 0x01C1 | TS_PATH_G | | | 0x0E6: TIA, integrator, and ADC. | | |
| 0x01E1 | TS_PATH_H | | | 0x106: TIA and ADC. | | |
| 0x0201 | TS_PATH_I | | | 0x101: ADC. | |] |
| 0x0221 | TS_PATH_J | | | 0x0E1: buffer and ADC. | | |
| 0x0241 | TS_PATH_K | | | | | |
| 0x0261 | TS_PATH_L | | | | | |
| 0x0102 | INPUTS_A | [15:12] | INP78_x | IN7 and IN8 input pair enable. | 0x0 | R/W |
| 0x0122 | INPUTS_B | | | 0000: input pair disabled. IN7 and IN8 disconnected. | | |
| 0x0142 | INPUTS_C | | | 0001: IN7 connected to Channel 1. IN8 disconnected. | | |
| 0x0162 | INPUTS_D | | | 0010: IN7 connected to Channel 2. IN8 disconnected. | | |
| 0x0182 | INPUTS_E | | | 0011: IN7 disconnected. IN8 connected to Channel 1. | | |
| | INPUTS_F | | | 0100: IN7 disconnected. IN8 connected to Channel 2. | | |
| 0x01C2 | INPUTS_G | | | 0101: IN7 connected to Channel 1. IN8 connected to Channel 2. | | |
| 0x01E2 | INPUTS_H | | | 0110: IN7 connected to Channel 2. IN8 connected to Channel 1. | | |
| 0x0202 | INPUTS_I | | | 0111: IN7 and IN8 connected to Channel 1. Single-ended or | | |
| 0x0222 | | | | differentially based on PAIR78. | | |
| 0x0242 | | | | 1000: IN7 and IN8 connected to Channel 2. Single-ended or | | |
| 0x0262 | INPUTS_L | | | differentially based on PAIR78. | | |
| | | [11:8] | INP56_x | IN5 and IN6 input pair enable. | 0x0 | R/W |
| | | | | 0000: input pair disabled. IN5 and IN6 disconnected. | | |
| | | | | 0001: IN5 connected to Channel 1. IN6 disconnected. | | |
| | | | | 0010: IN5 connected to Channel 2. IN6 disconnected. | | |
| | | | | 0011: IN5 disconnected. IN6 connected to Channel 1. | | |
| | | | | 0100: IN5 disconnected. IN6 connected to Channel 2. | | |
| | | | | 0101: IN5 connected to Channel 1. IN6 connected to Channel 2. | 1 | |

| Addr | Name | Bits | Bit Name | Description | Reset | Access |
|------------------|------------------------|---------|--------------|---|-------|--------|
| | | | | 0110: IN5 connected to Channel 2. IN6 connected to Channel 1. | | |
| | | | | 0111: IN5 and IN6 connected to Channel 1. Single-ended or differentially based on PAIR56. | | |
| | | | | 1000: IN5 and IN6 connected to Channel 2. Single-ended or differentially based on PAIR56. | | |
| | | [7:4] | INP34_x | IN3 and IN4 input pair enable. | 0x0 | R/W |
| | | | | 0000: input pair disabled. IN3 and IN4 disconnected. | | |
| | | | | 0001: IN3 connected to Channel 1. IN4 disconnected. | | |
| | | | | 0010: IN3 connected to Channel 2. IN4 disconnected. | | |
| | | | | 0011: IN3 disconnected. IN4 connected to Channel 1. | | |
| | | | | 0100: IN3 disconnected. IN4 connected to Channel 2. | | |
| | | | | 0101: IN3 connected to Channel 1. IN4 connected to Channel 2. | | |
| | | | | 0110: IN3 connected to Channel 2. IN4 connected to Channel 1. | | |
| | | | | 0111: IN3 and IN4 connected to Channel 1. Single-ended or differentially based on PAIR34. | | |
| | | | | 1000: IN3 and IN4 connected to Channel. Single-ended or differentially based on PAIR34. | | |
| | | [3:0] | INP12_x | IN1 and IN2 input pair enable. | 0x0 | R/W |
| | | | | 0000: input pair disabled. IN1 and IN2 disconnected. | | |
| | | | | 0001: IN1 connected to Channel 1. IN2 disconnected. | | |
| | | | | 0010: IN1 connected to Channel 2. IN2 disconnected. | | |
| | | | | 0011: IN1 disconnected. IN2 connected to Channel 1. | | |
| | | | | 0100: IN1 disconnected. IN2 connected to Channel 2. | | |
| | | | | 0101: IN1 connected to Channel 1. IN2 connected to Channel 2. | | |
| | | | | 0110: IN1 connected to Channel 2. IN2 connected to Channel 1. | | |
| | | | | 0111: IN1 and IN2 connected to Channel 1. Single-ended or differentially based on PAIR12. | | |
| | | | | 1000: IN1 and IN2 connected to Channel 2. Single-ended or differentially based on PAIR12. | | |
| 0x0103 | CATHODE_A | 15 | Reserved | Reserved. | 0x0 | R |
| 0x0123 | CATHODE_B | [14:12] | PRECON_x | Precondition value for enabled inputs during Time Slot x. | 0x0 | R/W |
| 0x0143 | CATHODE_C | | | 000: float input(s). | | |
| 0x0163 | CATHODE_D | | | 001: precondition to VC1. 010: precondition to VC2. | | |
|)x0183)x01A3 | CATHODE_E CATHODE_F | | | 011: precondition to Vicm. Used when inputs are configured | | |
| 0x01C3 | CATHODE_G | | | differentially. | | |
| 0x01E3 | CATHODE_H | | | 100: precondition with TIA input. | | |
| 0x0203 | CATHODE_I | | | 101: precondition with TIA_VREF. | | |
| 0x0223 | CATHODE_J | | | 110: precondition by shorting differential pair. | | |
| 0x0243 | CATHODE_K | [11:10] | VC2_PULSE_x | VC2 pulse control for Time Slot x. | 0x0 | R/W |
| 0x0263 | CATHODE_L | | | 00: no pulsing. | | |
| | | | | 01: alternate VC2 on each subsequent Time Slot x. | | |
| | | | | 10: pulse to alternate value specified in VC2_ALT_x using modulation pulse. | | |
| | | [9:8] | VC2_ALT_x | VC2 alternate pulsed state for Time Slot x. | 0x0 | R/W |
| | | [5:0] | V C2_/ 121_X | 00: V _{DD} . | ono | |
| | | | | 01: TIA_VREF. | | |
| | | | | 10: TIA_VREF + 250 mV. | | |
| | | | | 11: GND. | | |
| | | [7:6] | VC2_SEL_x | VC2 active state for Time Slot x. | 0x0 | R/W |
| | | | | 00: V _{DD} . | | |
| | | | | 01: TIA_VREF. | | |
| | | | | 10: TIA_VREF + 250 mV. | | |
| | | | | 11: GND. | | |

| Addr | Name | Bits | Bit Name | Description | | Reset | Access |
|--------|------------|---------|--------------------|---|----------------------------------|-------|--------|
| | | [5:4] | VC1_PULSE_x | VC1 pulse control for Time S | lot x. | 0x0 | R/W |
| | | | | 00: no pulsing. | | | |
| | | | | 01: alternate VC1 on each subsequent Time Slot x. | | | |
| | | | | 10: pulse to alternate value s | pecified in VC1_ALT_x using | | |
| | | | | modulation pulse. | | | |
| | | [3:2] | VC1_ALT_x | VC1 alternate pulsed state for | or Time Slot x. | 0x0 | R/W |
| | | | | 00: V _{DD} . | | | |
| | | | | 01: TIA_VREF. | | | |
| | | | | 10: TIA_VREF + 250 mV. | | | |
| | | | | 11: GND. | | | |
| | | [1:0] | VC1_SEL_x | VC1 active state for Time Slo | t x. | 0x0 | R/W |
| | | | | 00: V _{DD} . | | | |
| | | | | 01: TIA_VREF. | | | |
| | | | | 10: TIA_VREF + 250 mV. | | | |
| | | | | 11: GND. | | | |
| 0x0104 | AFE_TRIM_A | [15:13] | Reserved | Write to 0x7. | | 0x7 | R/W |
| 0x0124 | AFE_TRIM_B | [12:11] | 11] AFE_TRIM_INT_x | Set the integrator input resis | tor when $AFE_INT_C_BUF_x = 0$. | 0x0 | R/W |
| 0x0144 | AFE_TRIM_C | | | Set the buffer gain when AF | $E_INT_C_BUF_x = 1$ | | |
| 0x0164 | AFE_TRIM_D | | | AFE_INT_C_BUF_x = 0 | AFE_INT_C_BUF_x = 1 | | |
| 0x0184 | AFE_TRIM_E | | | 00: 400 kΩ. | 00: gain = 1. | | |
| 0x01A4 | AFE_TRIM_F | | | 01: 200 kΩ. | 01: gain = 1. | | |
|)x01C4 | AFE_TRIM_G | | | 10: 100 kΩ. | 10: gain = 0.7. | | |
| 0x01E4 | AFE_TRIM_H | | | 11: 100 kΩ. | 11: gain = 0.7. | | |
| 0x0204 | AFE_TRIM_I | 10 | VREF_PULSE_x | TIA_VREF pulse control. | | 0x0 | R/W |
| 0x0224 | AFE_TRIM_J | | | 0: no pulsing. | | | |
| 0x0244 | AFE_TRIM_K | | | 1: pulse TIA_VREF based on I | modulation pulse. | | |
|)x0264 | | [9:8] | AFE_TRIM_VREF_x | Voltage select for TIA_VREF. | • | 0x3 | R/W |
| | | | | 00: TIA_VREF = 1.1385 V. | | | |
| | | | | 01: TIA_VREF = 1.012 V. | | | |
| | | | | 10: TIA_VREF = 0.8855 V. | | | |
| | | | | 11: TIA_VREF = 1.265 V. | | | |
| | | [7:6] | VREF_PULSE_VAL_x | TIA_VREF pulse alternate val | ue. | 0x3 | R/W |
| | | | | 00: modulate TIA_VREF = 1.1 | | | |
| | | | | 01: modulate TIA_VREF = 1.0 | | | |
| | | | | 10: modulate TIA_VREF = 0.8 | | | |
| | | | | 11: modulate TIA_VREF = 1.2 | 65 V. | | |
| | | [5:3] | TIA_GAIN_CH2_x | TIA resistor gain setting for C | Channel 2. | 0x0 | R/W |
| | | | | 000: 200 kΩ. | | | |
| | | | | 001: 100 kΩ. | | | |
| | | | | 010: 50 kΩ. | | | |
| | | | | 011: 25 kΩ. | | | |
| | | | | 100: 12.5 kΩ. | | | |
| | | [2:0] | TIA_GAIN_CH1_x | TIA resistor gain setting for 0 | Channel 1. | 0x0 | R/W |
| | | | | 000: 200 kΩ. | | | |
| | | | | 001: 100 kΩ. | | | |
| | | | | 010: 50 kΩ. | | | |
| | | | | 011: 25 kΩ. | | | |
| | | | | 100: 12.5 kΩ. | | | |

| Addr | Name | Bits | Bit Name | Description | Reset | Access |
|--------|---------------|---------|-------------------|--|-------|--------|
| 0x010D | PATTERN_A | [15:12] | LED_DISABLE_x | Four-pulse LED disable pattern. Set to 1 to disable the LED | 0x0 | R/W |
| 0x012D | PATTERN_B | | | pulse in the matching position in a group of four pulses. The | | |
| 0x014D | PATTERN_C | | | LSB maps to the first pulse. | | |
| 0x016D | PATTERN_D | [11:8] | MOD_DISABLE_x | Four-pulse modulation disable pattern. Set to 1 to disable | 0x0 | R/W |
| 0x018D | PATTERN_E | | | the modulation pulse in the matching position in a group of | | |
| 0x01AD | PATTERN_F | | | four pulses. The LSB maps to the first pulse. | | |
| 0x01CD | PATTERN_G | [7:4] | SUBTRACT_x | Four-pulse subtract pattern. Set to 1 to negate the math | 0x0 | R/W |
| 0x01ED | PATTERN_H | | | operation in the matching position in a group of four pulses. | | |
| 0x020D | PATTERN_I | | | The LSB maps to the first pulse. | | |
| 0x022D | PATTERN_J | [3:0] | REVERSE_INTEG_x | Four-pulse integration reverse pattern. Set to 1 to reverse the | 0x0 | R/W |
| 0x024D | PATTERN_K | | | integrator positive/negative pulse order in the matching | | |
| 0x026D | PATTERN_L | | | position in a group of four pulses. The LSB maps to the first pulse. | | |
| 0x0110 | DATA_FORMAT_A | [15:11] | DARK_SHIFT_x | Number of bits to shift the dark data to the right before | 0x0 | R/W |
| 0x0130 | DATA_FORMAT_B | | | writing to the FIFO for Time Slot x. Selectable between 0 bits | | |
| 0x0150 | DATA_FORMAT_C | | | and 32 bits. | | |
| 0x0170 | DATA_FORMAT_D | [10:8] | DARK_SIZE_x | Number of bytes of dark data to be written to the FIFO for | 0x0 | R/W |
| 0x0190 | DATA_FORMAT_E | | | Time Slot x. Selectable between 0 bytes and four bytes. | | |
| 0x01B0 | DATA_FORMAT_F | [7:3] | SIGNAL_SHIFT_x | Number of bits to shift the signal data to the right before | 0x0 | R/W |
| 0x01D0 | DATA_FORMAT_G | | | writing to the FIFO for Time Slot x. Selectable between 0 bits | | |
| 0x01F0 | DATA_FORMAT_H | | | and 32 bits. | | |
| 0x0210 | DATA_FORMAT_I | [2:0] | SIGNAL_SIZE_x | Number of bytes of signal data to be written to the FIFO for | 0x3 | R/W |
| 0x0230 | DATA_FORMAT_J | | | Time Slot x. Selectable between 0 bytes and four bytes. | | |
| 0x0250 | DATA_FORMAT_K | | | | | |
| 0x0270 | DATA_FORMAT_L | | | | | |
| 0x0112 | DECIMATE_A | [15:11] | Reserved | Write 0x0. | 0x0 | R |
| 0x0132 | DECIMATE_B | [10:4] | DECIMATE_FACTOR_x | Decimate sample divider. Output data rate is sample rate \div | 0x0 | R/W |
| 0x0152 | DECIMATE_C | | | (DECIMATE_FACTOR_x + 1). Decimate by 1 to 128. | | |
| 0x0172 | DECIMATE_D | [3:0] | DECIMATE_TYPE_x | Decimation type select. | 0x0 | R/W |
| 0x0192 | DECIMATE_E | | | 0: block sum, CIC first order. | | |
| 0x01B2 | DECIMATE_F | | | 1: signal uses CIC second order. | | |
| 0x01D2 | DECIMATE_G | | | 10: signal uses CIC third order. | | |
| 0x01F2 | DECIMATE_H | | | 11: signal uses CIC fourth order. | | |
| 0x0212 | DECIMATE_I | | | 100: reserved. | | |
| 0x0232 | DECIMATE_J | | | | | |
| 0x0252 | DECIMATE_K | | | | | |
| 0x0272 | DECIMATE_L | | | | | |

AFE TIMING SETUP REGISTERS

Table 33. Register Details

| Addr | Name | Bits | Bit Name | Description | Reset | Access |
|--------|---------------|---------|---------------------|--|-------|--------|
| 0x0107 | COUNTS_A | [15:8] | NUM_INT_x | Number of ADC cycles or acquisition width. Number of analog | 0x1 | R/W |
| 0x0127 | COUNTS_B | | | integration cycles per ADC conversion or the acquisition width | | |
| 0x0147 | COUNTS_C | | | for digital integration and impulse mode. A setting of 0 is not allowed. | | |
| 0x0167 | COUNTS_D | | | allowed. | | |
| 0x0187 | COUNTS_E | [7:0] | NUM_REPEAT_x | Number of sequence repeats. Total number of pulses = | 0x1 | R/W |
| 0x01A7 | COUNTS_F | | | NUM_INT_x \times NUM_REPEAT_x. A setting of 0 is not allowed. | | |
| 0x01C7 | COUNTS_G | | | | | |
| 0x01E7 | COUNTS_H | | | | | |
| 0x0207 | COUNTS_I | | | | | |
| 0x0227 | COUNTS_J | | | | | |
| 0x0247 | COUNTS_K | | | | | |
| 0x0267 | COUNTS_L | | | | | |
| 0x0108 | PERIOD_A | [15:14] | Reserved | Reserved. | 0x0 | R |
| 0x0128 | PERIOD_B | [13:12] | MOD_TYPE_x | Modulation connection type. | 0x0 | R/W |
| 0x0148 | PERIOD_C | | | 00: TIA is continuously connected to input after precondition. | | |
| 0x0168 | PERIOD_D | | | No connection modulation. | | |
| 0x0188 | PERIOD_E | | | 01: float type operation. Pulse connection from input to TIA | | |
| 0x01A8 | PERIOD_F | | | with modulation pulse, floating between pulses. | | |
| 0x01C8 | PERIOD_G | | | 10: nonfloat type connection modulation. Pulse connection | | |
| 0x01E8 | PERIOD_H | | | from input to TIA. Connect to precondition value between | | |
| 0x0208 | PERIOD_I | | | pulses. | | |
| 0x0228 | PERIOD_J | [11:10] | Reserved | Reserved. | 0x0 | R |
| 0x0248 | PERIOD_K | [9:0] | MIN_PERIOD_x | Minimum period for pulse repetition in µs. Override for the | 0x0 | R/W |
| 0x0268 | PERIOD_L | | | automatically calculated period. Used in float type operations | | |
| | | | | to set the float time of second and subsequent floats using the | | |
| 0x010A | INTEG_SETUP_A | 15 | | formula: <i>Float Time = MIN_PERIOD_x – MOD_WIDTH_x</i> . | 0.40 | R/W |
| 0x010A | INTEG_SETUP_B | 15 | SINGLE_INTEG_x | Use single integrator pulse 0: use both generated integrator clocks. | 0x0 | F/ VV |
| 0x012A | INTEG_SETUP_C | | | 1: skip the second integrator clock. | | |
| 0x014A | INTEG_SETUP_D | [14:12] | CH2_AMP_DISABLE_x | Amplifier disables for power control. Set the appropriate bit to | 0x0 | R/W |
| UXUTUA | INTEG_SETUP_D | [14.12] | CTZ_AIVIF_DISABLE_X | disable the Channel 2 amplifier in Time Slot x. | 0.00 | |
| 0x018A | INTEG_SETUP_E | | | 0: TIA. | | |
| 0x01AA | INTEG_SETUP_F | | | 1: band-pass filter. | | |
| | INTEG_SETUP_G | | | 2: integrator. | | |
| | INTEG_SETUP_H | | | | | |
| 0x020A | | 11 | AFE_INT_C_BUF_x | Set to 1 to configure the integrator as a buffer in Time Slot x. | 0x0 | R/W |
| | INTEG_SETUP_J | [10:8] | CH1_AMP_DISABLE_x | Amplifier disables for power control. Set the appropriate bit to | | R/W |
| | INTEG_SETUP_K | [] | | disable the Channel 1 amplifier in Time Slot x. | ente | |
| 0x026A | INTEG_SETUP_L | | | 0: TIA. | | |
| | ···· | | | 1: band-pass filter. | | |
| | | | | 2: integrator. | | |
| | | [7:6] | ADC_COUNT_x | ADC conversions per pulse. Number of conversions = | 0x0 | R/W |
| | | | | ADC_COUNT + 1. | | |
| | | 5 | Reserved | Reserved. | 0x0 | R |
| | | | | | | |

| Addr | Name | Bits | Bit Name | Description | Reset | Access |
|--------|---------------|---------|---------------------|--|-------|--------|
| 0x010B | INTEG_OS_A | [15:13] | Reserved | Reserved. | 0x0 | R |
| 0x012B | INTEG_OS_B | [12:8] | INTEG_FINE_OFFSET_x | Integrator clock fine offset for Time Slot x in 31.25 ns | 0x14 | R/W |
| 0x014B | INTEG_OS_C | | | increments per LSB. | | |
| 0x016B | INTEG_OS_D | [7:0] | INTEG_OFFSET_x | Integrator clock coarse offset for Time Slot x in 1 µs increments | 0x10 | R/W |
| 0x018B | INTEG_OS_E | | | per LSB. | | |
| 0x01AB | INTEG_OS_F | | | | | |
| 0x01CB | INTEG_OS_G | | | | | |
| 0x01EB | INTEG_OS_H | | | | | |
| 0x020B | INTEG_OS_I | | | | | |
| 0x022B | INTEG_OS_J | | | | | |
| 0x024B | INTEG_OS_K | | | | | |
| 0x026B | INTEG_OS_L | | | | | |
| 0x010C | MOD_PULSE_A | [15:8] | MOD_WIDTH_x | Modulation pulse width for Time Slot x in μ s. 0 = disable. | 0x1 | R/W |
| 0x012C | MOD_PULSE_B | [7:0] | MOD_OFFSET_x | Modulation pulse offset for Time Slot x in µs. | 0x0 | R/W |
| 0x014C | MOD_PULSE_C | | | | | |
| 0x016C | MOD_PULSE_D | | | | | |
| 0x018C | MOD_PULSE_E | | | | | |
| 0x01AC | MOD_PULSE_F | | | | | |
| 0x01CC | MOD_PULSE_G | | | | | |
| 0x01EC | MOD_PULSE_H | | | | | |
| 0x020C | MOD_PULSE_I | | | | | |
| 0x022C | MOD_PULSE_J | | | | | |
| 0x024C | MOD_PULSE_K | | | | | |
| 0x026C | MOD_PULSE_L | | | | | |
| 0x0113 | DIGINT_LIT_A | [15:9] | Reserved | Reserved. | 0x0 | R |
| 0x0133 | DIGINT_LIT_B | [8:0] | LIT_OFFSET_x | Digital integration mode, acquisition window lit offset in μ s for | 0x26 | R/W |
| 0x0153 | DIGINT_LIT_C | | | Time Slot x. Also, impulse response mode offset. | | |
| 0x0173 | DIGINT_LIT_D | | | | | |
| 0x0193 | DIGINT_LIT_E | | | | | |
| 0x01B3 | DIGINT_LIT_F | | | | | |
| 0x01D3 | DIGINT_LIT_G | | | | | |
| 0x01F3 | DIGINT_LIT_H | | | | | |
| 0x0213 | DIGINT_LIT_I | | | | | |
| 0x0233 | DIGINT_LIT_J | | | | | |
| 0x0253 | DIGINT_LIT_K | | | | | |
| 0x0273 | DIGINT_LIT_L | | | | | |
| 0x0114 | DIGINT_DARK_A | [15:7] | DARK2_OFFSET_x | Digital integration mode, acquisition window Dark Offset 2 for | 0x046 | R/W |
| 0x0134 | DIGINT_DARK_B | | | Time Slot x in μs. | | |
| 0x0154 | DIGINT_DARK_C | [6:0] | DARK1_OFFSET_x | Digital integration mode, acquisition window Dark Offset 1 for | 0x6 | R/W |
| 0x0174 | DIGINT_DARK_D | | | Time Slot x in μs. | | |
| 0x0194 | DIGINT_DARK_E | | | | | |
| 0x01B4 | DIGINT_DARK_F | | | | | |
| 0x01D4 | DIGINT_DARK_G | | | | | |
| 0x01F4 | DIGINT_DARK_H | | | | | |
| 0x0214 | DIGINT_DARK_I | | | | | |
| 0x0234 | DIGINT_DARK_J | | | | | |
| 0x0254 | DIGINT_DARK_K | | | | | |
| 0x0274 | DIGINT_DARK_L | | | | | |

LED CONTROL AND TIMING REGISTERS

Table 34. Register Details

| Addr | Name | Bits | Bit Name | Description | Reset | Access |
|--------|-------------|--------|------------------|---|-------|--------|
| 0x0105 | LED_POW12_A | 15 | LED_DRIVESIDE2_x | LED output select for LED2x. | 0x0 | R/W |
| 0x0125 | LED_POW12_B | | | 0: drive LED on Output LED2A. | | |
| 0x0145 | LED_POW12_C | | | 1: drive LED on Output LED2B. | | |
| 0x0165 | LED_POW12_D | [14:8] | LED_CURRENT2_x | LED current setting for LED2A or LED2B output. Set to 0 to disable. | 0x0 | R/W |
| 0x0185 | LED_POW12_E | | | Output current varies monotonically from 2 mA to 200 mA for values | | |
| 0x01A5 | LED_POW12_F | | | between 0x01 and 0x7F. | | |
| 0x01C5 | LED_POW12_G | 7 | LED_DRIVESIDE1_x | LED output select for LED1x. | 0x0 | R/W |
| 0x01E5 | LED_POW12_H | | | 0: drive LED on Output LED1A. | | |
| 0x0205 | LED_POW12_I | | | 1: drive LED on Output LED1B. | | |
| 0x0225 | LED_POW12_J | [6:0] | LED_CURRENT1_x | LED current setting for LED1A or LED1B output. Set to 0 to disable. | 0x0 | R/W |
| 0x0245 | LED_POW12_K | | | Output current varies monotonically from 2 mA to 200 mA for values | | |
| 0x0265 | LED_POW12_L | | | between 0x01 and 0x7F. | | |
| 0x0106 | LED_POW34_A | 15 | LED_DRIVESIDE4_x | LED output select for LED4x. | 0x0 | R/W |
| 0x0126 | LED_POW34_B | | | 0: drive LED on Output LED4A. | | |
| 0x0146 | LED_POW34_C | | | 1: drive LED on Output LED4B. | | |
| 0x0166 | LED_POW34_D | [14:8] | LED_CURRENT4_x | LED current setting for LED4A or LED4B output. Set to 0 to disable. | 0x0 | R/W |
| 0x0186 | LED_POW34_E | | | Output current varies monotonically from 2 mA to 200 mA for values | | |
| 0x01A6 | LED_POW34_F | | | between 0x01 and 0x7F. | | |
| 0x01C6 | LED_POW34_G | 7 | LED_DRIVESIDE3_x | LED output select for LED3x. | 0x0 | R/W |
| 0x01E6 | LED_POW34_H | | | 0: drive LED on Output LED3A. | | |
| 0x0206 | LED_POW34_I | | | 1: drive LED on Output LED3B. | | |
| 0x0226 | LED_POW34_J | [6:0] | LED_CURRENT3_x | LED current setting for LED3A or LED3B output. Set to 0 to disable. | 0x0 | R/W |
| 0x0246 | LED_POW34_K | | | Output current varies monotonically from 2 mA to 200 mA for values | | |
| 0x0266 | LED_POW34_L | | | between 0x01 and 0x7F. | | |
| 0x0109 | LED_PULSE_A | [15:8] | LED_WIDTH_x | LED pulse width in µs. | 0x2 | R/W |
| 0x0129 | LED_PULSE_B | [7:0] | LED_OFFSET_x | LED pulse offset in µs. Set to a minimum of 25 µs (0x19). | 0x10 | R/W |
| 0x0149 | LED_PULSE_C | | | | | |
| 0x0169 | LED_PULSE_D | | | | | |
| 0x0189 | LED_PULSE_E | | | | | |
| 0x01A9 | LED_PULSE_F | | | | | |
| 0x01C9 | LED_PULSE_G | | | | | |
| 0x01E9 | LED_PULSE_H | | | | | |
| 0x0209 | LED_PULSE_I | | | | | |
| 0x0229 | LED_PULSE_J | | | | | |
| 0x0249 | LED_PULSE_K | | | | | |
| 0x0269 | LED_PULSE_L | | | | | |

ADC OFFSET REGISTERS

Table 35. Register Details

| Addr | Name | Bits | Bit Name | Description | Reset | Access |
|--------|------------|--------|------------------|--|-------|--------|
| 0x010E | | | Reserved | Reserved. | 0x0 | R |
| 0x012E | | | CH1_ADC_ADJUST_x | Adjustment to ADC value. This value is subtracted from the ADC | 0x0 | R/W |
| 0x014E | ADC_OFF1_C | | | value for Channel 1 in Time Slot x. | | |
| 0x016E | ADC_OFF1_D | | | | | |
| 0x018E | ADC_OFF1_E | | | | | |
| 0x01AE | ADC_OFF1_F | | | | | |
| 0x01CE | ADC_OFF1_G | | | | | |
| 0x01EE | ADC_OFF1_H | | | | | |
| 0x020E | ADC_OFF1_I | | | | | |
| 0x022E | ADC_OFF1_J | | | | | |
| 0x024E | ADC_OFF1_K | | | | | |
| 0x026E | ADC_OFF1_L | | | | | |
| 0x010F | ADC_OFF2_A | 15 | ZERO_ADJUST_x | | 0x0 | R/W |
| 0x012F | ADC_OFF2_B | 14 | Reserved | Reserved. | | |
| 0x014F | ADC_OFF2_C | [13:0] | CH2_ADC_ADJUST_x | Adjustment to ADC value. This value is subtracted from the ADC | 0x0 | R/W |
| 0x016F | ADC_OFF2_D | | | value for Channel 2 in Time Slot x. | | |
| 0x018F | ADC_OFF2_E | | | | | |
| 0x01AF | ADC_OFF2_F | | | | | |
| 0x01CF | ADC_OFF2_G | | | | | |
| 0x01EF | ADC_OFF2_H | | | | | |
| 0x020F | ADC_OFF2_I | | | | | |
| 0x022F | ADC_OFF2_J | | | | | |
| 0x024F | ADC_OFF2_K | | | | | |
| 0x026F | ADC_OFF2_L | | | | | |

OUTPUT DATA REGISTERS


Table 36. Register Details

| Addr | Name | Bits | Bit Name | Description | Reset | Access |
|--------|-------------|--------|-------------|---|-------|--------|
| 0x002F | FIFO_DATA | [15:0] | FIFO_DATA | FIFO data port | 0x0 | R |
| 0x0030 | SIGNAL1_L_A | [15:0] | SIGNAL1_L_A | Signal Channel 1 lower half Time Slot A | 0x0 | R |
| 0x0031 | SIGNAL1_H_A | [15:0] | SIGNAL1_H_A | Signal Channel 1 upper half Time Slot A | 0x0 | R |
| 0x0032 | SIGNAL2_L_A | [15:0] | SIGNAL2_L_A | Signal Channel 2 lower half Time Slot A | 0x0 | R |
| 0x0033 | SIGNAL2_H_A | [15:0] | SIGNAL2_H_A | Signal Channel 2 upper half Time Slot A | 0x0 | R |
| 0x0034 | DARK1_L_A | [15:0] | DARK1_L_A | Dark Channel 1 value lower half Time Slot A | 0x0 | R |
| 0x0035 | DARK1_H_A | [15:0] | DARK1_H_A | Dark Channel 1 value upper half Time Slot A | 0x0 | R |
| 0x0036 | DARK2_L_A | [15:0] | DARK2_L_A | Dark Channel 2 value lower half Time Slot A | 0x0 | R |
| 0x0037 | DARK2_H_A | [15:0] | DARK2_H_A | Dark Channel 2 value upper half Time Slot A | 0x0 | R |
| 0x0038 | SIGNAL1_L_B | [15:0] | SIGNAL1_L_B | Signal Channel 1 lower half Time Slot B | 0x0 | R |
| 0x0039 | SIGNAL1_H_B | [15:0] | SIGNAL1_H_B | Signal Channel 1 upper half Time Slot B | 0x0 | R |
| 0x003A | SIGNAL2_L_B | [15:0] | SIGNAL2_L_B | Signal Channel 2 lower half Time Slot B | 0x0 | R |
| 0x003B | SIGNAL2_H_B | [15:0] | SIGNAL2_H_B | Signal Channel 2 upper half Time Slot B | 0x0 | R |
| 0x003C | DARK1_L_B | [15:0] | DARK1_L_B | Dark Channel 1 value lower half Time Slot B | 0x0 | R |
| 0x003D | DARK1_H_B | [15:0] | DARK1_H_B | Dark Channel 1 value upper half Time Slot B | 0x0 | R |
| 0x003E | DARK2_L_B | [15:0] | DARK2_L_B | Dark Channel 2 value lower half Time Slot B | 0x0 | R |
| 0x003F | DARK2_H_B | [15:0] | DARK2_H_B | Dark Channel 2 value upper half Time Slot B | 0x0 | R |
| 0x0040 | SIGNAL1_L_C | [15:0] | SIGNAL1_L_C | Signal Channel 1 lower half Time Slot C | 0x0 | R |
| 0x0041 | SIGNAL1_H_C | [15:0] | SIGNAL1_H_C | Signal Channel 1 upper half Time Slot C | 0x0 | R |
| 0x0042 | SIGNAL2_L_C | [15:0] | SIGNAL2_L_C | Signal Channel 2 lower half Time Slot C | 0x0 | R |
| 0x0043 | SIGNAL2_H_C | [15:0] | SIGNAL2_H_C | Signal Channel 2 upper half Time Slot C | 0x0 | R |
| 0x0044 | DARK1_L_C | [15:0] | DARK1_L_C | Dark Channel 1 value lower half Time Slot C | 0x0 | R |

| Addr | Name | Bits | Bit Name | Description | Reset | Access |
|--------|-------------|--------|-------------|---|------------|--------|
| 0x0045 | DARK1_H_C | [15:0] | DARK1_H_C | Dark Channel 1 value upper half Time Slot C | 0x0 | R |
| 0x0046 | DARK2_L_C | [15:0] | DARK2_L_C | Dark Channel 2 value lower half Time Slot C | 0x0 | R |
| 0x0047 | DARK2_H_C | [15:0] | DARK2_H_C | Dark Channel 2 value upper half Time Slot C | 0x0 | R |
| 0x0048 | SIGNAL1_L_D | [15:0] | SIGNAL1_L_D | Signal Channel 1 lower half Time Slot D | 0x0 | R |
| 0x0049 | SIGNAL1_H_D | [15:0] | SIGNAL1_H_D | Signal Channel 1 upper half Time Slot D | 0x0 | R |
| 0x004A | SIGNAL2_L_D | [15:0] | SIGNAL2_L_D | Signal Channel 2 lower half Time Slot D | 0x0 | R |
| 0x004B | SIGNAL2_H_D | [15:0] | SIGNAL2_H_D | Signal Channel 2 upper half Time Slot D | 0x0 | R |
| 0x004C | DARK1_L_D | [15:0] | DARK1_L_D | Dark Channel 1 value lower half Time Slot D | 0x0 | R |
| 0x004D | DARK1_H_D | [15:0] | DARK1_H_D | Dark Channel 1 value upper half Time Slot D | 0x0 | R |
| 0x004E | DARK2_L_D | [15:0] | DARK2_L_D | Dark Channel 2 value lower half Time Slot D | 0x0 | R |
| 0x004F | DARK2_H_D | [15:0] | DARK2_H_D | Dark Channel 2 value upper half Time Slot D | 0x0 | R |
| 0x0050 | SIGNAL1_L_E | [15:0] | SIGNAL1_L_E | Signal Channel 1 lower half Time Slot E | 0x0 | R |
| 0x0051 | SIGNAL1_H_E | [15:0] | SIGNAL1_H_E | Signal Channel 1 upper half Time Slot E | 0x0 | R |
| 0x0052 | SIGNAL2_L_E | [15:0] | SIGNAL2_L_E | Signal Channel 2 lower half Time Slot E | 0x0 | R |
| 0x0053 | SIGNAL2_H_E | [15:0] | SIGNAL2_H_E | Signal Channel 2 upper half Time Slot E | 0x0 | R |
| 0x0054 | DARK1_L_E | [15:0] | DARK1_L_E | Dark Channel 1 value lower half Time Slot E | 0x0 | R |
| 0x0055 | DARK1_H_E | [15:0] | DARK1_H_E | Dark Channel 1 value upper half Time Slot E | 0x0 | R |
| 0x0056 | DARK2_L_E | [15:0] | DARK2_L_E | Dark Channel 2 value lower half Time Slot E | 0x0 | R |
| 0x0057 | DARK2_H_E | [15:0] | DARK2_H_E | Dark Channel 2 value upper half Time Slot E | 0x0 | R |
| 0x0058 | SIGNAL1_L_F | [15:0] | SIGNAL1_L_F | Signal Channel 1 lower half Time Slot F | 0x0 | R |
| 0x0050 | SIGNAL1_H_F | [15:0] | SIGNAL1_H_F | Signal Channel 1 upper half Time Slot F | 0x0 0x0 | R |
| 0x0055 | SIGNAL2_L_F | [15:0] | SIGNAL2_L_F | Signal Channel 2 lower half Time Slot F | 0x0 0x0 | R |
| 0x005A | SIGNAL2_H_F | [15:0] | SIGNAL2_H_F | Signal Channel 2 upper half Time Slot F | 0x0 0x0 | R |
| 0x005D | DARK1_L_F | [15:0] | DARK1_L_F | Dark Channel 1 value lower half Time Slot F | 0x0 0x0 | R |
| 0x005C | DARK1_L_F | [15:0] | | Dark Channel 1 value upper half Time Slot F | 0x0 0x0 | R |
| | | | DARK1_H_F | Dark Channel 2 value lower half Time Slot F | 0x0 0x0 | R |
| 0x005E | DARK2_L_F | [15:0] | DARK2_L_F | Dark Channel 2 value upper half Time Slot F | 0x0 0x0 | R |
| 0x005F | DARK2_H_F | [15:0] | DARK2_H_F | | | |
| 0x0060 | SIGNAL1_L_G | [15:0] | SIGNAL1_L_G | Signal Channel 1 lower half Time Slot G | 0x0 | R |
| 0x0061 | SIGNAL1_H_G | [15:0] | SIGNAL1_H_G | Signal Channel 1 upper half Time Slot G | 0x0 | R |
| 0x0062 | SIGNAL2_L_G | [15:0] | SIGNAL2_L_G | Signal Channel 2 lower half Time Slot G | 0x0 | R |
| 0x0063 | SIGNAL2_H_G | [15:0] | SIGNAL2_H_G | Signal Channel 2 upper half Time Slot G | 0x0 | R |
| 0x0064 | DARK1_L_G | [15:0] | DARK1_L_G | Dark Channel 1 value lower half Time Slot G | 0x0 | R |
| 0x0065 | DARK1_H_G | [15:0] | DARK1_H_G | Dark Channel 1 value upper half Time Slot G | 0x0 | R |
| 0x0066 | DARK2_L_G | [15:0] | DARK2_L_G | Dark Channel 2 value lower half Time Slot G | 0x0 | R |
| 0x0067 | DARK2_H_G | [15:0] | DARK2_H_G | Dark Channel 2 value upper half Time Slot G | 0x0 | R |
| 0x0068 | SIGNAL1_L_H | [15:0] | SIGNAL1_L_H | Signal Channel 1 lower half Time Slot H | 0x0 | R |
| 0x0069 | SIGNAL1_H_H | [15:0] | SIGNAL1_H_H | Signal Channel 1 upper half Time Slot H | 0x0 | R |
| 0x006A | SIGNAL2_L_H | [15:0] | SIGNAL2_L_H | Signal Channel 2 lower half Time Slot H | 0x0 | R |
| 0x006B | SIGNAL2_H_H | [15:0] | SIGNAL2_H_H | Signal Channel 2 upper half Time Slot H | 0x0 | R |
| 0x006C | DARK1_L_H | [15:0] | DARK1_L_H | Dark Channel 1 value lower half Time Slot H | 0x0 | R |
| 0x006D | DARK1_H_H | [15:0] | DARK1_H_H | Dark Channel 1 value upper half Time Slot H | 0x0 | R |
| 0x006E | DARK2_L_H | [15:0] | DARK2_L_H | Dark Channel 2 value lower half Time Slot H | 0x0 | R |
| 0x006F | DARK2_H_H | [15:0] | DARK2_H_H | Dark Channel 2 value upper half Time Slot H | 0x0 | R |
| 0x0070 | SIGNAL1_L_I | [15:0] | SIGNAL1_L_I | Signal Channel 1 lower half Time Slot I | 0x0 | R |
| 0x0071 | SIGNAL1_H_I | [15:0] | SIGNAL1_H_I | Signal Channel 1 upper half Time Slot I | 0x0 | R |
| 0x0072 | SIGNAL2_L_I | [15:0] | SIGNAL2_L_I | Signal Channel 2 lower half Time Slot I | 0x0 | R |
| 0x0073 | SIGNAL2_H_I | [15:0] | SIGNAL2_H_I | Signal Channel 2 upper half Time Slot I | 0x0 | R |
| 0x0074 | DARK1_L_I | [15:0] | DARK1_L_I | Dark Channel 1 value lower half Time Slot I | 0x0 | R |
| 0x0075 | DARK1_H_I | [15:0] | DARK1_H_I | Dark Channel 1 value upper half Time Slot I | 0x0 | R |
| 0x0076 | DARK2_L_I | [15:0] | DARK2_L_I | Dark Channel 2 value lower half Time Slot I | 0x0 | R |
| 0x0077 | DARK2_H_I | [15:0] | DARK2_H_I | Dark Channel 2 value upper half Time Slot I | 0x0 | R |
| 0x0078 | SIGNAL1_L_J | [15:0] | SIGNAL1_L_J | Signal Channel 1 lower half Time Slot J | 0x0 | R |
| 0x0079 | SIGNAL1_H_J | [15:0] | SIGNAL1_H_J | Signal Channel 1 upper half Time Slot J | 0x0 | R |

| Addr | Name | Bits | Bit Name | Description | Reset | Access |
|--------|-------------|--------|-------------|---|-------|--------|
| 0x007A | SIGNAL2_L_J | [15:0] | SIGNAL2_L_J | Signal Channel 2 lower half Time Slot J | 0x0 | R |
| 0x007B | SIGNAL2_H_J | [15:0] | SIGNAL2_H_J | Signal Channel 2 upper half Time Slot J | 0x0 | R |
| 0x007C | DARK1_L_J | [15:0] | DARK1_L_J | Dark Channel 1 value lower half Time Slot J | 0x0 | R |
| 0x007D | DARK1_H_J | [15:0] | DARK1_H_J | Dark Channel 1 value upper half Time Slot J | 0x0 | R |
| 0x007E | DARK2_L_J | [15:0] | DARK2_L_J | Dark Channel 2 value lower half Time Slot J | 0x0 | R |
| 0x007F | DARK2_H_J | [15:0] | DARK2_H_J | Dark Channel 2 value upper half Time Slot J | 0x0 | R |
| 0x0080 | SIGNAL1_L_K | [15:0] | SIGNAL1_L_K | Signal Channel 1 lower half Time Slot K | 0x0 | R |
| 0x0081 | SIGNAL1_H_K | [15:0] | SIGNAL1_H_K | Signal Channel 1 upper half Time Slot K | 0x0 | R |
| 0x0082 | SIGNAL2_L_K | [15:0] | SIGNAL2_L_K | Signal Channel 2 lower half Time Slot K | 0x0 | R |
| 0x0083 | SIGNAL2_H_K | [15:0] | SIGNAL2_H_K | Signal Channel 2 upper half Time Slot K | 0x0 | R |
| 0x0084 | DARK1_L_K | [15:0] | DARK1_L_K | Dark Channel 1 value lower half Time Slot K | 0x0 | R |
| 0x0085 | DARK1_H_K | [15:0] | DARK1_H_K | Dark Channel 1 value upper half Time Slot K | 0x0 | R |
| 0x0086 | DARK2_L_K | [15:0] | DARK2_L_K | Dark Channel 2 value lower half Time Slot K | 0x0 | R |
| 0x0087 | DARK2_H_K | [15:0] | DARK2_H_K | Dark Channel 2 value upper half Time Slot K | 0x0 | R |
| 0x0088 | SIGNAL1_L_L | [15:0] | SIGNAL1_L_L | Signal Channel 1 lower half Time Slot L | 0x0 | R |
| 0x0089 | SIGNAL1_H_L | [15:0] | SIGNAL1_H_L | Signal Channel 1 upper half Time Slot L | 0x0 | R |
| 0x008A | SIGNAL2_L_L | [15:0] | SIGNAL2_L_L | Signal Channel 2 lower half Time Slot L | 0x0 | R |
| 0x008B | SIGNAL2_H_L | [15:0] | SIGNAL2_H_L | Signal Channel 2 upper half Time Slot L | 0x0 | R |
| 0x008C | DARK1_L_L | [15:0] | DARK1_L_L | Dark Channel 1 value lower half Time Slot L | 0x0 | R |
| 0x008D | DARK1_H_L | [15:0] | DARK1_H_L | Dark Channel 1 value upper half Time Slot L | 0x0 | R |
| 0x008E | DARK2_L_L | [15:0] | DARK2_L_L | Dark Channel 2 value lower half Time Slot L | 0x0 | R |
| 0x008F | DARK2_H_L | [15:0] | DARK2_H_L | Dark Channel 2 value upper half Time Slot L | 0x0 | R |

OUTLINE DIMENSIONS



Dimensions shown in millimeters

ORDERING GUIDE

| Model ^{1, 2} | Temperature Range | Package Description | Package Option |
|-----------------------|-------------------|--|----------------|
| ADPD4000BCBZR7 | -40°C to +85°C | 35-Ball Wafer Level Chip Scale Package [WLCSP] | CB-35-2 |
| ADPD4001BCBZR7 | -40°C to +85°C | 33-Ball Wafer Level Chip Scale Package [WLCSP] | CB-33-1 |
| EVAL-ADPD4000Z-PPG | | Evaluation Board | |

¹ Z = RoHS Compliant Part.

² EVAL-ADPDUCZ is the microcontroller board, ordered separately, which is required to interface with the EVAL-ADPD4000Z-PPG evaluation board.

©2019 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D17335-0-6/19(A)

www.analog.com

Rev. A | Page 82 of 82

OG

VICES

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Analog Devices Inc.: ADPD4000BCBZR7 ADPD4001BCBZR7 EVAL-ADPD4000Z-PPG