

# Charge Pump, 7-Channel Smart LED Driver with I<sup>2</sup>C Interface

# **Data Sheet**

# ADP8860

# FEATURES

Charge pump with automatic gain selection of  $1\times$ ,  $1.5\times$ , and 2× for maximum efficiency Up to two built-in comparator inputs with programmable modes for ambient light sensing Outdoor, office, and dark modes for maximum backlight power savings 7 independent and programmable LED drivers 6 drivers capable of 30 mA (typical) 1 driver capable of 60 mA (typical) Programmable maximum current limit (128 levels) Standby mode for <1 µA current consumption 16 programmable fade in and fade out times 0.1 sec to 5.5 sec Choose from linear, square, or cubic rates **Fading override** I<sup>2</sup>C-compatible interface for all programming Dedicated reset pin and built-in power-on reset (POR) Short-circuit, overvoltage, and overtemperature protection Internal soft start to limit inrush currents Input-to-output isolation during faults or shutdown Operation down to  $V_{IN} = 2.5 V$  with undervoltage lockout (UVLO) at  $V_{IN} = 2.0 V$ Small wafer level chip scale package (WLCSP) or lead frame chip scale package (LFCSP) **APPLICATIONS** 

Mobile display backlighting Mobile phone keypad backlighting


Dual RGB backlighting LED indication General backlighting of small format displays

# **GENERAL DESCRIPTION**

The ADP8860 combines a programmable backlight LED charge pump driver with automatic phototransistor control. This combination allows for significant power savings because it changes the current intensity in office and dark ambient light conditions. By performing this function automatically, it eliminates the need for a processor to monitor the phototransistor.

The light intensity thresholds are fully programmable via the  $I^2C^*$  interface. A second phototransistor input, with dedicated comparators, improves the ambient light detection levels for various user operating conditions.

# **TYPICAL OPERATING CIRCUIT**



The ADP8860 allows as many as six LEDs to be independently driven up to 30 mA (typical). A seventh LED can be driven to 60 mA (typical). All LEDs are programmable for minimum/maximum current and fade in/out times via the I<sup>2</sup>C interface. These LEDs can also be combined into groups to reduce the processor instructions during fade in/out.

Driving this entire configuration is a two-capacitor charge pump with gains of  $1\times$ ,  $1.5\times$ , and  $2\times$ . This setup is capable of driving a maximum I<sub>OUT</sub> of 240 mA from a supply of 2.5 V to 5.5 V. The device includes a variety of safety features including short-circuit, overvoltage, and overtemperature protection. These features allow easy implementation of a safe and robust design. Additionally, input inrush currents are limited via an integrated soft start combined with controlled input-to-output isolation.

The ADP8860 is available in two package types, either a compact  $2 \text{ mm} \times 2.4 \text{ mm} \times 0.6 \text{ mm}$  WLCSP (wafer level chip scale package) or a small LFCSP (lead frame chip scale package).

Rev. A

Document Feedback

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781.329.4700 ©2009–2018 Analog Devices, Inc. All rights reserved. Technical Support www.analog.com

# TABLE OF CONTENTS

Features 1
Applications1
General Description 1
Typical Operating Circuit1
Revision History 2
Specifications
I²C Timing Diagram 4
Absolute Maximum Ratings 5
Maximum Temperature Ranges 5
Thermal Resistance 5
ESD Caution
Pin Configurations and Function Descriptions
Typical Performance Characteristics7
Theory of Operation11
Power Stage12
Operating Modes
Backlight Operating Levels14
Backlight Maximum and Dim Settings15
Automated Fade In and Fade Out15
Backlight Turn On/Turn Off/Dim15

# **REVISION HISTORY**

8/2018—Rev. 0 to Rev. A	
Changes to Figure 3	
Updated Outline Dimensions	
Changes to Ordering Guide	
Changes to Figure 50	

5/2009—Revision 0: Initial Version

16
17
17
18
18
19
19
19
21
22
22
22
23
24
28
35
43
47
48

# **SPECIFICATIONS**

VIN = 3.6 V, SCL = 2.7 V, SDA = 2.7 V, nINT = open, nRST = 2.7 V,  $CMP_IN = 0 V$ ,  $V_{D1:D7} = 0.4 V$ ,  $C1 = 1 \mu F$ ,  $C2 = 1 \mu F$ ,  $C_{OUT} = 1 \mu F$ , typical values are at  $T_A = 25^{\circ}C$  and are not guaranteed, minimum and maximum limits are guaranteed from  $T_A = -40^{\circ}C$  to  $+85^{\circ}C$ , unless otherwise noted.

Table 1.


Symbol	Test Conditions/Comments	Min	Тур	Мах	Unit
Operating Range V <sub>IN</sub>				5.5	V
VIN(START)	V <sub>IN</sub> increasing		2.05	2.30	V
V <sub>IN(STOP)</sub>	V <sub>IN</sub> decreasing	1.75	1.97		V
VIN(HYS)	After startup		80		mV
t <sub>UVLO</sub>			10		μs
lq					
Q(START)	$V_{IN} = V_{IN(START)} - 100 \text{ mV}$		10		μA
I <sub>Q(STBY)</sub>	$V_{IN} = 3.6 V$ , Bit nSTBY = 0, SCL = SDA = 0 V		0.3	1.0	μA
I <sub>Q(ACTIVE)</sub>	$V_{IN} = 3.6 \text{ V}$ , Bit nSTBY = 1, $I_{OUT} = 0 \text{ mA}$ , gain = 2x		4.5	7.2	mA
fsw		0.8	1	1.32	MHz
		0.0	-		%
					,.
	$V_{D1:D7} = 0.4 V$				
·D1.D7(INAX)					
		26.2	30	34.1	mA
					mA
D7(60 mA)	$V_{D7} = 0.4$ V. Bit SCB = 1 in the ISC7 register			0	
·D/(00 IIIA)		52.5	60	67	mA
					mA
Іматсы				•	
	$V_{D1:D7} = 0.4 V$		2.0		%
	0107				%
				0.5	μA
	$V_{IN} = 3.6 V. I_{OUT} = 100 \text{ mA}$		0.5		Ω
					Ω
					Ω
		4.3		5.5	V
- COT(REG)					-
	Decrease Votor until the gain switches up	162	200	276	mV
V <sub>HR(MIN)</sub>	$I_{DX} = I_{DX(MAX)} \times 95\%$		180	270	mV
t <sub>GAIN</sub>	The delay after gain has changed and before gain is allowed to change again		100		μs
LAIS	CMP IN = $V_{D6}$ = 2.8 V. Bit CMP2 SFI = 1	0.70	1.08	1.33	mA
	$I_{\rm LORIT} = I_{\rm ALS}/250$		43		μA
LZDII	$I_{L2BIT} = I_{ALS}/2000$ $I_{L3BIT} = I_{ALS}/2000$	1	0.54		μΑ
_	VIN VIN(START) VIN(STOP) VIN(HYS) TUVLO IQ IQ(START) IQ(START) IQ(STBY) IQ(ACTIVE) fsw D ID1:D7(MAX) ID1:D7(MAX) ID1:D7(MAX) ID1:D7(MAX) ID1:D7(MAX) ID1:D7(MAX) VOUT(REG) VHR(UP) VHR(UP) VHR(MIN)	VINVIN increasingVIN(STOP)VIN decreasingVIN(FYS)After startupIQIQIQVIN = VIN(START) - 100 mVIQ(START)VIN = 3.6 V, Bit nSTBY = 0, SCL = SDA = 0 VIQ(ACTIVE)VIN = 3.6 V, Bit nSTBY = 1, Iout = 0 mA,gain = 2xfswDID1:D7(MAX)VD1:D7 = 0.4 VBit SCR = 0 in the ISC7 registerID7(60 mA)VD7 = 0.4 V, Bit SCR = 1 in the ISC7 registerIMATCHVD1:D7 = 0.4 VIMATCHVD1:D7 = 0.4 VIMATCHVD1:D7 = 0.4 VIMATCHVD1:D7 = 0.4 VIMATCHVD1:D7 = 0.4 VIMATCHVD2:D7 = 0.4 VINATCH6VD2:D7 = 0.4 VINATCH6VIN = 3.6 V, Iour = 100 mAVIN = 3.6 V, Iour = 100 mAVIN = 3.7 V, gain = 2×, Iour = 10 mAVHR(MN)Ibx = Ibx(MAX) × 95%IGAINThe delay after gain has changed	V_NV_N increasing2.5 $V_{NN(START)}$ $V_{N}$ increasing1.75 $V_{NN(START)}$ $V_{N}$ decreasing1.75 $V_{NVUD}$ After startup1.75 $V_{UVUD}$ $I_0$ $I_0$ $I_0(START)$ $V_{N} = V_{N}(START) - 100 mV$ $V_{N} = 3.6 V, Bit nSTBY = 0, SCL = SDA = 0 V$ $I_{QLCTIVE}$ $V_{N} = 3.6 V, Bit nSTBY = 1, I_{OUT} = 0 mA, gain = 2×0.8I_{D1:D7(MAX)}V_{D1:D7} = 0.4 VBit SCR = 0 in the ISC7 register26.2I_{D1:D7(MAX)}V_{D7} = 0.4 V, Bit SCR = 1 in the ISC7 register26.2I_{D1:D7(MAX)}V_{D7} = 0.4 VStart = 1 in the ISC7 register26.2I_{D1:D7(MAX)}V_{D7} = 0.4 V, Bit SCR = 1 in the ISC7 register26.2I_{D1:D7(MAX)}V_{D7} = 0.4 VStart = 1 in the ISC7 register26.2I_{D1:D7(MAX)}V_{D7} = 0.4 V, Bit SCR = 1 in the ISC7 register26.2I_{D1:D7(MAX)}V_{D7} = 0.4 V, Bit SCR = 1 in the ISC7 register26.2I_{D1:D7(MAX)}V_{D7} = 0.4 V52.5 V, Bit nSTBY = 1I_{D1:D7(MAX)}V_{D2:D7} = 0.4 V4.3V_{N} = 3.6 V, Iour = 100 mAV_{N} = 3.1 V, Iour = 100 mA4.3V_{N} = 2.5 V, Iour = 100 mAV_{N} = 2.5 V, Iour = 100 mA4.3V_{HR(UP)}Decrease V_{D1:D7} until the gain switches up162V_{HR(UP)}Iox = Iox(MAX) × 95%162I_{ALS}CMP_IN = V_{D6} = 2.8 V, Bit CMP2_SEL = 10.70$	Vin         Vin (TART)         Vin (Treasing         2.5           Vinistrop         Vin decreasing         1.75         1.97           Vinistrop         Vin = Vinistratr) – 100 mV         10         10           Igstratri         Vin = 3.6 V, Bit nSTBY = 0, SCL = SDA = 0 V         0.3         10           Igstratri         Vin = 3.6 V, Bit nSTBY = 0, SCL = SDA = 0 V         0.3         4.5           gain = 2x         0.8         1         0         30           Ipstratrict         Vin = 3.6 V, Bit nSTBY = 1, Iour = 0 mA, gain = 2x         26.2         30           Ipstratrict         Win = 0.4 V         Bit SCR = 0 in the ISC7 register         26.2         30           Ipstratrict         Vin = 5.5 V, Vin 107 = 0.4 V         2.0         44.8         30           IwattcH         Vin = 3.6 V, Iour = 100 mA         3.0         3.0         3.0           Vin = 3.6 V, Iour = 100 mA         3.0         3.0         3.0         3.0           Vin = 2.5 V, Iour = 100 mA         3.8         4.3	Vm         Vm<

# ADP8860

Parameter	Symbol	Test Conditions/Comments	Min	Тур	Max	Unit
FAULT PROTECTION						
Startup Charging Current Source	Iss	$V_{\text{IN}} = 3.6 \text{ V}, V_{\text{OUT}} = 0.8 \times V_{\text{IN}}$	2.5	3.75	5.5	mA
Output Voltage Threshold	VOUT					
Exit Soft Start	VOUT(START)	Vout rising		$0.92  imes V_{IN}$		V
Short-Circuit Protection	V <sub>OUT(SC)</sub>	Vout falling		$0.55  imes V_{IN}$		V
Output Overvoltage Protection	VOVP					
Activation Level				5.8		V
OVP Recovery Hysteresis				500		mV
Thermal Shutdown						
Threshold	TSD			150		°C
Hysteresis	TSD(HYS)			20		°C
Isolation from Input to Output During Fault	IOUTLKG	$V_{IN} = 5.5 \text{ V}, V_{OUT} = 0 \text{ V}, \text{ Bit nSTBY} = 0$			1.5	μA
Time to Validate a Fault	t <sub>FAULT</sub>			2		μs
I <sup>2</sup> C INTERFACE						
VDDIO Voltage Operating Range	VDDIO				5.5	V
Logic Low Input <sup>2</sup>	VIL	$V_{IN} = 3.6 V$			0.6	V
Logic High Input <sup>3</sup>	VIH	$V_{IN} = 3.6 V$	1.30			V
I <sup>2</sup> C TIMING SPECIFICATIONS		Guaranteed by design				
Delay from Reset Deassertion to I <sup>2</sup> C access	t <sub>reset</sub>				20	μs
SCL Clock Frequency	f <sub>SCL</sub>				400	KHz
SCL High Time	thigh		0.6			μs
SCL Low Time	t <sub>LOW</sub>		1.3			μs
Setup Time						
Data	t <sub>su, dat</sub>		100			ns
Repeated Start	<b>t</b> su, sta		0.6			μs
Stop Condition	t <sub>su, sto</sub>		0.6			μs
Hold Time						
Data	t <sub>hd, dat</sub>		0		0.9	μs
Start/Repeated Start	<b>t</b> hd, sta		0.6			μs
Bus Free Time (Stop and Start Conditions)	t <sub>BUF</sub>		1.3			μs
Rise Time (SCL and SDA)	t <sub>R</sub>		20 + 0.1 C <sub>B</sub>		300	ns
Fall Time (SCL and SDA)	t <sub>F</sub>		$20 + 0.1 C_B$		300	ns
Pulse Width of Suppressed Spike	t <sub>SP</sub>		0		50	ns
Capacitive Load Per Bus Line	C <sub>B</sub>				400	рF

<sup>1</sup> Current source matching is calculated by dividing the difference between the maximum and minimum current from the sum of the maximum and minimum. <sup>2</sup> V<sub>IL</sub> is a function of the input voltage. See Figure 16 in the Typical Performance Characteristics section for typical values over operating ranges. <sup>3</sup> V<sub>H</sub> is a function of the input voltage. See Figure 16 in the Typical Performance Characteristics section for typical values over operating ranges.

# **I<sup>2</sup>C TIMING DIAGRAM**



# **ABSOLUTE MAXIMUM RATINGS**

#### Table 2.

Parameter	Rating
VIN, VOUT	–0.3 V to +6 V
D1, D2, D3, D4, D5, D6, and D7	–0.3 V to +6 V
CMP_IN	–0.3 V to +6 V
nINT, nRST, SCL, and SDA	–0.3 V to +6 V
Output Short-Circuit Duration	Indefinite
Operating Ambient Temperature Range	-40°C to +85°C1
Operating Junction Temperature Range	–40°C to +125°C
Storage Temperature Range	–65°C to +150°C
Soldering Conditions	JEDEC J-STD-020
ESD (Electrostatic Discharge)	
Human Body Model (HBM)	±2 kV
Charged Device Model (CDM)	±2 kV

<sup>1</sup> The maximum operating junction temperature (T<sub>J(MAX)</sub>) supersedes the maximum operating ambient temperature (T<sub>A(MAX)</sub>). See the Maximum Temperature Ranges section for more information.

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

Absolute maximum ratings apply individually only, not in combination. Unless otherwise specified, all voltages are referenced to GND.

# **MAXIMUM TEMPERATURE RANGES**

The maximum operating junction temperature  $(T_{J(MAX)})$ supersedes the maximum operating ambient temperature  $(T_{A(MAX)})$ . Therefore, in situations where the ADP8860 is exposed to poor thermal resistance and a high power dissipation (P<sub>D</sub>), the maximum ambient temperature may need to be derated. In these cases, the ambient temperature maximum can be calculated with the following equation:

 $T_{A(MAX)} = T_{J(MAX)} - (\theta_{JA} \times P_{D(MAX)})$ 

# THERMAL RESISTANCE

 $\theta_{JA}$  (junction to air) is specified for the worst-case conditions, that is, a device soldered in a circuit board for surface-mount packages. The  $\theta_{JA}$ ,  $\theta_{JB}$  (junction to board), and  $\theta_{JC}$  (junction to case) are determined according to JESD51-9 on a 4-layer printed circuit board (PCB) with natural convection cooling. For the LFCSP package, the exposed pad must be soldered to the GND1 and/or GND2 terminal(s) on the board.

#### Table 3. Thermal Resistance<sup>1</sup>

Package Type	θ」Α	θյβ	θις	Unit
WLCSP	48	9	N/A	°C/W
LFCSP_VQ	49.5	N/A	5.3	°C/W


<sup>1</sup> N/A means not applicable.

#### **ESD CAUTION**



**ESD** (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

# **PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS**



#### Table 4. Pin Function Descriptions

Pin	Pin No.		
LFCSP	WLCSP	Mnemonic	Description
14	A3	VIN	Input Voltage 2.5 V to 5.5 V.
3	D3	D1	LED Sink 1.
2	E3	D2	LED Sink 2.
1	E4	D3	LED Sink 3.
20	D4	D4	LED Sink 4.
19	C4	D5	LED Sink 5.
17	B4	D6/CMP_IN2	LED Sink 6/Comparator Input for Second Phototransistor. When using this pin as a second phototransistor input, a capacitor (0.1 $\mu$ F recommended) must be connected from this pin to ground.
16	B3	D7	LED Sink 7.
18	C3	CMP_IN	Comparator Input for Phototransistor. When using this function, a capacitor (0.1 $\mu$ F recommended) must be connected from this pin to ground.
13	A2	VOUT	Charge Pump Output.
11	A1	C1+	Charge Pump C1+.
9	C1	C1–	Charge Pump C1–.
12	B1	C2+	Charge Pump C2+.
10	B2	C2-	Charge Pump C2–.
15	A4	GND1	Ground. Connect the exposed pad to GND1 and/or GND2.
8	D1	GND2	Ground. Connect the exposed pad to GND1 and/or GND2.
6	D2	nINT	Processor Interrupt (Active Low). Requires an external pull-up resistor. If this pin is not used, it can be left floating.
5	E1	nRST	Hardware Reset (Active Low). This bit resets the device to the default conditions. If not used, this pin must be tied above V <sub>IH(MIN)</sub> .
7	C2	SDA	I <sup>2</sup> C Serial Data. Requires an external pull-up resistor.
4	E2	SCL	I <sup>2</sup> C Clock. Requires an external pull-up resistor.

# **TYPICAL PERFORMANCE CHARACTERISTICS**

VIN = 3.6 V, SCL = 2.7 V, SDA = 2.7 V, nRST = 2.7 V,  $V_{D1:D7} = 0.4 V$ ,  $C_{IN} = 1 \mu F$ ,  $C1 = 1 \mu F$ ,  $C2 = 1 \mu F$ ,  $C_{OUT} = 1 \mu F$ ,  $T_A = 25^{\circ}C$ , unless otherwise noted.




Figure 7. Typical Standby  $I_Q$ 




Figure 8. Typical Diode Current vs. Current Sink Headroom Voltage (VHR)




Figure 9. Typical Diode Matching vs. V<sub>IN</sub>




Figure 10. Typical Diode Matching vs. Current Sink Headroom Voltage ( $V_{HR}$ )

# ADP8860





Figure 11. Typical Diode Current vs. Current Sink Headroom Voltage (V<sub>HR</sub>)








Figure 13. ROUT vs. Temperature




Figure 16. Typical I<sup>2</sup>C Thresholds, V<sub>IH</sub> and V<sub>IL</sub>

# **Data Sheet**

# **ADP8860**




Figure 22. Typical Operating Waveforms,  $G = 1 \times$ 

# ADP8860




Figure 23. Typical Operating Waveforms,  $G = 1.5 \times$ 




Figure 25. Typical Start-Up Waveform





Figure 24. Typical Operating Waveforms,  $G = 2 \times$ 

# **THEORY OF OPERATION**

The ADP8860 combines a programmable backlight LED charge pump driver with automatic phototransistor control. This combination allows for significant power savings because it is able to change the current intensity based on the lighting conditions. It performs this function automatically thereby removing the need for a processor to monitor the phototransistor. The light intensity levels are fully programmable via the I<sup>2</sup>C interface. A second phototransistor input, with dedicated comparators, improves the ambient light detection abilities for various user-operating conditions. The ADP8860 allows up to seven LEDs to be independently driven up to 30 mA (typical). The seventh LED can also be driven to 60 mA (typical). All LEDs can be individually programmed or combined into a group to operate backlight LEDs. A full set of safety features including short-circuit, overvoltage, and overtemperature protection with input-to-output isolation allow for a robust and safe design. The integrated soft start limits inrush currents at startup, restart attempts, and gain transitions.



### **POWER STAGE**

Because typical white LEDs require up to 4 V to drive them, some form of boosting is required over the typical variation in battery voltage. The ADP8860 accomplishes this with a high efficiency charge pump capable of producing a maximum  $I_{OUT}$ of 240 mA over the entire input voltage range (2.5 V to 5.5 V). Charge pumps use the basic principle that a capacitor stores charge based on the voltage applied to it, as shown in the following equation:

$$Q = C \times V \tag{1}$$

By charging the capacitors in different configurations, the charge, and therefore the gain, can be optimized to deliver the voltage required to power the LEDs. Because a fixed charging and discharging combination must be used, only certain multiples of gain are available. The ADP8860 is capable of automatically optimizing the gain (G) from 1×, 1.5×, and 2×. These gains are accomplished with two capacitors (labeled C1 and C2 in Figure 26) and an internal switching network.

In G = 1× mode, the switches are configured to pass VIN directly to VOUT. In this mode, several switches are connected in parallel to minimize the resistive drop from input to output. In G =  $1.5 \times$  and  $2 \times$  modes, the switches alternatively charge from the battery and discharge into the output. For G =  $1.5 \times$ , the capacitors are charged from VIN in series and are discharged to VOUT in parallel. For G =  $2 \times$ , the capacitors are charged

from VIN in parallel and are discharged to VOUT in parallel. In certain fault modes, the switches are opened and the output is physically isolated from the input.

#### **Automatic Gain Selection**

Each LED that is driven requires a current source. The voltage on this current source must be greater than a minimum headroom voltage (200 mV typical) to maintain accurate current regulation. The gain is automatically selected based on the minimum voltage (V<sub>Dx</sub>) at all of the current sources. At startup, the device is placed into  $G = 1 \times$  mode and the output charges to  $V_{IN}$ . If any  $V_{Dx}$  level is less than the required headroom (200 mV), the gain is increased to the next step (G =  $1.5 \times$ ). A 100 µs delay is allowed for the output to stabilize prior to the next gain switching decision. If there remains insufficient current sink headroom, then the gain is increased again to 2×. Conversely, to optimize efficiency, it is not desirable for the output voltage to be too high. Therefore, the gain reduces when the headroom voltage is great enough. This point (labeled V<sub>DMAX</sub> in Figure 27) is internally calculated to ensure that the lower gain still results in ample headroom for all the current sinks. The entire cycle is illustrated in Figure 27.

Note that the gain selection criteria apply only to active current sources. If current sources have been deactivated through an I<sup>2</sup>C command (for example, only five LEDs are used), then the voltages on the deactivated current sources are ignored.




Figure 27. State Diagram for Automatic Gain Selection

# Soft Start Feature

At startup (either from UVLO activation or fault/standby recovery), the output is first charged by  $I_{SS}$  (3.75 mA typical) until it reaches about 92% of  $V_{IN}$ . This soft start feature reduces the inrush current that is otherwise present when the output capacitance is initially charged to  $V_{IN}$ . When this point is reached, the controller enters 1× mode. If the output voltage is not sufficient, then the automatic gain selection determines the optimal point as defined in the Automatic Gain Selection section.

# **OPERATING MODES**

There are four different operating modes: active, standby, shutdown, and reset.

## Active Mode

In active mode, all circuits are powered up and in a fully operational state. This mode is entered when nSTBY (in Register MDCR) is set to 1.

## Standby Mode

Standby mode disables all circuitry except for the  $I^2C$  receivers. Current consumption is reduced to less than 1  $\mu A$ . This mode is entered when nSTBY is set to 0 or when the nRST pin is held low for more than 100  $\mu s$  (maximum). When standby is exited, a soft start sequence is performed.

# Shutdown Mode

Shutdown mode disables all circuitry, including the I<sup>2</sup>C receivers. Shutdown occurs when  $V_{\rm IN}$  is below the undervoltage thresholds. When  $V_{\rm IN}$  rises above  $V_{\rm IN(START)}$  (2.05 V typical), all registers are reset and the part is placed into standby mode.


### **Reset Mode**

In reset mode, all registers are set to their default values and the part is placed into standby. There are two ways to reset the part: power-on reset (POR) and the nRST pin. POR is activated anytime that the part exits shutdown mode. After a POR sequence is complete, the part automatically enters standby mode.

After startup, the part can be reset by pulling the nRST pin low. As long as the nRST pin is low, the part is held in a standby state but no I<sup>2</sup>C commands are acknowledged (all registers are kept at their default values). After releasing the nRST pin, all registers remain at their default values, and the part remains in standby; however, the part does accept I<sup>2</sup>C commands.


The nRST pin has a 50  $\mu$ s (typical) noise filter to prevent inadvertent activation of the reset function. The nRST pin must be held low for this entire time to activate reset.

The operating modes function according to the timing diagram in Figure 28.



# **BACKLIGHT OPERATING LEVELS**

Backlight brightness control operates in three distinct levels: daylight (L1), office (L2), and dark (L3). The BLV bits in Register 0x04 control the specific level in which the backlight operates. These bits can be changed manually, or if in automatic mode (CMP\_AUTOEN is set high in Register 0x01), by the ambient light sensor (see the Ambient Light Sensing section). By default, the backlight operates at daylight level (BLV = 00), where the maximum brightness is set using Register 0x09 (BLMX1). A daylight dim setting can also be set using Register 0x0A (BLDM1). When operating at office level (BLV = 01), the backlight maximum and dim brightness settings are set by Register 0x0B (BLMX2) and Register 0x0C (BLDM2). When operating at the dark level (BLV = 10), the backlight maximum and dim brightness settings are set by Register 0x0D (BLMX3) and Register 0x0E (BLDM3).



# **BACKLIGHT MAXIMUM AND DIM SETTINGS**

The backlight maximum and dim current settings are determined by a 7-bit code programmed by the user into the registers previously listed in the Backlight Operating Levels section. The 7-bit resolution allows the user to set the backlight to one of 128 different levels between 0 mA and 30 mA. The ADP8860 can implement two distinct algorithms to achieve a linear and a nonlinear relationship between input code and backlight current. The law bits in Register 0x04 are used to change between these algorithms.

By default, the ADP8860 uses a linear algorithm (law = 00), where the backlight current increases linearly for a corresponding increase of input code. Backlight current (in millamperes) is determined by the following equation:

$$Backlight Current (mA) = Code \times (Full-Scale Current/127) (2)$$

where:

*Code* is the input code programmed by the user. *Full-Scale Current* is the maximum sink current allowed per LED (typically 30 mA).

The ADP8860 can also implement a nonlinear (square approximation) relationship between input code and backlight current level. In this case (law = 01), the backlight current (in milliamperes) is determined by the following equation:

Backlight Current (mA) = 
$$\left(Code \times \frac{\sqrt{Full - Scale Current}}{127}\right)^2$$
 (3)

Figure 30 shows the backlight current level vs. input code for both the linear and square law algorithms.




Figure 30. Backlight Current vs. Input Code

# AUTOMATED FADE IN AND FADE OUT

The LED drivers are easily configured for automated fade in and fade out. Sixteen fade in and fade out rates can be selected via the I<sup>2</sup>C interface. Fade in and fade out rates range from 0.1 sec to 5.5 sec (per full-scale current, either 30 mA or 60 mA).

**ADP8860** 

Code	Fade Rate (in sec per Full-Scale Current)
0000	0.1 (disabled)
0001	0.3
0010	0.6
0011	0.9
0100	1.2
0101	1.5
0110	1.8
0111	2.1
1000	2.4
1001	2.7
1010	3.0
1011	3.5
1100	4.0
1101	4.5
1110	5.0
1111	5.5

The fade profile is based on the transfer law selected (linear, square, Cubic 10, or Cubic 11) and the delta between the actual current and the target current. Smaller changes in current reduce the fade time. For linear and square law fades, the fade time is given by

$$Fade Time = Fade Rate \times (Code/127)$$
(4)

where the Fade Rate is shown in Table 5.

The Cubic 10 and Cubic 11 laws also use the square backlight currents in Equation 3; however, the time between each step is varied to produce a steeper slope at higher currents and a shallower slope at lighter currents (see Figure 31).





Figure 31. Comparison of the Dimming Transfers Laws

# **BACKLIGHT TURN ON/TURN OFF/DIM**


With the device in active mode (nSTBY = 1), the backlight can be turned on using the BL\_EN bit in Register 0x01. Before turning on the backlight, the user chooses which level (daylight (L1), office (L2), or dark (L3)) in which to operate, and ensures that maximum and dim settings are programmed for that level. The backlight turns on when BL\_EN = 1. The backlight turns off when BL\_EN = 0.

# ADP8860

**Data Sheet** 




While the backlight is on  $(BL_EN = 1)$ , the user can change to the dim setting by programming DIM\_EN = 1 in Register 0x01. If DIM EN = 0, the backlight reverts to its maximum setting.



The maximum and dim settings can be set between 0 mA and 30 mA; therefore, it is possible to program a dim setting that is greater than a maximum setting. For normal expected operation, ensure that the dim setting is programmed to be less than the maximum setting.


# AUTOMATIC DIM AND TURN OFF TIMERS

The user can program the backlight to dim automatically by using the DIMT timer in Register 0x07. The dim timer has 127 settings ranging from 1 sec to 127 sec. Program the dim timer (DIMT) before turning on the backlight. If BL\_EN = 1, the backlight turns on to its maximum setting and the dim timer starts counting. When the dim timer expires, the internal state machine sets DIM\_EN = 1, and the backlight enters its dim setting.



If the user clears the DIM\_EN bit, the backlight reverts to its maximum setting and the dim timer begins counting again. When the dim timer expires, the internal state machine again sets  $DIM_EN = 1$ , and the backlight enters its dim setting. The backlight can be turned off at any point during the dim timer countdown by clearing BL\_EN.


The user can also program the backlight to turn off automatically by using the OFFT timer in Register 0x06. The off timer has 127 settings ranging from 1 sec to 127 sec. Program the off timer (OFFT) before turning on the backlight. If  $BL_EN = 1$ , the backlight turns on to its maximum setting and the off timer starts counting. When the off timer expires, the internal state machine clears the BL\_EN bit, and the backlight turns off.



The backlight can be turned off at any point during the off timer countdown by clearing BL\_EN.


The dim timer and off timer can be used together for sequential maximum-to-dim-to-off functionality. With both the dim and off timers programmed, if BL\_EN is asserted, the backlight turns on to its maximum setting, and when the dim timer expires, the backlight changes to its dim setting. When the off timer expires, the backlight turns off.

# Data Sheet



# **FADE OVERRIDE**

A fade override feature (FOVR in Register CFGR (0x04)) enables the host to override the preprogrammed fade in or fade out settings. If FOVR is set and the backlight is enabled in the middle of a fade out process, the backlight instantly (within approximately 100 ms) returns to its maximum setting. Alternatively, if the backlight is fading in, reasserting BL\_EN overrides the programmed fade in time and the backlight instantly goes to its final fade value. This is useful for situations where a key is pressed during a fade sequence. However, if FOVR is cleared and the backlight is enabled in the middle of a fade process, the backlight gradually brightens from where it was interrupted (it does not go down to 0 and then come back on).



# **AMBIENT LIGHT SENSING**

The ADP8860 integrates two ambient light sensing comparators. One of the ambient light sensing comparator pins (CMP\_IN) is always available. The second pin (D6/CMP\_IN2) can be activated rather than connecting an LED to D6. Activating the CMP\_IN2 function of the pin is accomplished through Bit CMP2\_SEL in Register CFGR. Therefore, when Bit CMP2\_SEL is set to 0, Pin D6/CMP\_IN2 is programmed as a current sink. When Bit CMP2\_SEL is set to 1, Pin D6/CMP\_IN2 becomes the input for a second phototransistor.

These comparators have two programmable trip points (L2 and L3) that select among three of the backlight operation modes

(daylight, office, and dark) based on the ambient lighting conditions.

The L3 comparator controls the dark-to-office mode transition. The L2 comparator controls the office-to-daylight transition (see Figure 38). The currents for the different lighting modes are defined in the BLMXx and BLDMx registers (see the Backlight Operating Levels section).




Figure 38. Light Sensor Modes Based on the Detected Ambient Light Level

Each light sensor comparator uses an external capacitor together with an internal reference current source to form an analog-todigital converter (ADC) that samples the output of the external photosensor. The ADC result is fed into two programmable trip comparators. The ADC has an input range of 0  $\mu$ A to 1080  $\mu$ A (typical).





Figure 39. Ambient Light Sensing and Trip Comparators

The L2\_CMPR detects when the photosensor output has dropped below the programmable L2\_TRP point (Register 0x1D). If this event occurs, then the L2\_OUT status signal is set. L2\_CMPR contains programmable hysteresis, meaning that the photosensor output must rise above L2\_TRP + L2\_HYS before L2\_OUT clears. L2\_CMPR is enabled via the L2\_EN bit. The L2\_TRP and L2\_HYS values of L2\_CMPR can be set between 0  $\mu$ A and 1080  $\mu$ A (typical) in steps of 4.3  $\mu$ A (typical).

The L3\_CMPR detects when the photosensor output has dropped below the programmable L3\_TRP point (Register 0x1F). If this event occurs, the L3\_OUT status signal is set. L3\_CMPR contains programmable hysteresis, meaning that the photosensor output must rise above L3\_TRP + L3\_HYS before L3\_OUT clears. L3\_CMPR is enabled via the L3\_EN bit. The

# ADP8860

L3\_TRP and L3\_HYS values of L3\_CMPR can be set between  $0 \mu A$  and 137.7  $\mu A$  (typical) in steps of 0.54  $\mu A$  (typical).



Note that the full-scale value of the L2\_TRP and L2\_HYS registers is 250 (decimal). Therefore, if the value of L2\_TRP + L2\_HYS exceeds 250, the comparator output is unable to deassert. For example, if L2\_TRP is set at 204 (80% of the full-scale value, or approximately  $0.80 \times 1080 \ \mu\text{A} = 864 \ \mu\text{A}$ ), then L2\_HYS must be set at less than 46 (250 – 204 = 46). If it is not, then the L2\_HYS + L2\_TRP exceeds 250 and the L2\_CMPR comparator is never allowed to go low.

When both phototransistors are enabled and programmed in automatic mode (through Bit L3\_EN and Bit L2\_EN in Register 0x1B and Register 0x1C), the user application needs to determine which of the comparator outputs to use, selecting Bit SEL\_AB in Register 0x04 for automatic light sensing transitions. For example, the user's software may select the comparator of the phototransistor exposed to higher light intensity to control the transition between the programmed backlight intensity levels.

The L2\_CMPR and L3\_CMPR comparators can be enabled independently of each other, or can operate simultaneously. A single conversion from each ADC takes 80 ms (typical). When CMP\_AUTOEN is set for automatic backlight adjustment (see the Automatic Backlight Adjustment section), the ADC and comparators run continuously. If the backlight is disabled and at least one independent sink is enabled, it is possible to use the light sensor comparators in a single shot mode. A single shot read of the photocomparators is performed by setting the FORCE\_RD bit. After the single shot measurement is completed, the internal state machine clears the FORCE\_RD bit.

The interrupt flags (CMP\_INT and CMP\_INT2) can be used to notify the system when either L2 or L3 changes state. Refer to the Interrupts section for more information.

# AUTOMATIC BACKLIGHT ADJUSTMENT

The ambient light sensor comparators can automatically transition the backlight between one of its three operating levels. To enable this mode, set the CMP\_AUTOEN bit in Register 0x01.

When enabled, the internal state machine takes control of the BLV bits and changes them based on the L2\_OUT and L3\_OUT status bits. When L2\_OUT is set high, it indicates that the ambient light conditions have dropped below the L2\_TRP point

and the backlight should move to its office (L2) level. When L3\_OUT is set high, it indicates that ambient light conditions have dropped below the L3\_TRP point and the backlight should move to its dark (L3) level. Table 6 shows the relationship between backlight operation and the ambient light sensor comparator outputs.

The L3\_OUT status bit has greater priority; therefore, the backlight operates at L3 (dark) even if L2\_OUT is set.

Filter times of between 80 ms and 10 sec can be programmed for the comparators (Register 0x1B and Register 0x1C) before they change state.

CMP_AUTOEN	L3_OUT	L2_OUT	<b>Backlight Operation</b>
0	X <sup>1</sup>	X <sup>1</sup>	BLV can be manually set by the user
1	0	0	BLV = 00, backlight operates at L1 (daylight)
1	0	1	BLV = 01, backlight operates at L2 (office)
1	1	X <sup>1</sup>	BLV = 10, backlight operates at L3 (dark)

## Table 6. Comparator Output Truth Table


<sup>1</sup> X is the don't care bit.

# INDEPENDENT SINK CONTROL

Each of the seven LEDs can be configured (in Register 0x05) to operate as either part of the backlight or to operate as an independent sink current (ISC). Each ISC can be enabled independently and has its own current level. All ISCs share the same fade in rates, fade out rates, and fade law.

The ISCs have additional timers to facilitate blinking functions. A shared on timer (SCON) used in conjunction with the off timers of each ISC (SC1OFF, SC2OFF, SC3OFF, SC4OFF, SC5OFF, SC6OFF, and SC7OFF) allow the LED current sinks to be configured in various blinking modes. The on timer can be set to four different settings: 0.2 sec, 0.6 sec, 0.8 sec, and 1.2 sec. The off timers have four different settings: disabled, 0.6 sec, 1.2 sec, and 1.8 sec. Blink mode is activated by setting the off timers to any setting other than disabled.

# Data Sheet



# SHORT-CIRCUIT PROTECTION MODE

The ADP8860 can protect against short circuits on the output (VOUT). Short-circuit protection (SCP) is activated at the point when VOUT < 55% of V<sub>IN</sub>. Note that this SCP sensing is disabled during both start-up and restart attempts (fault recovery). SCP sensing reenables 4 ms (typical) after activation. During a short-circuit fault, the device enters a low current consumption state and an interrupt flag is set. The device can be restarted at any time after receiving a short-circuit fault by simply rewriting nSTBY = 1. It then repeats another complete soft start sequence. Note that the value of the output capacitance (C<sub>OUT</sub>) should be small enough to allow VOUT to reach approximately 55% (typical) of V<sub>IN</sub> within the 4 ms (typical) time. If C<sub>OUT</sub> is too large, the device inadvertently enters short-circuit protection.

# **OVERVOLTAGE PROTECTION**

Overvoltage protection (OVP) is implemented on the output. There are two types of overvoltage events: normal (no fault) and abnormal (from a fault or sudden load change).

#### Normal Overvoltage

In a normal (no fault) overvoltage, the output voltage approaches  $V_{OUT(REG)}$  (4.9 V typical) during normal operation. This is not caused by a fault or load change, but it is simply a consequence of the input voltage times the gain reaching the same level as the

clamped output voltage (V<sub>OUT(REG)</sub>). To prevent this type of overvoltage, the ADP8860 detects when the output voltage rises to  $V_{OUT(REG)}$ . It then increases the effective  $R_{OUT}$  of the gain stage to reduce the voltage that is delivered. This effectively regulates  $V_{OUT}$  to  $V_{OUT(REG)}$ ; however, there is a limit to the effect that this system can have on regulating  $V_{OUT}$ . It is designed only for normal operation and it is not intended to protect against faults or sudden load changes. When the output voltage is regulated to  $V_{OUT(REG)}$  no interrupt is set and the operation is transparent to the LEDs and the overall application.


#### Abnormal Overvoltage

Because of the open-loop behavior of the charge pump as well as how the gain transitions are computed, a sudden load change or fault can abnormally force  $V_{OUT}$  beyond 6 V. This causes an abnormal overvoltage situation. If the event happens slowly enough, the system first tries to regulate the output to 4.9 V as in a normal overvoltage scenario. However, if this is not sufficient, or if the event happens too quickly, then the ADP8860 enters overvoltage protection (OVP) mode when  $V_{OUT}$  exceeds the OVP threshold (typically 5.8 V). In the OVP mode, only the charge pump is disabled to prevent  $V_{OUT}$  from rising too high. The current sources and all other device functionality remain intact. When the output voltage falls by about 500 mV (to 5.3 V typical), the charge pump resumes operation. If the fault or load step recurs, the process may repeat. An interrupt flag is set at each OVP instance.

# THERMAL SHUTDOWN/OVERTEMPERATURE PROTECTION

If the die temperature of the ADP8860 rises above a safe limit (150°C typical), the controllers enter thermal shutdown (TSD) protection mode. In this mode, most of the internal functions shut down, the part enters standby, and the TSD\_INT interrupt is set. When the die temperature decreases below ~130°C, the part can be restarted. To restart the part, simply remove it from standby. No interrupt is generated when the die temperature falls below 130°C. However, if the software clears the pending TSD\_INT interrupt and the temperature remains above 130°C, another interrupt is generated.

The complete state machine for these faults (SCP, OVP, and TSD) is shown in Figure 42.



# **INTERRUPTS**

There are five interrupt sources available on the ADP8860.

- Main light sensor comparator: CMP\_INT sets every time the main light sensor comparator detects a threshold (L2 or L3) transition (rising or falling conditions).
- Sensor Comparator 2: CMP2\_INT interrupt works the same way as CMP\_INT, except the sensing input derives from the second light sensor. The programmable thresholds are the same as the main light sensor comparator.
- Overvoltage protection: OVP\_INT is generated when the output voltage exceeds 5.8 V (typical).
- Thermal shutdown circuit: An interrupt (TSD\_INT) is generated when entering overtemperature protection.
- Short-circuit detection: SHORT\_INT is generated when the device enters short-circuit protection mode.

The interrupt (if any) that appears on the nINT pin is determined by the bits mapped in Register INTR\_EN. To clear an interrupt, write a 1 to the interrupt in the MDCR2 register or reset the part. Reading the interrupt, or writing a 0, has no effect.

# **APPLICATIONS INFORMATION**

The ADP8860 allows the charge pump to operate efficiently with a minimum of external components. Specifically, the user must select an input capacitor ( $C_{IN}$ ), output capacitor ( $C_{OUT}$ ), and two charge pump fly capacitors (C1 and C2).  $C_{IN}$  should be 1  $\mu$ F or greater. The value must be high enough to produce a stable input voltage signal at the minimum input voltage and maximum output load. A 1  $\mu$ F capacitor for  $C_{OUT}$  is recommended. Larger values are permissible, but care must be exercised to ensure that VOUT charges above 55% (typical) of  $V_{IN}$  within 4 ms (typical). See the Short-Circuit Protection Mode section for more details.

For best practice, it is recommended that the two charge pump fly capacitors be 1  $\mu$ F; larger values are not recommended and smaller values may reduce the ability of the charge pump to deliver maximum current. For optimal efficiency, the charge pump fly capacitors should have low equivalent series resistance (ESR). Low ESR X5R or X7R capacitors are recommended for all four components. Use voltage ratings of 10 V or greater for these capacitors.

If one or both ambient light sensor comparator inputs (CMP\_IN and D6/CMP\_IN2) are used, a small capacitor (0.1  $\mu F$  is recommended) must be connected from the input to ground.

Any color of LED can be used if the Vf (forward voltage) is less than 4.1 V. However, using lower Vf LEDs reduces the input power consumption by allowing the charge pump to operate at lower gain states.

The equivalent circuit model for a charge pump is shown in Figure 43.




Figure 43. Charge Pump Equivalent Circuit Model

The input voltage is multiplied by the gain (G) and delivered to the output through an effective resistance ( $R_{OUT}$ ). The output current flows through  $R_{OUT}$  and produces an IR drop to yield

$$V_{OUT} = G \times V_{IN} - I_{OUT} \times R_{OUT}(G)$$
(5)

The R<sub>OUT</sub> term is a combination of the R<sub>DSON</sub> resistance for the switches used in the charge pump and a small resistance that accounts for the effective dynamic charge pump resistance. The R<sub>OUT</sub> level changes based upon the gain (the configuration of the switches). Typical R<sub>OUT</sub> values are given in Table 1 and Figure 13 and Figure 14.

 $V_{\text{OUT}}$  is also equal to the largest Vf of the LEDs that are used plus the voltage drop across the regulating current source. This gives

$$V_{OUT} = V f_{(MAX)} + V_{Dx}$$

Combining Equation 5 and Equation 6 gives

$$V_{\rm IN} = (Vf_{(MAX)} + V_{Dx} + I_{OUT} \times R_{OUT}(G))/G$$

$$(7)$$

This equation is useful for calculating approximate bounds for the charge pump design.

# DETERMINING THE TRANSITION POINT OF THE CHARGE PUMP

Consider the following design example where:

 $Vf_{(MAX)} = 3.7 V$ 

 $I_{OUT} = 140 \text{ mA} (7 \text{ LEDs at } 20 \text{ mA each})$ 

 $R_{OUT}$  (G = 1.5×) = 3  $\Omega$  (obtained from Figure 13)

At the point of a gain transition,  $V_{Dx} = V_{HR(UP)}$ , Table 1 gives the typical value of  $V_{HR(UP)}$  as 0.2 V. Therefore, the input voltage level when the gain transitions from  $1.5 \times to 2 \times is$ 

 $V_{IN} = (3.7 \text{ V} + 0.2 \text{ V} + 140 \text{ mA} \times 3 \Omega)/1.5 = 2.88 \text{ V}$ 

# LAYOUT GUIDELINES

- For optimal noise immunity, place the C<sub>IN</sub> and C<sub>OUT</sub> capacitors as close as possible to their respective pins. These capacitors should share a short ground trace. If the LEDs are a significant distance from the VOUT pin, another capacitor on VOUT, placed closer to the LEDs, is advisable.
- For optimal efficiency, place the charge pump fly capacitors as close to the part as possible.
- The ADP8860 does not distinguish between power ground and analog ground. Therefore, both ground pins can be connected directly together. It is recommended that these ground pins be connected at the ground for the input and output capacitors.
- If using the LFCSP package, the exposed pad must be soldered at the board to the GND1 and/or GND2 pin(s).
- Unused diode pins (Pin D1 to Pin D7) can be connected to ground, VOUT, or remain floating. However, the unused diode current sinks must be disabled by setting them as independent sinks in Register 0x05 and then disabling them in Register 0x10. If they are not disabled, the charge pump efficiency may suffer.
- If the CMP\_IN phototransistor input is not used, it can be connected to ground or remain floating.
- If the interrupt pin (nINT) is not used, connect it to ground or leave it floating. Never connect it to a voltage supply, except through a ≥1 kΩ series resistor.

(6)

• The ADP8860 has an integrated noise filter on the nRST pin. Under normal conditions, it is not necessary to filter the reset line. However, if exposed to an unusually noisy signal, then it is beneficial to add a small RC filter or

# **EXAMPLE CIRCUITS**

bypass capacitor on this pin. If the nRST pin is not used, it must be pulled well above the  $V_{\rm IH(\rm MIN)}$  level (see Table 1). Do not allow the nRST pin to float.




Figure 45. Application Schematic with Keypad Light Control

# I<sup>2</sup>C PROGRAMMING AND DIGITAL CONTROL


The ADP8860 provides full software programmability to facilitate its adoption in various product architectures. The default I<sup>2</sup>C address is 0101010x (x = 0 during write, x = 1 during read). Therefore, the default write address is 0x54 and the read address is 0x55.

Note the following general behavior of registers:

• All registers are set to their default values during reset or after a UVLO event.

- All registers are read/write unless otherwise specified.
- Unused bits are read as zero.

The following tables provide register and bit descriptions. The reset value for all bits in the bit map tables is all 0s, except in Table 9 (see Table 9 for its unique reset value). Wherever the acronym N/A appears in the tables, it means not applicable.



#### Figure 46. I<sup>2</sup>C Command Sequence

#### Table 7. Register Set Definitions

Address	Register Name	Description
0x00	MFDVID	Manufacturer and device ID
0x01	MDCR	Device mode and status
0x02	MDCR2	Device mode and Status Register 2
0x03	INTR_EN	Interrupts enable
0x04	CFGR	Configuration register
0x05	BLSEN	Sink enable backlight or independent
0x06	BLOFF	Backlight off timeout
0x07	BLDIM	Backlight dim timeout
0x08	BLFR	Backlight fade in and out rates
0x09	BLMX1	Backlight (Brightness Level 1—daylight) maximum current
0x0A	BLDM1	Backlight (Brightness Level 1—daylight) dim current
0x0B	BLMX2	Backlight (Brightness Level 2—office) maximum current
0x0C	BLDM2	Backlight (Brightness Level 2—office) dim current
0x0D	BLMX3	Backlight (Brightness Level 3—dark) maximum current
0x0E	BLDM3	Backlight (Brightness Level 3—dark) dim current
0x0F	ISCFR	Independent sink current fade control register
0x10	ISCC	Independent sink current control register
0x11	ISCT1	Independent Sink Current Timer Register LED[7:5]
0x12	ISCT2	Independent Sink Current Timer Register LED[4:1]
0x13	ISCF	Independent sink current fade register
0x14	ISC7	Independent Sink Current LED7
0x15	ISC6	Independent Sink Current LED6
0x16	ISC5	Independent Sink Current LED5
0x17	ISC4	Independent Sink Current LED4
0x18	ISC3	Independent Sink Current LED3
0x19	ISC2	Independent Sink Current LED2
0x1A	ISC1	Independent Sink Current LED1
0x1B	CCFG	Comparator configuration
0x1C	CCFG2	Second comparator configuration
0x1D	L2_TRP	L2 comparator reference
0x1E	L2_HYS	L2 hysteresis
0x1F	L3_TRP	L3 comparator reference
0x20	L3_HYS	L3 hysteresis
0x21	PH1LEVL	First phototransistor ambient light level—low byte register
0x22	PH1LEVH	First phototransistor ambient light level—high byte register

**Data Sheet** 

	חו	00	ነቦበ
- 41	IP	77	360
		0	

Address	Register Name	Description
0x23	PH2LEVL	Second phototransistor ambient light level—low byte register
0x24	PH2LEVH	Second phototransistor ambient light level—high byte register

# Table 8. Register Map

Addr	Reg. Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
0x00	MFDVID		Man	ufacture ID			De	evice ID	
0x01	MDCR	Reserved	INT_CFG	NSTBY	DIM_EN	Reserved	SIS_EN	CMP_AUTOEN	BLEN
0x02	MDCR2		Reserved		SHORT_INT	TSD_INT	OVP_INT	CMP2_INT	CMP_INT
0x03	INTR_EN		Reserved		SHORT_IEN	TSD_IEN	OVP_IEN	CMP2_IEN	CMP_IEN
0x04	CFGR	Reserved	SEL_AB	CMP2_SEL	BL			Law	FOVR
0x05	BLSEN	Reserved	D7EN	D6EN	D5EN	D4EN	D3EN	D2EN	D1EN
0x06	BLOFF	Reserved				OFFT			
0x07	BLDIM	Reserved				DIMT			
0x08	BLFR		1	BL_FO				BL_FI	
0x09	BLMX1	Reserved				BL1_MC			
0x0A	BLDM1	Reserved				BL1_DC			
0x0B	BLMX2	Reserved				BL2_MC			
0x0C	BLDM2	Reserved				BL2_DC			
0x0D	BLMX3	Reserved				BL3_MC			
0x0E	BLDM3	Reserved				BL3_DC			
0x0F	ISCFR		1	Res	served			SC_L/	AW .
0x10	ISCC	Reserved	SC7_EN	SC6_EN	SC5_EN	SC4_EN	SC3_EN	SC2_EN	SC1_EN
0x11	ISCT1	S	CON	SC	70FF	SC6	OFF	SC5O	FF
0x12	ISCT2	SC	40FF	SC	30FF	SC2	OFF	SC10	FF
0x13	ISCF			SCFO				SCFI	
0x14	ISC7	SCR				SCD7			
0x15	ISC6	Reserved				SCD6			
0x16	ISC5	Reserved				SCD5			
0x17	ISC4	Reserved				SCD4			
0x18	ISC3	Reserved				SCD3			
0x19	ISC2	Reserved				SCD2			
0x1A	ISC1	Reserved				SCD1			
0x1B	CCFG		FILT		FORCE_RD	L3_OUT	L2_OUT	L3_EN	L2_EN
0x1C	CCFG2		FILT2		FORCE_RD2	L3_OUT2	L2_OUT2	L3_EN2	L2_EN2
0x1D	L2_TRP				L2_	TRP			•
0x1E	L2_HYS	1			L2_	HYS			
0x1F	L3_TRP	1			L3_	TRP			
0x20	L3_HYS				L3_	HYS			
0x21	PH1LEVL				PH1LE	V_LOW			
0x22	PH1LEVH		Reserved				PH1LEV_HIG	Н	
0x23	PH2LEVL				PH2LE	V_LOW			
0x24	PH2LEVH		Reserved				PH2LEV_HIG	Ц	

# Manufacturer and Device ID (MFDVID)—Register 0x00

This is a read-only register.

#### Table 9. MFDVID Manufacturer and Device ID Bit Map

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
	Manufa	cture ID		Device ID				
0	0	0	0	0	1	1	1	

# Mode Control Register (MDCR)—Register 0x01

#### Table 10. MDCR Mode Control Bit Map

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Reserved	INT_CFG	nSTBY	DIM_EN	Reserved	SIS_EN	CMP_AUTOEN	BL_EN

## Table 11. Bit Descriptions for the MDCR Register

Bit Name	Bit No.	Description
N/A	7	Reserved.
INT_CFG	6	Interrupt configuration.
		1 = processor interrupt deasserts for 50 $\mu$ s and reasserts with pending events.
		0 = processor interrupt remains asserted if the host tries to clear the interrupt while there is a pending event.
nSTBY	5	1 = device is in active mode.
		0 = device is in standby mode, only the I <sup>2</sup> C interface is enabled.
DIM_EN	4	DIM_EN is set by the hardware after a DIM timeout. The user may also force the backlight into DIM mode by asserting this bit. DIM mode can only be entered if BL_EN is also enabled.
		1 = backlight is operating at the DIM current level (BL_EN must also be asserted).
		0 = backlight is not in DIM mode.
N/A	3	Reserved.
SIS_EN	2	Synchronous independent sinks enable.
		1 = enables all LED current sinks designated as independent sinks. All of the ISC enable bits must be cleared; if any of the SC_EN bits in Register 0x10 are set, this bit has no effect.
		0 = disables all sinks designated as independent sinks. All of the ISC enable bits must be cleared; if any of the SC_EN bits are set in Register 0x10, this bit has no effect.
CMP_AUTOEN	1	1 = backlight automatically responds to the comparator outputs (L2_OUT and L3_OUT). L2_EN and/or L3_EN must be set for this to function. BLV values in Register 0x04 are overridden.
		0 = backlight does not autorespond to comparator level changes. The user can manually select backlight operating levels using Bit BLV in Register 0x04.
BL_EN	0	1 = backlight is enabled (nSTBY must also be asserted).
		0 = backlight is disabled.

## Mode Control Register 2 (MDCR2)—Register 0x02

#### Table 12. MDCR2 Bit Map

		· · I					
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
	Reserved		SHORT_INT	TSD_INT	OVP_INT	CMP2_INT	CMP_INT

# Table 13. Bit Descriptions for the MDCR2 Register

Bit Name	Bit No.	Description <sup>1</sup>
N/A	7:5	Reserved.
SHORT_INT	4	Short-circuit error.
		1 = a short-circuit or overload condition on VOUT was detected.
		0 = no short-circuit or overload condition has been detected.
TSD_INT	3	Thermal shutdown.
		1 = the device temperature has exceeded 150°C (typical).
		0 = no overtemperature condition has been detected.
OVP_INT	2	Overvoltage interrupt.
		$1 = VOUT$ has exceeded $V_{OVP}$ .
		0 = VOUT has not exceeded V <sub>OVP</sub> .
CMP2_INT	1	1 = indicates that the second ALS comparator (CMP_IN2) has changed state.
		0 = the second sensor comparator has not triggered.
CMP_INT	0	1 = indicates that the main ALS comparator (CMP_IN) has changed state.
		0 = the main sensor comparator has not triggered.

<sup>1</sup> Interrupt bits are cleared by writing a 1 to the flag; writing a 0 or reading the flag has no effect.

### Interrupt Enable (INTR\_EN)—Register 0x03

### Table 14. INTR\_EN Bit Map

		<b>r</b>					
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
	Reserved		SHORT_IEN	TSD_IEN	OVP_IEN	CMP2_IEN	CMP_IEN

## Table 15. Bit Descriptions for the INTR\_EN Register

Bit Name	Bit No.	Description
N/A	7:5	Reserved.
SHORT_IEN	4	Short-circuit interrupt is enabled. When the SHORT_INT status bit is set after an error condition, an interrupt is raised to the host if the SHORT_IEN flag is enabled.
		1 = the short-circuit interrupt is enabled.
		0 = the short-circuit interrupt is disabled (the SHORT_INT flag continues to assert).
TSD_IEN	3	Thermal shutdown interrupt is enabled. When the TSD_INT status bit is set after an error condition, an interrupt is raised to the host if the TSD_IEN flag is enabled.
		1 = the thermal shutdown interrupt is enabled.
		0 = the thermal shutdown interrupt is disabled (the TSD_INT flag continues to assert).
OVP_IEN	2	Overvoltage interrupt enabled. When the OVP_INT status bit is set after an error condition, an interrupt is raised to the host if the OVP_IEN flag is enabled.
		1 = the overvoltage interrupt is enabled.
		0 = the overvoltage interrupt is disabled (the OVP_INT flag continues to assert).
CMP2_IEN	1	When the CMP2_INT status bit is set after an enabled comparator trips, an interrupt is raised if the CMP2_IEN flag is enabled.
		1 = the second phototransistor comparator interrupt is enabled.
		0 = the second phototransistor comparator interrupt is disabled (the CMP2_INT flag continues to assert).
CMP_IEN	0	When the CMP_INT status bit is set after an enabled comparator trips, an interrupt is raised if the CMP_IEN flag is enabled.
		1 = the main comparator interrupt is enabled.
		0 = the main comparator interrupt is disabled (the CMP_INT flag continues to assert).

# **BACKLIGHT REGISTER DESCRIPTIONS**

## Configuration Register (CFGR)—Register 0x04

#### Table 16. CFGR Bit Map

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Reserved	SEL_AB	CMP2_SEL	BI		La	w	FOVR

## Table 17. Bit Descriptions for the CFGR Register

Bit Name	Bit No.	Description
N/A	7	Reserved.
SEL_AB	6	1 = selects the second phototransistor (CMP_IN2) to control the backlight.
		0 = selects the main phototransistor (CMP_IN) to control the backlight.
CMP2_SEL	5	1 = the second phototransistor is enabled; the current sink on D6 is disabled.
		0 = the second phototransistor is disabled.
BLV	4:3	Brightness level. This field indicates the brightness level at which the device is operating. The software may force the backlight to operate at one of the three brightness levels. Setting CMP_AUTOEN high (Register 0x01) sets these values automatically and overwrites any previously written values.
		00 = Level 1 (daylight).
		01 = Level 2 (office).
		10 = Level 3 (dark).
		11 = off (backlight set to 0 mA).
Law	2:1	Backlight transfer law.
		00 = linear law DAC, linear time steps.
		01 = square law DAC, linear time steps.
		10 = square law DAC, nonlinear time steps (Cubic 10).
		11 = square law DAC, nonlinear time steps (Cubic 11).
FOVR	0	Backlight fade override.
		1 = the backlight fade override is enabled.
		0 = the backlight fade override is disabled.

## Backlight Sink Enable (BLSEN)—Register 0x05

#### Table 18. BLSEN Bit Map

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Reserved	D7EN	D6EN	D5EN	D4EN	D3EN	D2EN	D1EN

#### Table 19. Bit Descriptions for the BLSEN Register

Bit Name	Bit No.	Description
N/A	7	Reserved.
D7EN	6	Diode 7 backlight sink enable.
		1 = selects LED7 as an independent sink.
		0 = connects LED7 sink to backlight enable (BL_EN).
D6EN	5	Diode 6 backlight sink enable.
		1 = selects LED6 as an independent sink.
		0 = connects LED6 sink to backlight enable (BL_EN).
D5EN	4	Diode 5 backlight sink enable.
		1 = selects LED5 as an independent sink.
		0 = connects LED5 sink to backlight enable (BL_EN).
D4EN	3	Diode 4 backlight sink enable.
		1 = selects LED4 as independent sink.
		0 = connects LED4 sink to backlight enable (BL_EN).
D3EN	2	Diode 3 backlight sink enable.
		1 = selects LED3 as independent sink.
		0 = connects LED3 sink to backlight enable (BL_EN).

Bit Name	Bit No.	Description
D2EN 1		Diode 2 backlight sink enable.
		1 = selects LED2 as independent sink.
		0 = connects LED2 sink to backlight enable (BL_EN).
D1EN	0	Diode 1 backlight sink enable.
		1 = selects LED1 as independent sink.
		0 = connects LED1 sink to backlight enable (BL_EN).

## Backlight Off Timeout (BLOFF)—Register 0x06

#### Table 20. BLOFF Bit Map

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Reserved	OFFT						

## Table 21. Bit Descriptions for the BLOFF Register

Bit Name	Bit No.	Description
N/A	7	Reserved.
OFFT	6:0	Backlight off timeout. After the off timeout (OFFT) period, the backlight turns off. If the dim timeout (DIMT) is enabled, the off timeout starts after the dim timeout. 0000 = timeout disabled 000001 = 1 sec
		0000010 = 2 sec 0000011 = 3 sec  111111 = 127 sec

# Backlight Dim Timeout (BLDIM)—Register 0x07

## Table 22. BLDIM Bit Map

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Reserved	DIMT						

## Table 23. Bit Descriptions for the BLDIM Register

Bit Name	Bit No.	Description
N/A	7	Reserved.
DIMT	6:0	Backlight dim timeout. After the dim timeout (DIMT) period, the backlight is set to the dim current value. The dim timeout starts after backlight reaches the maximum current.
		0000 = timeout disabled
		0000001 = 1 sec
		0000010 = 2 sec
		0000011 = 3 sec
		1111111 = 127 sec

#### Backlight Fade (BLFR)—Register 0x08

#### Table 24. BLFR Backlight Fade Bit Map

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
BL_FO					BL	_FI	

## Table 25. Bit Descriptions for the BLFR Register

Backlight fade out rate. If the fade out is disabled (BL_FO = 0000), the backlight changes instantly (within 100 ms). If the fade out rate is set, the backlight fades from its current value to the dim or the off value. The times listed for BL_FO are for a full-scale fade out (30 mA to 0 mA). Fades between closer current values reduce the fade time. See the Automated Fade In and Fade Out section for more information. 0000 = 0.1 sec (fade out disabled) <sup>1</sup> 0001 = 0.3 sec 0010 = 0.6 sec 0010 = 0.6 sec 0010 = 1.2 sec 0100 = 1.2 sec 0110 = 1.8 sec 0110 = 1.8 sec 0111 = 2.1 sec 1000 = 2.4 sec 1001 = 2.7 sec 1010 = 3.0 sec 1011 = 3.5 sec 1100 = 4.0 sec 1101 = 4.5 sec
1110 = 5.0 sec 1111 = 5.5 sec
1111 = 5.5 sec         Backlight fade in rate. If the fade in is disabled (BL_FI = 0000), the backlight changes instantly (within 100 ms). If the fade in rate is set, the backlight fades from its current value to its maximum when the backlight is turned on. The times listed for BL_FI are for a full-scale fade in (0 mA to 30 mA). Fades between closer current values reduce the fade time. See the Automated Fade In and Fade Out section for more information.         0000 = 0.1 sec (fade in disabled) <sup>1</sup> 0001 = 0.3 sec         0011 = 0.9 sec            1111 = 5.5 sec

<sup>1</sup> When fade in and fade out are disabled, the backlight does not instantaneously fade, but instead, fades rapidly within about 100 ms.

# Backlight Level 1 (Daylight) Maximum Current Register (BLMX1)—Register 0x09

#### Table 26. BLMX1 Bit Map

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
Reserved	BL1_MC							

## Table 27. Bit Descriptions for the BLMX1 Register

Bit Name	Bit No.	Description	Description							
N/A	7	Reserved.	eserved.							
BL1_MC	6:0		Backlight maximum Level 1 (daylight) current. The backlight maximum current can be set according to the linear or square law function, as follows (see Table 28 for a complete list of values):							
		DAC	Linear Law (mA)	Square Law (mA)						
		0000000	0	0						
		0000001	0.236	0.002						
		0000010	0.472	0.007						
		0000011	0.708	0.017						
		1111111	30	30						

# Table 28. Linear and Square Law Currents Per DAC Code

DAC Code	Linear Law (mA)	Square Law <sup>1</sup> (mA)	DAC Code	Linear Law (mA)	Square Law <sup>1</sup> (mA)
0x00	0	0.000	0x22	8.031	2.150
0x01	0.236	0.002	0x23	8.268	2.279
0x02	0.472	0.007	0x24	8.504	2.411
0x03	0.709	0.017	0x25	8.740	2.546
0x04	0.945	0.030	0x26	8.976	2.686
0x05	1.181	0.047	0x27	9.213	2.829
0x06	1.417	0.067	0x28	9.449	2.976
0x07	1.654	0.091	0x29	9.685	3.127
0x08	1.890	0.119	0x2A	9.921	3.281
0x09	2.126	0.151	0x2B	10.157	3.439
0x0A	2.362	0.186	0x2C	10.394	3.601
0x0B	2.598	0.225	0x2D	10.630	3.767
0x0C	2.835	0.268	0x2E	10.866	3.936
0x0D	3.071	0.314	0x2F	11.102	4.109
0x0E	3.307	0.365	0x30	11.339	4.285
0x0F	3.543	0.419	0x31	11.575	4.466
0x10	3.780	0.476	0x32	11.811	4.650
Dx11	4.016	0.538	0x33	12.047	4.838
0x12	4.252	0.603	0x34	12.283	5.029
Ox13	4.488	0.671	0x35	12.520	5.225
0x14	4.724	0.744	0x36	12.756	5.424
Ox15	4.961	0.820	0x37	12.992	5.627
Dx16	5.197	0.900	0x38	13.228	5.833
0x17	5.433	0.984	0x39	13.465	6.043
0x18	5.669	1.071	0x3A	13.701	6.257
0x19	5.906	1.163	0x3B	13.937	6.475
0x1A	6.142	1.257	0x3C	14.173	6.696
0x1B	6.378	1.356	0x3D	14.409	6.921
0x1C	6.614	1.458	0x3E	14.646	7.150
0x1D	6.850	1.564	0x3F	14.882	7.382
0x1E	7.087	1.674	0x40	15.118	7.619
0x1F	7.323	1.787	0x41	15.354	7.859
0x20	7.559	1.905	0x42	15.591	8.102
0x21	7.795	2.026	0x43	15.827	8.350

# ADP8860

DAC Code	Linear Law (mA)	Square Law <sup>1</sup> (mA)	DAC Code	Linear Law (mA)	Square Law <sup>1</sup> (mA)
0x44	16.063	8.601	0x64	23.622	18.600
0x45	16.299	8.855	0x65	23.858	18.974
0x46	16.535	9.114	0x66	24.094	19.351
0x47	16.772	9.376	0x67	24.331	19.733
0x48	17.008	9.642	0x68	24.567	20.118
0x49	17.244	9.912	0x69	24.803	20.507
0x4A	17.480	10.185	0x6A	25.039	20.899
0x4B	17.717	10.463	0x6B	25.276	21.295
0x4C	17.953	10.743	0x6C	25.512	21.695
0x4D	18.189	11.028	0x6D	25.748	22.099
0x4E	18.425	11.316	0x6E	25.984	22.506
0x4F	18.661	11.608	0x6F	26.220	22.917
0x50	18.898	11.904	0x70	26.457	23.332
0x51	19.134	12.203	0x71	26.693	23.750
0x52	19.370	12.507	0x72	26.929	24.173
0x53	19.606	12.814	0x73	27.165	24.599
0x54	19.842	13.124	0x74	27.402	25.028
0x55	20.079	13.439	0x75	27.638	25.462
0x56	20.315	13.757	0x76	27.874	25.899
0x57	20.551	14.078	0x77	28.110	26.340
0x58	20.787	14.404	0x78	28.346	26.784
0x59	21.024	14.733	0x79	28.583	27.232
0x5A	21.260	15.066	0x7A	28.819	27.684
0x5B	21.496	15.403	0x7B	29.055	28.140
0x5C	21.732	15.743	0x7C	29.291	28.599
0x5D	21.968	16.087	0x7D	29.528	29.063
0x5E	22.205	16.435	0x7E	29.764	29.529
0x5F	22.441	16.787	0x7F	30.000	30.000
0x60	22.677	17.142		·	
0x61	22.913	17.501		ubic 11 laws use the square la ode (see Figure 31).	w DAC setting but vary the tim
0x62	23.150	17.863	step per DAC C	oue (see rigure 51).	
0x63	23.386	18.230			

## Backlight Level 1 (Daylight) Dim Current Register (BLDM1)—Register 0x0A

#### Table 29. BLDM1 Bit Map

	* <b>1</b>							
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
Reserved				BL1_DC				

#### Table 30. Bit Descriptions for the BLDM1 Register

Bit Name	Bit No.	Description						
N/A	7	Reserved.	leserved.					
BL1_DC	6:0	5		ent. The backlight is set to the dim current value after a dim timeout or see Table 28 for a complete list of values).				
		DAC	DAC Linear Law (mA) Square Law (mA)					
		0000000	0	0				
		0000001	0.236	0.002				
		0000010	0.472	0.007				
		0000011	0.709	0.017				
		1111111	30	30				

Backlight Level 2 (Office) Maximum Current Register (BLMX2)—Register 0x0B

#### Table 31. BLMX2 Bit Map

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Reserved		BL2_MC					

## Table 32. Bit Descriptions for the BLMX2 Register

Bit Name	Bit No.	Description	Description					
N/A	7	Reserved.	Reserved.					
BL2_MC	6:0	Backlight Level 2 (offic	e) maximum current	(see Table 28 for a complete list of values).				
		DAC	Linear Law (mA)	Square Law (mA)				
		0000000	0	0				
		0000001	0.236	0.002				
		0000010	0.472	0.007				
		0000011	0.709	0.017				
		1111111	30	30				

## Backlight Level 2 (Office) Dim Current Register (BLDM2)—Register 0x0C

#### Table 33. BLDM2 Bit Map

r								
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
Reserved				BL2_DC				

#### Table 34. Bit Descriptions for the BLDM2 Register

Bit Name	Bit No.	Description	Description					
N/A	7	Reserved.	Reserved.					
BL2_DC	6:0	3	-	ble 28 for a complete list of values. The backlight is set to the he DIM_EN flag is set by the user.				
		DAC	Linear Law (mA)	Square Law (mA)				
		0000000	0	0				
		0000001	0.236	0.002				
		0000010	0.472	0.007				
		0000011	0.709	0.017				
		1111111	30	30				

Backlight Level 3 (Dark) Maximum Current Register (BLMX3)—Register 0x0D

#### Table 35. BLMX3 Bit Map

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Reserved				BL3_MC			

#### Table 36. Bit Descriptions for the BLMX3 Register

Bit Name	Bit No.	Description					
N/A	7	Reserved.	eserved.				
BL3_MC	6:0	Backlight Level 3 (dark)	maximum current. S	ee Table 28 for a complete list of values.			
		DAC	Linear Law (mA)	Square Law (mA)			
		0000000	0	0			
		0000001	0.236	0.002			
		0000010	0.472	0.007			
		0000011	0.709	0.017			
		1111111	30	30			

## Backlight Level 3 (Dark) Dim Current Register (BLDM3)—Register 0x0E

#### Table 37. BLDM3 Bit Map

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Reserved				BL3_DC			

#### Table 38. Bit Descriptions for the BLDM3 Register

Bit Name	Bit No.	Description						
N/A	7	Reserved.	Reserved.					
BL3_DC	6:0			ble 28 for a complete list of values. The backlight is set to the he DIM_EN flag is set by the user.				
		DAC	Linear Law (mA) Square Law (mA)					
		0000000	0	0				
		0000001	0.236	0.002				
		0000010	0.472	0.007				
		0000011	0.709	0.017				
		1111111	30	30				

# INDEPENDENT SINK REGISTER DESCRIPTIONS

Independent Sink Current Fade Control Register (ISCFR)—Register 0x0F

#### Table 39. ISCFR Bit Map

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
		Rese	rved			SC	LAW

#### Table 40. Bit Descriptions for the ISCFR

Bit Name	Bit No.	Description
N/A	7:2	Reserved.
SC_LAW	1:0	Independent sink current fade transfer law.
		00 = linear law DAC, linear time steps.
		01 = square law DAC, linear time steps.
		10 = square law DAC, nonlinear time steps (Cubic 10).
		11 = square law DAC, nonlinear time steps (Cubic 11).

## Independent Sink Current Control (ISCC)—Register 0x10

### Table 41. ISCC Bit Map

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Reserved	SC7_EN	SC6_EN	SC5_EN	SC4_EN	SC3_EN	SC2_EN	SC1_EN

#### Table 42. Bit Descriptions for the ISCC Register

Bit Name	Bit No.	Description
N/A	7	Reserved.
SC7_EN	6	This enable acts upon the LED7.
		1 = SC7 is turned on.
		0 = SC7 is turned off.
SC6_EN	5	This enable acts upon the LED6.
		1 = SC6 is turned on.
		0 = SC6 is turned off.
SC5_EN	4	This enable acts upon the LED5.
		1 = SC5 is turned on.
		0 = SC5 is turned off.
SC4_EN	3	This enable acts upon the LED4.
		1 = SC4 is turned on.
		0 = SC4 is turned off.

Bit Name	Bit No.	Description
SC3_EN	2	This enable acts upon the LED3.
		1 = SC3 is turned on.
		0 = SC3 is turned off.
SC2_EN	1	This enable acts upon the LED2.
		1 = SC2 is turned on.
		0 = SC2 is turned off.
SC1_EN	0	This enable acts upon the LED1.
		1 = SC1 is turned on.
		0 = SC1 is turned off.

### Independent Sink Current Time (ISCT1)—Register 0x11

# Table 43. ISCT1 Bit Map

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
SCON		SC7OFF		SC6OFF		SC5OFF	

#### Table 44. Bit Descriptions for the ISCT1 Register

Bit Name	Bit No.	Description <sup>1, 2</sup>
SCON	7:6	SC on time. If the SCxOFF time is not disabled, then when the independent current sink is enabled (Register 0x10) it remains on for the on time selected (per the following list) and then turns off.
		00 = 0.2 sec.
		01 = 0.6 sec.
		10 = 0.8 sec.
		11 = 1.2 sec.
SC7OFF	5:4	<ul> <li>SC7 off time. When the SC off time is disabled, the ISC remains on while enabled. When the SC off time is set to any other value, the ISC turns off for the off time (per the following listed times) and then turns on according to the SCON setting.</li> <li>00 = off time disabled.</li> </ul>
		01 = 0.6 sec.
		10 = 1.2 sec.
		11 = 1.8 sec.
SC6OFF	3:2	SC6 off time. When the SC off time is disabled, the ISC remains on while enabled. When the SC off time is set to any other value, the ISC turns off for the off time (per the following listed times) and then turns on according to the SCON setting. 00 = off time disabled.
		01 = 0.6 sec.
		10 = 1.2 sec.
		11 = 1.8 sec.
SC5OFF	1:0	SC5 off time. When the SC off time is disabled, the ISC remains on while enabled. When the SC off time is set to any other value, the ISC turns off for the off time (per the following listed times) and then turns on according to the SCON setting. 00 = off time disabled.
		01 = 0.6 sec.
		10 = 1.2 sec.
		11 = 1.8 sec.

 $^{1}$  An independent sink remains on continuously when SCx\_EN = 1 and SCx\_OFF is 00 (disabled).

<sup>2</sup>To enable multiple independent sinks, set the appropriate SCx\_EN bits. To create equivalent blinking and fading sequences, enable all independent sinks in one write cycle to cause a preprogrammed sequence to start simultaneously. Independent Sink Current Time (ISCT2)—Register 0x12

Table 45. ISCT2 Bit Map

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
SC4OFF		SC3OFF		SC2OFF		SC1OFF	

Designation	Bit	Description <sup>1, 2</sup>
SC4OFF	7:6	SC4 off time. When the SC off time is disabled, the ISC remains on while enabled. When the SC off time is set to any other value, then the ISC turns off for the off time (per the following listed times) and then turns on according to the SCON setting.
		00 = off time disabled.
		01 = 0. 6 sec.
		10 = 1.2 sec.
		11 = 1.8 sec.
SC3OFF	5:4	SC3 off time. When the SC off time is disabled, the ISC remains on while enabled. When the SC off time is set to any other value, then the ISC turns off for the off time (per the following listed times) and then turns on according to the SCON setting.
		00 = off time disabled.
		01 = 0. 6 sec.
		10 = 1.2 sec.
		11 = 1.8 sec.
SC2OFF	3:2	SC2 off time. When the SC off time is disabled, the ISC remains on while enabled. When the SC off time is set to any other value, then the ISC turns off for the off time (per the following listed times) and then turns on according to the SCON setting.
		00 = off time disabled.
		01 = 0. 6 sec.
		10 = 1.2 sec.
		11 = 1.8 sec.
SC1OFF	1:0	SC1 off time. When the SC off time is disabled, the ISC remains on while enabled. When the SC off time is set to any other value, then the ISC turns off for the off time (per the following listed times) and then turns on according to the SCON setting.
		00 = off time disabled.
		01 = 0. 6 sec.
		10 = 1.2 sec.
		11 = 1.8 sec.

#### Table 46. Bit Descriptions for the ISCT2 Register

<sup>1</sup> An independent sink remains on continuously when SCx\_EN = 1 and SCx\_OFF is 00 (disabled). <sup>2</sup>To enable multiple independent sinks, set the appropriate SCx\_EN bits. To create equivalent blinking and fading sequences, enable all independent sinks in one write cycle. This causes a preprogrammed sequence to start simultaneously.

# Independent Sink Current Fade (ISCF)—Register 0x13

#### Table 47. ISCF Bit Map

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
	SC	FO			SC	CFI	

### Table 48. Bit Descriptions for the ISCF Register

Bit Name	Bit No.	Description
SCFO	7:4	Sink current fade out rate. The following times listed are for a full-scale fade out (30 mA to 0 mA). Fades between
		closer current values reduce the fade time. See the Automated Fade In and Fade Out section for more information.
		0000 = disabled.
		0001 = 0.30 sec.
		0010 = 0.60 sec.
		0011 = 0.90 sec.
		0100 = 1.2 sec.
		0101 = 1.5 sec.
		0110 = 1.8 sec.
		0111 = 2.1 sec.
		1000 = 2.4 sec.
		1001 = 2.7 sec.
		1010 = 3.0 sec.
		1011 = 3.5 sec.
		1100 = 4.0 sec.
		1101 = 4.5 sec.
		1110 = 5.0 sec.
		1111 = 5.5 sec.
SCFI	3:0	Sink current fade in rate. The following times listed are for a full-scale fade in (0 mA to 30 mA). Fades between closer current values reduce the fade time. See the Automated Fade In and Fade Out section for more information.
		0000 = disabled.
		0000 = 0.30 sec.
		0001 = 0.50 sec.
		0010 = 0.00 sec. 0011 = 0.90 sec.
		0100 = 1.2  sec.
		0101 = 1.5 sec.
		0110 = 1.8 sec.
		0111 = 2.1 sec.
		1000 = 2.4  sec.
		1000 = 2.4 sec. 1001 = 2.7 sec.
		1001 = 2.7 sec. 1010 = 3.0 sec.
		1010 = 3.5 sec.
		1100 = 4.0  sec.
		1100 = 4.0 sec. 1101 = 4.5 sec.
		1110 = 5.0 sec.
		1111 = 5.5 sec.

# Sink Current Register LED7 (ISC7)—Register 0x14

Table 49. ISC7 Bit Map

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0				
SCR				SCD7							

# Table 50. Bit Descriptions for the ISC7 Register

Bit Name	Bit No.	Description					
SCR	7	1 = Sink Current 1.					
		0 = Sink Current 0. For the lowest input current consumption and optimal efficiency, set SCR to 0 when D7 is set to ISC in Register 0x05 and SC7_EN = 0.					
SCD7	6:0	For Sink Curre	ent 0, use the following	g DAC code schedule (see Table 28 for a complete list of values):			
		DAC	Linear Law (mA)	Square Law (mA)			
		0000000	0	0			
		0000001	0.236	0.002			
		0000010	0.472	0.007			
		0000011	0.709	0.017			
		1111111	30	30			
		For Sink Current 1, use the following DAC code schedule (see Table 51 for a complete list of values):					
		DAC	Linear Law (mA)	Square Law (mA)			
		0000000	0	0			
		0000001	0.472	0.004			
		0000010	0.945	0.014			
		0000011	01.417	0.034			
		1111111	60	60			

# Table 51. Linear and Square Law Currents for LED7 (SCR = 1)

DAC Code	Linear Law (mA)	Square Law <sup>1</sup> (mA)	DAC Code	Linear Law (mA)	Square Law <sup>1</sup> (mA)
0x00	0.000	0	0x17	10.87	1.968
0x01	0.472	0.004	0x18	11.34	2.142
0x02	0.945	0.014	0x19	11.81	2.326
0x03	1.42	0.034	0x1A	12.28	2.514
0x04	1.89	0.06	0x1B	12.76	2.712
0x05	2.36	0.094	0x1C	13.23	2.916
0x06	2.83	0.134	0x1D	13.70	3.128
0x07	3.31	0.182	0x1E	14.17	3.348
0x08	3.78	0.238	0x1F	14.65	3.574
0x09	4.25	0.302	0x20	15.12	3.81
0x0A	4.72	0.372	0x21	15.59	4.052
0x0B	5.20	0.45	0x22	16.06	4.3
0x0C	5.67	0.536	0x23	16.54	4.558
0x0D	6.14	0.628	0x24	17.01	4.822
0x0E	6.61	0.73	0x25	17.48	5.092
0x0F	7.09	0.838	0x26	17.95	5.372
0x10	7.56	0.952	0x27	18.43	5.658
0x11	8.03	1.076	0x28	18.90	5.952
0x12	8.50	1.206	0x29	19.37	6.254
0x13	8.98	1.342	0x2A	19.84	6.562
0x14	9.45	1.488	0x2B	20.31	6.878
0x15	9.92	1.64	0x2C	20.79	7.202
0x16	10.39	1.8	0x2D	21.26	7.534

# ADP8860

DAC Code	Linear Law (mA)	Square Law <sup>1</sup> (mA)	DAC Code	Linear Law (mA)	Square Law <sup>1</sup> (mA)
0x2E	21.73	7.872	0x54	39.69	26.248
0x2F	22.20	8.218	0x55	40.16	26.878
0x30	22.68	8.57	0x56	40.63	27.514
0x31	23.15	8.932	0x57	41.10	28.156
0x32	23.62	9.3	0x58	41.57	28.808
0x33	24.09	9.676	0x59	42.05	29.466
0x34	24.57	10.058	0x5A	42.52	30.132
0x35	25.04	10.45	0x5B	42.99	30.806
0x36	25.51	10.848	0x5C	43.46	31.486
0x37	25.98	11.254	0x5D	43.94	32.174
0x38	26.46	11.666	0x5E	44.41	32.87
0x39	26.93	12.086	0x5F	44.88	33.574
0x3A	27.40	12.514	0x60	45.35	34.284
0x3B	27.87	12.95	0x61	45.83	35.002
0x3C	28.35	13.392	0x62	46.30	35.726
0x3D	28.82	13.842	0x63	46.77	36.46
0x3E	29.29	14.3	0x64	47.24	37.2
0x3F	29.76	14.764	0x65	47.72	37.948
0x40	30.24	15.238	0x66	48.19	38.702
0x41	30.71	15.718	0x67	48.66	39.466
0x42	31.18	16.204	0x68	49.13	40.236
0x43	31.65	16.7	0x69	49.61	41.014
0x44	32.13	17.202	0x6A	50.08	41.798
0x45	32.60	17.71	0x6B	50.55	42.59
0x46	33.07	18.228	0x6C	51.02	43.39
0x47	33.54	18.752	0x6D	51.50	44.198
0x48	34.02	19.284	0x6E	51.97	45.012
0x49	34.49	19.824	0x6F	52.44	45.834
0x4A	34.96	20.37	0x70	52.91	46.664
0x4B	35.43	20.926	0x71	53.39	47.5
0x4C	35.91	21.486	0x72	53.86	48.346
0x4D	36.38	22.056	0x73	54.33	49.198
0x4E	36.85	22.632	0x74	54.80	50.056
0x4F	37.32	23.216	0x75	55.28	50.924
0x50	37.80	23.808	0x76	55.75	51.798
0x51	38.27	24.406	0x77	56.22	52.68
0x52	38.74	25.014	0x78	56.69	53.568
0x53	39.21	25.628	0x79	57.17	54.464
			0x7A	57.64	55.368
			0x7B	58.11	56.28
			0x7C	58.58	57.198

<sup>1</sup> Cubic 10 and Cubic 11 laws use the square law DAC setting but vary the time step per DAC code (see Figure 31).

58.126

59.058

60

59.06

59.53

60

0x7D

0x7E

0x7F

### Sink Current Register LED6 (ISC6)—Register 0x15

### Table 52. ISC6 Bit Map

1	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
	Reserved				SCD6			

#### Table 53. Bit Descriptions for the ISC6 Register

Bit Name	Bit No.	Description	Description					
N/A	7	Reserved.	iserved.					
SCD6	6:0	Sink current.	Use the following DAC	C code schedule (see Table 28 for a complete list of values):				
		DAC	Linear Law (mA)	Square Law (mA)				
		0000000	0	0				
		0000001	0.236	0.002				
		0000010	0.472	0.007				
		0000011	0.709	0.017				
		1111111	30	30				

## Sink Current Register LED5 (ISC5)—Register 0x16

#### Table 54. ISC5 Bit Map

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Reserved				SCD5			

## Table 55. Bit Descriptions for the ISC5 Register

Bit Name	Bit No.	Description	escription					
N/A	7	Reserved.	eserved.					
SCD5	6:0	Sink current. U	Ise the following DAC	code schedule (see Table 28 for a complete list of values):				
		DAC	Linear Law (mA)	Square Law (mA)				
		0000000	0	0				
		0000001	0.236	0.002				
		0000010	0.472	0.007				
		0000011	0.709	0.017				
		1111111	30	30				

## Sink Current Register LED4 (ISC4)—Register 0x17

#### Table 56. ISC4 Bit Map

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Reserved				SCD4			

#### Table 57. Bit Descriptions for the ISC4 Register

Bit Name	Bit No.	Description	escription						
N/A	7	Reserved.	eserved.						
SCD4	6:0	Sink current. L	Ise the following DAC	code schedule (see Table 28 for a complete list of values):					
		DAC	Linear Law (mA)	Square Law (mA)					
		0000000	0	0					
		0000001	0.236	0.002					
		0000010	0.472	0.007					
		0000011	0.709	0.017					
		1111111	30	30					

### Sink Current Register LED3 (ISC3)—Register 0x18

#### Table 58. ISC3 it Map

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Reserved				SCD3			

#### Table 59. Bit Descriptions for the ISC3 Register

Bit Name	Bit No.	Description	escription							
N/A	7	Reserved.	eserved.							
SCD3	6:0	Sink current.	Use the following DAC	code schedule (see Table 28 for a complete list of values):						
		DAC	Linear Law (mA)	Square Law (mA)						
		0000000	0	0						
		0000001	0.236	0.002						
		0000010	0.472	0.007						
		0000011	0.709	0.017						
		1111111	30	30						

#### Sink Current Register LED2 (ISC2)—Register 0x19

#### Table 60. ISC2 Bit Map

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Reserved				SCD2			

#### Table 61. Bit Descriptions for the ISC2 Register

Bit Name	Bit No.	Description	Description						
N/A	7	Reserved.	eserved.						
SCD2	6:0	Sink current.	Use the following DAC	C code schedule (see Table 28 for a complete list of values):					
		DAC	Linear Law (mA)	Square Law (mA)					
		0000000	0	0					
		0000001	0.236	0.002					
		0000010	0.472	0.007					
		0000011	0.709	0.017					
		1111111	30	30					

## Sink Current Register LED1 (ISC1)—Register 0x1A

#### Table 62. ISC1 Bit Map

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Reserved				SCD1			

### Table 63. Bit Descriptions for the ISC1 Register

Bit Name	Bit No.	Description	escription						
N/A	7	Reserved							
SCD1	6:0	Sink current.	Use the following DAC	Code schedule (see Table 28 for a complete list of values):					
		DAC	Linear Law (mA)	Square Law (mA)					
		0000000	0	0					
		0000001	0.236	0.002					
		0000010	0.472	0.007					
		0000011	0.709	0.017					
		1111111	30	30					

## **COMPARATOR REGISTER DESCRIPTIONS**

## Comparator Configuration (CCFG)—Register 0x1B

#### Table 64. CCFG Bit Map

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
	FILT		FORCE_RD	L3_OUT	L2_OUT	L3_EN	L2_EN

#### Table 65. Bit Descriptions for the CCFG Register

Bit Name	Bit No.	Description
FILT	7:5	Filter setting for the CMP_IN light sensor.
		000 = 80 ms.
		001 = 160 ms.
		010 = 320 ms.
		011 = 640 ms.
		100 = 1280 ms.
		101 = 2560 ms.
		110 = 5120 ms.
		111= 10,240 ms.
FORCE_RD	4	Force a read of the CMP_IN light sensor while independent sinks are running, but the backlight is not. Reset by chip after the conversion is complete and L2_OUT and L3_OUT are valid. Ignored if the backlight is enabled.
L3_OUT	3	This bit is the output of the L3 comparator.
L2_OUT	2	This bit is the output of the L2 comparator.
L3_EN	1	1 = the L3 comparator is enabled for the CMP_IN comparator.
		0 = the L3 comparator is disabled for the CMP_IN comparator.
L2_EN	0	Note that the L3 comparator has priority over L2.
		1 = the L2 comparator is enabled for the CMP_IN comparator.
		0 = the L2 comparator is disabled for the CMP_IN comparator.

## Second Comparator Configuration (CCFG2)—Register 0x1C

#### Table 66. CCFG2 Bit Map

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
	FILT2		FORCE_RD2	L3_OUT2	L2_OUT2	L3_EN2	L2_EN2

#### Table 67. Bit Descriptions for the CCFG2 Register

Bit Name	Bit No.	Description
FILT2	7:5	Filter setting for the CMP_IN2 light sensor.
		000 = 80 ms.
		001 = 160 ms.
		010 = 320 ms.
		011 = 640 ms.
		100 = 1280 ms.
		101 = 2560 ms.
		110 = 5120 ms.
		111= 10,240 ms.
FORCE_RD2	4	Force a read of the CMP_IN2 light sensor while independent sinks are running, but the backlight is not. Reset by chip after the conversion is complete and L2_OUT and L3_OUT are valid. Ignored if the backlight is enabled.
L3_OUT2	3	This bit is the output of the L3 comparator for the second light sensor.
L2_OUT2	2	This bit is the output of the L2 comparator for the second light sensor.
L3_EN2	1	1 = the L3 comparator is enabled for the CMP_IN2 comparator.
		0 = the L3 comparator is disabled for the CMP_IN2 comparator.
L2_EN2	0	Note that the L3 comparator has priority over L2.
		1 = the L2 comparator is enabled for the CMP_IN2 comparator.
		0 = the L2 comparator is disabled for the CMP_IN2 comparator.

### Comparator Level 2 Threshold (L2\_TRP)—Register 0x1D

#### Table 68. L2\_TRP Bit Map

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
			L2_	TRP			

### Table 69. Bit Descriptions for the L2\_TRP Register

Bit Name	Bit No.	Description
L2_TRP	7:0	Comparator Level 2 threshold. If the comparator input is below L2_TRP, then the comparator trips and the backlight enters Level 2 (office) mode. The following lists the code settings for photosensor current:
		$0000000 = 0 \ \mu A.$
		00000001 = 4.3 μA.
		00000010 = 8.6 μA.
		$00000011 = 12.9 \mu\text{A}.$
		$11111010 = 1080 \mu\text{A}.$
		11111111 = 1106 μA.
		Although codes above 1111010 (250) are possible, they should not be used. Furthermore, the maximum value of L2_TRP + L2_HYS must not exceed 1111010 (250).

## Comparator Level 2 Hysteresis (L2\_HYS)—Register 0x1E

#### Table 70. L2\_HYS Bit Map

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
L2_HYS							

### Table 71. Bit Descriptions for the L2\_HYS Register

Bit Name	Bit No.	Description
L2_HYS	7:0	<ul> <li>Comparator Level 2 hysteresis. If the comparator input is above L2_TRP + L2_HYS, the comparator trips and the backlight enters Level 1 (daylight) mode. The following lists the code settings for photosensor current hysteresis:</li> <li>0000000 = 0 μA.</li> <li>00000001 = 4.3 μA.</li> <li>00000010 = 8.6 μA.</li> </ul>
		00000011 = 12.9 μA.
		 11111010 = 1080 μA.
		$11111111 = 1106 \mu\text{A}.$
		Although codes above 1111010 (250) are possible, they should not be used. Furthermore, the maximum value of L2_TRP + L2_HYS must not exceed 1111010 (250).

## Comparator Level 3 Threshold (L3\_TRP)—Register 0x1F

Table 72. L3_TRP Bit Map									
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
L3_TRP									
Table 73. Bit	Descriptions fo	or the L3_TRP R	egister						
Bit Name	Bit No.	Descriptio	Description						
L3_TRP	7:0		nters Level 3 (dark 0 μΑ. 0.54 μΑ. 1.08 μΑ. 1.62 μΑ.		or input is below L ving lists the code		rator trips and the osensor current:		

Comparator Level 3 Hysteresis (L3\_HYS)—Register 0x20

#### Table 74. L3\_HYS Comparator Level 3 Hysteresis Bit Map

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
L3_HYS							

#### Table 75. Bit Descriptions for the L3\_HYS Register

Bit Name	Bit No.	Description
L3_HYS	7:0	Comparator Level 3 hysteresis. If the comparator input is above L3_TRP + L3_HYS, the comparator trips and the backlight enters Level 2 (office) mode. The following lists the code settings for photosensor current hysteresis:
		$0000000 = 0 \ \mu A.$
		$0000001 = 0.54 \mu\text{A}.$
		0000010 = 1.08 μA.
		0000011 = 1.62 μA.
		1111111 = 137.7 μA.

### First Phototransistor Register: Low Byte (PH1LEVL)—Register 0x21

#### Table 76. PH1LEVL Bit Map

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
PH1LEV_LOW							

### Table 77. Bit Descriptions for the PH1LEVL Register

Bit Name	Bit No.	Description
PH1LEV_LOW	7:0	13-bit conversion value for the first light sensor—low byte (Bit 7 to Bit 0). The value is updated every
		80 ms (when the light sensor is enabled). This is a read-only register.

#### First Phototransistor Register: High Byte (PH1LEVH)—Register 0x22

#### Table 78. PH1LEVH Bit Map

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Reserved			PH1LEV HIGH				

#### Table 79. Bit Descriptions for the PH1LEVH Register

Bit Name	Bit No.	Description
N/A	7:5	Reserved.
PH1LEV_HIGH	4:0	13-bit conversion value for the first light sensor—high byte (Bit 12 to Bit 8). The value is updated every 80 ms (when the light sensor is enabled). This is a read-only register.

#### Second Phototransistor Register: Low Byte (PH2LEVL)—Register 0x23

#### Table 80. PH2LEVL Bit Map

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
PH2LEV_LOW							

#### Table 81. Bit Descriptions for the PH2LEVL Register

Bit Name	Bit No.	Description
PH2LEV_LOW	7:0	13-bit conversion value for the second light sensor—low byte (Bit 7 to Bit 0) The value is updated every 80 ms
		(when the light sensor is enabled). This is a read-only register.

### Second Phototransistor Register: High Byte (PH2LEVH)—Register 0x24


#### Table 82. PH2LEVH Bit Map

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Reserved			PH2LEV_HIGH				

#### Table 83. Bit Descriptions for the PH2LEVH Register

Bit Name	Bit No.	Description
N/A 7:5 Reserved.		Reserved.
PH2LEV_HIGH	4:0	13-bit conversion value for the second light sensor—high byte (Bit 12 to Bit 8). The value is updated every 80 ms (when the light sensor is enabled). This is a read-only register.

# **OUTLINE DIMENSIONS**



# ADP8860

## **ORDERING GUIDE**

Model <sup>1</sup>	Temperature Range	Package Description	Package Option
ADP8860ACBZ-R7	–40°C to +85°C	20-Ball WLCSP, Tape and Reel	СВ-20-6
ADP8860ACPZ-R7	–40°C to +85°C	20-Lead LFCSP, Tape and Reel	CP-20-10
ADP8860DBCP-EVALZ		Evaluation Board	

 $^{1}$  Z = RoHS Compliant Part.




Figure 49. Tape and Reel Orientation for WLCSP Units




Figure 50. Tape and Reel Orientation for LFCSP Units



www.analog.com

Rev. A | Page 48 of 48

# **Mouser Electronics**

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Analog Devices Inc.:

ADP8860ACBZ-R7 ADP8860ACPZ-R7 ADP8860DBCP-EVALZ ADP8860SHIELD-EVALZ