

### **Data Sheet**

#### **FEATURES**

5.5 Ω (maximum) on resistance 0.9 Ω (typical) on resistance flatness 2.7 V to 5.5 V single supply ±2.7 V to ±5.5 V dual supply Rail-to-rail operation 10-lead MSOP package Typical power consumption: <0.01 μW TTL-/CMOS-compatible inputs

#### **APPLICATIONS**

Automatic test equipment Power routing Communication systems Data acquisition systems Sample-and-hold systems Avionics Relay replacements Battery-powered systems

#### **GENERAL DESCRIPTION**

The ADG621 is a monolithic, CMOS, single-pole, single-throw (SPST) switch. The ADG621 conducts equally well in both directions when on. The ADG621 contains two independent switches. The ADG621 is a normally open switch.


The ADG621 offers low on resistance of 4  $\Omega$ , which is matched to within 0.25  $\Omega$  between channels. The ADG621 also provides low power dissipation yet offers high switching speeds.

All digital inputs have 0.8 V to 2.4 V logic thresholds, ensuring TTL/CMOS compatibility when using single +5 V or dual  $\pm$ 5 V supplies. The ADG621 is available in a 10-lead MSOP package.

# CMOS, $\pm 5 \text{ V/} + 5 \text{ V}$ , 4 $\Omega$ Dual SPST Switches

# **ADG621**

#### FUNCTIONAL BLOCK DIAGRAM



#### **PRODUCT HIGHLIGHTS**

- 1. Low on resistance,  $R_{ON}$  (4  $\Omega$  typical).
- 2. Dual  $\pm 2.7$  V to  $\pm 5.5$  V or single  $\pm 2.7$  V to  $\pm 5.5$  V.
- 3. Low power dissipation; CMOS construction ensures low power dissipation.
- 4. Tiny 10-lead MSOP package.

#### **Document Feedback**

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

# **Data Sheet**

# TABLE OF CONTENTS

Features	. 1
Applications	. 1
Functional Block Diagram	. 1
General Description	. 1
Product Highlights	. 1
Revision History	. 2
Specifications	. 3
Dual Supply	. 3
Single Supply	.4

#### **REVISION HISTORY**

5/2017—Rev. B to Rev. C	
Deleted ADG622 and ADG623Univers	sal
Changes to Features Section and General Description Section	. 1
Deleted Figure 2 and Figure 3; Renumbered Sequentially	. 1
Deleted Break-Before-Make Time Delay Parameter, Table 1	. 3
Deleted Note 1, Table 1; Renumbered Sequentially	. 3
Added Note 2, Table 1	. 3
Deleted Break-Before-Make Time Delay Parameter, Table 2	. 4
Deleted Note 1, Table 2; Renumbered Sequentially	. 4
Added Note 2, Table 2	. 4
Added Note 1, Table 3; Renumbered Sequentially	
Changes to Table 3	. 5
Deleted Table 5; Renumbered Sequentially	
Moved Table 5	6
Changes to Figure 2, Table 4, and Table 5	. 6
Changes to Figure 11, Figure 12, and Figure 13	. 8
Changes to Figure 14, Figure 15, Figure 16, Figure 17, and	
Figure 18	
Changes to Figure 19 and Figure 21	
Deleted Figure 20	10

Absolute Maximum Ratings	5
ESD Caution	5
Pin Configuration and Function Descriptions	6
Typical Performance Characteristics	7
Test Circuits	9
Terminology	11
Outline Dimensions	12
Ordering Guide	12

Moved Terminology Section11
Changes to Terminology Section 11
Changes to Ordering Guide 12

#### 11/2009—Rev. A to Rev. B

Changes to Table 5	5
Changes to Ordering Guide	12

#### 6/2007—Rev. 0 to Rev. A

Change to On Resistance Flatness, R <sub>FLAT(ON)</sub>	
Specification (Table 1)	3
Change to On Resistance Flatness, R <sub>FLAT(ON)</sub>	
Specification (Table 2)	4
Added Table 6	6
Changes to Terminology Section	7
Changes to Figure 13	9
Updated Outline Dimensions	12
Changes to Ordering Guide	
5 5	

11/2001—Revision 0: Initial Version

### **SPECIFICATIONS**

#### **DUAL SUPPLY**

 $V_{\text{DD}}$  = 5 V  $\pm$  10%,  $V_{\text{SS}}$  = –5 V  $\pm$  10%, GND = 0 V, unless otherwise noted.

Parameter	+25°C	-40°C to +85°C	Unit	Test Conditions/Comments
ANALOG SWITCH				
Analog Signal Range		Vss to VDD	V	$V_{DD} = +4.5 \text{ V}, V_{SS} = -4.5 \text{ V}$
On Resistance, R <sub>ON</sub>	4		Ωtyp	$V_{s} = \pm 4.5 \text{ V}, I_{s} = -10 \text{ mA}, \text{ see Figure 14}$
	5.5	7	Ωmax	
On Resistance Match Between Channels, $\Delta R_{ON}$	0.25		Ωtyp	$V_s = \pm 4.5 \text{ V}, I_s = -10 \text{ mA}$
	0.35	0.4	Ωmax	
On Resistance Flatness, R <sub>FLAT(ON)</sub>	0.9	0.9	Ωtyp	$V_{s} = \pm 3.3 \text{ V}, I_{s} = -10 \text{ mA}$
		1.5	Ωmax	
LEAKAGE CURRENTS				$V_{DD} = +5.5 \text{ V}, V_{SS} = -5.5 \text{ V}$
Source Off Leakage, Is (Off)	±0.01		nA typ	$V_s$ = ±4.5 V, $V_D$ = $\mp$ 4.5 V, see Figure 15
	±0.25	±1	nA max	
Drain Off Leakage, I <sub>D</sub> (Off)	±0.01		nA typ	$V_s = \pm 4.5 V$ , $V_D = \mp 4.5 V$ , see Figure 15
-	±0.25	±1	nA max	
Channel On Leakage, I <sub>D</sub> , I <sub>S</sub> (On)	±0.01		nA typ	$V_s = V_D = \pm 4.5 V$ , see Figure 16
	±0.25	±1	nA max	
DIGITAL INPUTS				
Input High Voltage, VINH		2.4	V min	
Input Low Voltage, V <sub>INL</sub>		0.8	V max	
Input Current, I <sub>INL</sub> or I <sub>INH</sub>	0.005		µA typ	
		±0.1	µA max	
Digital Input Capacitance, C <sub>IN</sub>	2		pF typ	
DYNAMIC CHARACTERISTICS <sup>1</sup>				
ton	75		ns typ	$R_L = 300 \Omega$ , $C_L = 35 pF$ ; $V_S = 3.3 V$ , see Figure 17
	120	155	ns max	
toff	45		ns typ	$R_L = 300 \Omega$ , $C_L = 35 pF$ ; $V_S = 3.3 V$ , see Figure 17
	70	85	ns max	
Charge Injection, Q <sub>INJ</sub>	110		pC typ	$V_s = 0 V$ , $R_s = 0 \Omega$ , $C_L = 1 nF$ , see Figure 18
Off Isolation	-65		dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 1 MHz$ , see Figure 19
Channel to Channel Crosstalk	-90		dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 1 MHz$ , see Figure 20
–3 dB Bandwidth	230		MHz typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , see Figure 21
Cs (Off)	20		pF typ	f = 1 MHz
C <sub>D</sub> (Off)	20		pF typ	f = 1 MHz
C <sub>D</sub> , C <sub>s</sub> (On)	70		pF typ	f = 1 MHz
POWER REQUIREMENTS <sup>2</sup>				$V_{DD} = 5.5 \text{ V}, V_{SS} = -5.5 \text{ V}$
l <sub>DD</sub>	0.001		µA typ	Digital inputs = 0 V or 5.5 V
		1.0	µA max	-
lss	0.001		μA typ	Digital inputs = 0 V or 5.5 V
		1.0	µA max	

<sup>1</sup> Guaranteed by design; not subject to production test.

<sup>2</sup> The device is fully specified at ±5 V dual supply and at +5 V single supply only. It is possible to operate the ADG621 with unbalanced supplies or at other voltage supplies (±2.7 V to ±5.5 V dual supply, and +2.7 V to +5.5 V single supply); however, the switch characteristics change. These changes include, but are not limited to, analog signal range, on resistance, leakage, V<sub>INL</sub>, V<sub>INH</sub>, and switching times. The optimal power-up sequence for the device is ground, V<sub>DD</sub>, V<sub>SS</sub>, and then the digital inputs, before applying the analog input signal.

#### SINGLE SUPPLY

 $V_{\text{DD}}$  = 5 V  $\pm$  10%,  $V_{\text{SS}}$  = 0 V, GND = 0 V, unless otherwise noted.

#### Table 2.

Parameter	+25°C	-40°C to +85°C	Unit	Test Conditions/Comments
ANALOG SWITCH				
Analog Signal Range		0 to V <sub>DD</sub>	V	$V_{DD} = 4.5 V, V_{SS} = 0 V$
On Resistance, R <sub>ON</sub>	7		Ωtyp	$V_s = 0 V$ to 4.5 V, $I_s = -10 \text{ mA}$ , see Figure 14
	10	12.5	Ωmax	
On Resistance Match Between Channels, $\Delta R_{ON}$	0.5		Ωtyp	$V_s = 0 V$ to 4.5 V, $I_s = -10 mA$
	0.75	1	Ωmax	
On Resistance Flatness, R <sub>FLAT(ON)</sub>	0.5	0.5	Ωtyp	$V_s = 1.5 V$ to 3.3 V, $I_s = -10 \text{ mA}$
		1.2	Ωmax	
LEAKAGE CURRENTS				$V_{DD} = 5.5 V$
Source Off Leakage Is (Off)	±0.01		nA typ	$V_{\text{S}}$ = 1 V/4.5 V, $V_{\text{D}}$ = 4.5 V/1 V, see Figure 15
	±0.25	±1	nA max	
Drain Off Leakage I <sub>D</sub> (Off)	±0.01		nA typ	$V_{\text{S}}$ = 1 V/4.5 V, $V_{\text{D}}$ = 4.5 V/1 V, see Figure 15
	±0.25	±1	nA max	
Channel On Leakage, I <sub>D</sub> , I <sub>S</sub> (On)	±0.01		nA typ	$V_s = V_D = 1 \text{ V}/4.5 \text{ V}$ , see Figure 16
	±0.25	±1	nA max	
DIGITAL INPUTS				
Input High Voltage, V <sub>INH</sub>		2.4	V min	
Input Low Voltage, VINL		0.8	V max	
Input Current, I <sub>INL</sub> or I <sub>INH</sub>	0.005		μA typ	$V_{\text{IN}} = V_{\text{INL}} \text{ or } V_{\text{INH}}$
		±0.1	μA max	
Digital Input Capacitance, C⊪	2		pF typ	
DYNAMIC CHARACTERISTICS <sup>1</sup>				
ton	120		ns typ	$R_L$ = 300 $\Omega,$ $C_L$ = 35 pF; $V_S$ = 3.3 V, see Figure 17
	210	260	ns max	
toff	50		ns typ	$R_L=300\Omega,$ $C_L=35pF;$ $V_S=3.3V,$ see Figure 17
	75	100	ns max	
Charge Injection, Q <sub>INJ</sub>	6		pC typ	$V_S = 0 V$ ; $R_S = 0 \Omega$ , $C_L = 1 nF$ , see Figure 18
Off Isolation	-65		dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 1 MHz$ , see Figure 19
Channel-to-Channel Crosstalk	-90		dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 1 MHz$ , see Figure 20
–3 dB Bandwidth	230		MHz typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , see Figure 21
C <sub>s</sub> (Off)	20		pF typ	f = 1 MHz
C <sub>D</sub> (Off)	20		pF typ	f = 1 MHz
C <sub>D</sub> , C <sub>s</sub> (On)	70		pF typ	f = 1 MHz
POWER REQUIREMENTS <sup>2</sup>				$V_{DD} = 5.5 V$
IDD	0.001		μA typ	Digital Inputs = 0 V or 5.5 V
		1.0	μA max	

<sup>1</sup> Guaranteed by design; not subject to production test. <sup>2</sup> The device is fully specified at ±5 V dual supply and at +5 V single supply only. It is possible to operate the ADG621 with unbalanced supplies or at other voltage supplies (±2.7 V to ±5.5 V dual supply, and +2.7 V to +5.5 V single supply); however, the switch characteristics change. These changes include, but are not limited to, analog signal range, on resistance, leakage, VINL, VINH, and switching times. The optimal power-up sequence for the device is ground, VDD, VSS, and then the digital inputs, before applying the analog input signal.

### **ABSOLUTE MAXIMUM RATINGS**

 $T_A = 25^{\circ}C$ , unless otherwise noted.

#### Table 3.

	<b>B</b> ::
Parameter	Rating
V <sub>DD</sub> to V <sub>SS</sub> <sup>1</sup>	13 V
V <sub>DD</sub> to GND	–0.3 V to +6.5 V
V <sub>ss</sub> to GND	+0.3 V to -6.5 V
Analog Inputs <sup>2</sup>	$V_{\text{SS}}$ – 0.3 V to $V_{\text{DD}}$ + 0.3 V
Digital Inputs <sup>2</sup>	-0.3 V to V <sub>DD</sub> + 0.3 V or 30 mA, whichever occurs first
Peak Current, Sx or Dx	100 mA (pulsed at 1 ms, 10% duty cycle maximum)
Continuous Current, S or D	50 mA
Operating Temperature Range Industrial	−40°C to +85°C
Storage Temperature Range	–65°C to +150°C
Junction Temperature	150°C
MSOP Package	
$\theta_{JA}$ Thermal Impedance	206°C/W
$\theta_{JC}$ Thermal Impedance	44°C/W
Lead Soldering	
Lead Temperature, Soldering (10 sec)	300°C
Infrared (IR) Reflow, Peak	220°C
Temperature	
Pb-Free Soldering	
Reflow, Peak Temperature	260 (+0/–5)°C
Time at Peak Temperature	20 sec to 40 sec

<sup>1</sup> The device is fully specified at  $\pm$ 5 V dual supply and at +5 V single supply only. It is possible to operate the ADG621 with unbalanced supplies or at other voltage supplies ( $\pm$ 2.7 V to  $\pm$ 5.5 V, and 2.7 V to 5.5 V); however, the switch characteristics change. These changes include, but are not limited to, analog signal range, on resistance, leakage, V<sub>INL</sub>, V<sub>INH</sub>, and switching times. The optimal power-up sequence for the device is ground, V<sub>DD</sub>, V<sub>SS</sub>, and then the digital inputs, before applying the analog input signal.

<sup>2</sup> Overvoltages at INx, S, or D must be clamped by internal diodes. Limit currents to the maximum ratings given.

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.


Only one absolute maximum rating can be applied at any one time.

#### **ESD CAUTION**



**ESD** (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

# **PIN CONFIGURATION AND FUNCTION DESCRIPTIONS**




#### **Table 4. Pin Function Descriptions**

Pin No.	Mnemonic	Description
1, 7	S1, S2	Source Terminals. S1 and S2 can be inputs or outputs.
2, 8	D1, D2	Drain Terminals. D1 and D2 can be inputs or outputs.
3, 9	IN2, IN1	Control Inputs.
4	GND	Ground (0 V) Reference.
5	Vss	Most Negative Power Supply in a Dual-Supply Application. In single-supply applications, tie this pin to ground at the device.
6	NIC	Not Internally Connected.
10	V <sub>DD</sub>	Most Positive Power Supply Potential.

#### Table 5. Truth Table

INx	Switch Sx Condition
0	Off
1	On

### **TYPICAL PERFORMANCE CHARACTERISTICS**



*Figure 3. On Resistance vs. V<sub>D</sub>, V<sub>S</sub> (Dual Supply)* 




Figure 4. On Resistance vs. V<sub>D</sub>, V<sub>s</sub> (Single Supply)




Figure 5. On Resistance vs.  $V_{D_r}$  Vs for Different Temperatures (Dual Supply)




Figure 6. On Resistance vs. V<sub>D</sub>, V<sub>S</sub> for Different Temperature (Single Supply)




Figure 7. Leakage Current vs. Temperature (Dual Supply)




Figure 8. Leakage Current vs. Temperature (Single Supply)

# ADG621




Figure 9. Charge Injection vs. Source Voltage (Vs)




Figure 10. ton/toff Times vs. Temperature




Figure 11. Off Isolation vs. Frequency




Figure 12. Crosstalk vs. Frequency




Figure 13. Bandwidth vs. Frequency

# **TEST CIRCUITS**




Figure 14. On Resistance







Figure 15. Off Leakage










Figure 18. Charge Injection

**ADG621** 




Figure 19. Off Isolation





Figure 20. Channel to Channel Crosstalk





### TERMINOLOGY

#### $\mathbf{I}_{\mathrm{DD}}$

IDD is the positive supply current.

#### Iss

Iss is the negative supply current.

#### $V_D$ (Vs)

 $V_{\rm D}$  and  $V_{\rm S}$  are the analog voltages on Terminal D and Terminal S, respectively.

#### Ron

R<sub>ON</sub> is the ohmic resistance between Terminal D and Terminal S.

#### RFLAT (ON)

On resistance flatness is defined as the difference between the maximum and minimum value of on resistance as measured over the specified analog signal range.

#### $\Delta R_{ON}$

 $\Delta R_{\rm ON}$  is the on resistance match between any two channels.

#### I<sub>s</sub> (Off)

Is (Off) is the source leakage current with the switch off.

#### I<sub>D</sub> (Off)

 $I_{\rm D}$  (Off) is the drain leakage current with the switch off.

#### I<sub>D</sub>, I<sub>s</sub> (On)

 $I_{\rm D}$  (On) and  $I_{\rm S}$  (On) are the channel leakage currents with the switch on.

#### VINL

 $V_{\mbox{\scriptsize INL}}$  is the maximum input voltage for Logic 0.

#### VINH

 $V_{\mbox{\scriptsize INH}}$  is the minimum input voltage for Logic 1.

#### $I_{INL}$ ( $I_{INH}$ )

 $I_{\rm INL}$  and  $I_{\rm INH}$  are the input currents of the digital input.

#### C<sub>s</sub> (Off)

 $C_s$  (Off) is the off switch source capacitance, measured with reference to ground.

#### C<sub>D</sub> (Off)

 $C_D$  (Off) is the off switch drain capacitance, measured with reference to ground.

#### $C_D, C_S(On)$

 $C_{\text{D}}$  (On) and  $C_{\text{S}}$  (On) are the on switch capacitances, measured with reference to ground.

#### Cin

C<sub>IN</sub> is the digital input capacitance.

#### ton

 $t_{\rm ON}\,is$  the delay time between the 50% and the 90% points of the digital input and switch on condition.

#### toff

 $t_{\rm OFF}$  is the delay time between the 50% and the 90% points of the digital input and switch off condition.

#### **Charge Injection**

Charge injection,  $Q_{\rm INJ}$ , is a measure of the glitch impulse transferred from the digital input to the analog output during on and off switching.

#### **Off Isolation**

Off isolation is a measure of an unwanted signal coupling through an off switch.

#### Crosstalk

Crosstalk is a measure of an unwanted signal that is coupled through from one channel to another as a result of parasitic capacitance.

#### -3 dB Bandwidth

-3 dB bandwidth is the frequency at which the output is attenuated by -3 dB.

#### On Response


On response is the frequency response of the on switch.

#### **Insertion Loss**

Insertion loss is the attenuation between the input and output ports of the switch when the switch is in the on condition and is due to the on resistance of the switch.

### **ADG621**

### **OUTLINE DIMENSIONS**



COMPLIANT TO JEDEC STANDARDS MO-187-BA

091709-A

Figure 22. 10-Lead Mini Small Outline Package [MSOP] (RM-10) Dimensions shown in millimeters

#### **ORDERING GUIDE**

Model <sup>1</sup>	Temperature Range	Package Description	Package Option	Branding <sup>2</sup>
ADG621BRMZ	-40°C to +85°C	10-Lead Mini Small Outline Package [MSOP]	RM-10	SXB#
ADG621BRMZ-REEL	-40°C to +85°C	10-Lead Mini Small Outline Package [MSOP]	RM-10	SXB#

 $^{1}$  Z = RoHS Compliant Part.

<sup>2</sup> # denotes RoHS compliant product; may be top or bottom marked.



www.analog.com

# **Mouser Electronics**

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Analog Devices Inc.:

ADG621BRMZ-REEL ADG621BRMZ