



# Complete 12-Bit, 40 MSPS Monolithic A/D Converter

## AD9224

### FEATURES

- Monolithic 12-Bit, 40 MSPS A/D Converter
- Low Power Dissipation: 415 mW
- Single +5 V Supply
- No Missing Codes Guaranteed
- Differential Nonlinearity Error:  $\pm 0.33$  LSB
- Complete On-Chip Sample-and-Hold Amplifier and Voltage Reference
- Signal-to-Noise and Distortion Ratio: 68.3 dB
- Spurious-Free Dynamic Range: 81 dB
- Out-of-Range Indicator
- Straight Binary Output Data
- 28-Lead SSOP Package
- Compatible with 3 V Logic

### PRODUCT DESCRIPTION

The AD9224 is a monolithic, single supply, 12-bit, 40 MSPS, analog-to-digital converter with an on-chip, high performance sample-and-hold amplifier and voltage reference. The AD9224 uses a multistage differential pipelined architecture with output error correction logic to provide 12-bit accuracy at 40 MSPS data rates, and guarantees no missing codes over the full operating temperature range.

The AD9224 combines a low cost high speed CMOS process and a novel architecture to achieve the resolution and speed of existing bipolar implementations at a fraction of the power consumption and cost.

The input of the AD9224 allows for easy interfacing to both imaging and communications systems. With a truly differential input structure, the user can select a variety of input ranges and offsets, including single-ended applications. The dynamic performance is excellent.

The sample-and-hold (SHA) amplifier is well suited for both multiplexed systems that switch full-scale voltage levels in successive channels and sampling single-channel inputs at frequencies up to and well beyond the Nyquist rate.


The AD9224's wideband input, combined with the power and cost savings over previously available monolithics, is suitable for applications in communications, imaging and medical ultrasound.

The AD9224 has an onboard programmable reference. An external reference can also be chosen to suit the dc accuracy and temperature drift requirements of the application.

### REV. A

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

### FUNCTIONAL BLOCK DIAGRAM



A single clock input is used to control all internal conversion cycles. The digital output data is presented in straight binary output format. An out-of-range signal indicates an overflow condition which can be used with the most significant bit to determine low or high overflow.

### PRODUCT HIGHLIGHTS

The AD9224 is fabricated on a very cost effective CMOS process. High speed precision analog circuits are now combined with high density logic circuits.

The AD9224 offers a complete single-chip sampling 12-bit, 40 MSPS analog-to-digital conversion function in 28-lead SSOP package.

**Low Power**—The AD9224 at 415 mW consumes a fraction of the power of presently available in existing monolithic solutions.

**On-Board Sample-and-Hold (SHA)**—The versatile SHA input can be configured for either single-ended or differential inputs.

**Out of Range (OTR)**—The OTR output bit indicates when the input signal is beyond the AD9224's input range.

**Single Supply**—The AD9224 uses a single +5 V power supply simplifying system power supply design. It also features a separate digital driver supply line to accommodate 3 V and 5 V logic families.

**Pin Compatibility**—The AD9224 is pin compatible with the AD9220, AD9221, AD9223 and AD9225 ADCs.

# AD9224—SPECIFICATIONS

## DC SPECIFICATIONS (AVDD = +5 V, DRVDD = +3 V, f<sub>SAMPLE</sub> = 40 MSPS, VREF = 2.0 V, VINB = 2.5 V dc, T<sub>MIN</sub> to T<sub>MAX</sub> unless otherwise noted)

Parameter	Min	Typ	Max	Units
RESOLUTION	12			Bits
MAX CONVERSION RATE	40			MHz
INPUT REFERRED NOISE				
VREF = 1.0 V		0.35		LSB rms
VREF = 2.0 V		0.17		LSB rms
ACCURACY				
Integral Nonlinearity (INL)		±1.5	±2.5	LSB
Differential Nonlinearity (DNL)		±0.33	±1.0	LSB
No Missing Codes Guaranteed	12			Bits
Zero Error (@ +25°C)		±0.12	±0.3	% FSR
Gain Error (@ +25°C) <sup>1</sup>		±0.3	±2.2	% FSR
Gain Error (@ +25°C) <sup>2</sup>		±0.4	±1.6	% FSR
TEMPERATURE DRIFT				
Zero Error		±2		ppm/°C
Gain Error <sup>1</sup>		±26		ppm/°C
Gain Error <sup>2</sup>		±0.4		ppm/°C
POWER SUPPLY REJECTION				
AVDD (+5 V ± 0.25 V)		±0.07	±0.24	% FSR
ANALOG INPUT				
Input Span (VREF = 1 V)		2		V p-p
(VREF = 2 V)		4		V p-p
Input (VINA or VINB) Range	0		AVDD	V
Input Capacitance		10		pF
INTERNAL VOLTAGE REFERENCE				
Output Voltage (1 V Mode)		1.0		V
Output Voltage Tolerance (1 V Mode)		±5	±17	mV
Output Voltage (2.0 V Mode)		2.0		V
Output Voltage Tolerance (2.0 V Mode)		±10	±35	mV
Output Current (Available for External Loads)		1.0		mA
Load Regulation <sup>3</sup>		±1.0	±3.4	mV
REFERENCE INPUT RESISTANCE		5		kΩ
POWER SUPPLIES				
Supply Voltages				
AVDD	4.75	5	5.25	V (±5% AVDD Operating)
DRVDD	2.85		5.25	V (±5% DRVDD Operating)
Supply Current				
IAVDD		82	87	mA (2 V Internal VREF)
IDRVDD		4.3	5	mA (2 V Internal VREF)
POWER CONSUMPTION				
		415	445	mW (1 V Internal Ref)
		425	450	mW (2 V Internal Ref)

### NOTES

<sup>1</sup>Includes internal voltage reference error.

<sup>2</sup>Excludes internal voltage reference error.

<sup>3</sup>Load regulation with 1 mA load current (in addition to that required by the AD9224).

Specifications subject to change without notice.

## AC SPECIFICATIONS (AVDD = +5 V, DRVDD = +3 V, $f_{\text{SAMPLE}} = 40$ MSPS, VREF = 2.0 V, $T_{\text{MIN}}$ to $T_{\text{MAX}}$ , Differential Input unless otherwise noted)

Parameter	Min	Typ	Max	Units
SIGNAL-TO-NOISE AND DISTORTION RATIO (S/N+D)				
$f_{\text{INPUT}} = 2.5$ MHz	65	68.3		dB
$f_{\text{INPUT}} = 10$ MHz	63.5	68.0		dB
SIGNAL-TO-NOISE RATIO (SNR)				
$f_{\text{INPUT}} = 2.5$ MHz	65.3	69.1		dB
$f_{\text{INPUT}} = 10$ MHz	64.6	68.4		dB
TOTAL HARMONIC DISTORTION (THD)				
$f_{\text{INPUT}} = 2.5$ MHz		−80	−71	dB
$f_{\text{INPUT}} = 10$ MHz		−78	−67.4	dB
SPURIOUS FREE DYNAMIC RANGE				
$f_{\text{INPUT}} = 2.5$ MHz	71.1	81		dB
$f_{\text{INPUT}} = 10$ MHz	67.9	79		dB
Full Power Bandwidth		120		MHz
Small Signal Bandwidth		120		MHz
Aperture Delay		1		ns
Aperture Jitter		4		ps rms

Specifications subject to change without notice.

## DIGITAL SPECIFICATIONS (AVDD = +5 V, DRVDD = +5 V, unless otherwise noted)

Parameters	Symbol	Min	Typ	Max	Units
LOGIC INPUTS					
High Level Input Voltage	$V_{\text{IH}}$	+3.5			V
Low Level Input Voltage	$V_{\text{IL}}$			+1.0	V
High Level Input Current ( $V_{\text{IN}} = \text{DRVDD}$ )	$I_{\text{IH}}$	−10		+10	μA
Low Level Input Current ( $V_{\text{IN}} = 0$ V)	$I_{\text{IL}}$	−10		+10	μA
Input Capacitance	$C_{\text{IN}}$		5		pF
LOGIC OUTPUTS (With DRVDD = 5 V)					
High Level Output Voltage ( $I_{\text{OH}} = 50$ μA)	$V_{\text{OH}}$	+4.5			V
High Level Output Voltage ( $I_{\text{OH}} = 0.5$ mA)	$V_{\text{OH}}$	+2.4			V
Low Level Output Voltage ( $I_{\text{OL}} = 1.6$ mA)	$V_{\text{OL}}$			+0.4	V
Low Level Output Voltage ( $I_{\text{OL}} = 50$ μA)	$V_{\text{OL}}$			+0.1	V
Output Capacitance	$C_{\text{OUT}}$		5		pF
LOGIC OUTPUTS (With DRVDD = 3 V)					
High Level Output Voltage ( $I_{\text{OH}} = 50$ μA)	$V_{\text{OH}}$	+2.95			V
High Level Output Voltage ( $I_{\text{OH}} = 0.5$ mA)	$V_{\text{OH}}$	+2.80			V
Low Level Output Voltage ( $I_{\text{OL}} = 1.6$ mA)	$V_{\text{OL}}$			+0.4	V
Low Level Output Voltage ( $I_{\text{OL}} = 50$ μA)	$V_{\text{OL}}$			+0.05	V

Specifications subject to change without notice.

## SWITCHING SPECIFICATIONS ( $T_{\text{MIN}}$ to $T_{\text{MAX}}$ with AVDD = +5 V, DRVDD = +5 V, $C_{\text{L}} = 20$ pF)

Parameters	Symbol	Min	Typ	Max	Units
Clock Period <sup>1</sup>	$t_{\text{C}}$	25			ns
CLOCK Pulswidth High <sup>2</sup>	$t_{\text{CH}}$	12.37			ns
CLOCK Pulswidth Low	$t_{\text{CL}}$	12.37			ns
Output Delay	$t_{\text{OD}}$	13			ns
Pipeline Delay (Latency)			3		Clock Cycles

### NOTES

<sup>1</sup>The clock period may be extended to 1 ms without degradation in specified performance @ +25 °C.

<sup>2</sup>For operation at 40 MHz, the clock must be held to 50% duty cycle. See section on clock shaping in text.

Specifications subject to change without notice.

# AD9224

## ABSOLUTE MAXIMUM RATINGS\*

Pin Name	With Respect to	Min	Max	Units
AVDD	AVSS	-0.3	+6.5	V
DRVDD	DRVSS	-0.3	+6.5	V
AVSS	DRVSS	-0.3	+0.3	V
AVDD	DRVDD	-6.5	+6.5	V
REFCOM	AVSS	-0.3	+0.3	V
CLK	AVSS	-0.3	AVDD + 0.3	V
Digital Outputs	DRVSS	-0.3	DRVDD + 0.3	V
VINA, VINB	AVSS	-0.3	AVDD + 0.3	V
VREF	AVSS	-0.3	AVDD + 0.3	V
SENSE	AVSS	-0.3	AVDD + 0.3	V
CAPB, CAPT	AVSS	-0.3	AVDD + 0.3	V
Junction Temperature			+150	°C
Storage Temperature		-65	+150	°C
Lead Temperature (10 sec)			+300	°C

\*Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.





Figure 1. Timing Diagram

## PIN CONFIGURATION 28-Lead SSOP



## PIN FUNCTION DESCRIPTIONS

Pin Number	Name	Description
1	CLK	Clock Input Pin
2	BIT 12	Least Significant Data Bit (LSB)
3-12	BIT 11-2	Data Output Bit
13	BIT 1	Most Significant Data Bit (MSB)
14	OTR	Out of Range
15, 26	AVDD	+5 V Analog Supply
16, 25	AVSS	Analog Ground
17	SENSE	Reference Select
18	VREF	Input Span Select (Reference I/O)
19	REFCOM (AVSS)	Reference Common
20	CAPB	Noise Reduction Pin
21	CAPT	Noise Reduction Pin
22	CML	Common-Mode Level (Midsupply)
23	VINA	Analog Input Pin (+)
24	VINB	Analog Input Pin (-)
27	DRVSS	Digital Output Driver Ground
28	DRVDD	+3 V to +5 V Digital Output Driver Supply

## ORDERING GUIDE

Model	Temperature Range	Package Description	Package Option
AD9224ARS	-40°C to +85°C	28-Lead Shrink Small Outline (SSOP)	RS-28
AD9224-EB		Evaluation Board	

## CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the AD9224 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



**DEFINITIONS OF SPECIFICATION****INTEGRAL NONLINEARITY (INL)**

INL refers to the deviation of each individual code from a line drawn from “negative full scale” through “positive full scale.” The point used as “negative full scale” occurs 1/2 LSB before the first code transition. “Positive full scale” is defined as a level 1 1/2 LSB beyond the last code transition. The deviation is measured from the middle of each particular code to the true straight line.

**DIFFERENTIAL NONLINEARITY (DNL, NO MISSING CODES)**

An ideal ADC exhibits code transitions that are exactly 1 LSB apart. DNL is the deviation from this ideal value. Guaranteed no missing codes to 12-bit resolution indicates that all 4096 codes, respectively, must be present over all operating ranges.

**ZERO ERROR**

The major carry transition should occur for an analog value 1/2 LSB below  $V_{IN(A)} = V_{IN(B)}$ . Zero error is defined as the deviation of the actual transition from that point.

**GAIN ERROR**

The first code transition should occur at an analog value 1/2 LSB above negative full scale. The last transition should occur at an analog value 1 1/2 LSB below the nominal full scale. Gain error is the deviation of the actual difference between first and last code transitions and the ideal difference between first and last code transitions.

**TEMPERATURE DRIFT**

The temperature drift for zero error and gain error specifies the maximum change from the initial (+25°C) value to the value at  $T_{MIN}$  or  $T_{MAX}$ .

**POWER SUPPLY REJECTION**

The specification shows the maximum change in full scale from the value with the supply at the minimum limit to the value with the supply at its maximum limit.

**APERTURE JITTER**

Aperture jitter is the variation in aperture delay for successive samples and is manifested as noise on the input to the A/D.

**APERTURE DELAY**

Aperture delay is a measure of the sample-and-hold amplifier (SHA) performance and is measured from the rising edge of the clock input to when the input signal is held for conversion.

**SIGNAL-TO-NOISE AND DISTORTION (S/N+D, SINAD) RATIO**

S/N+D is the ratio of the rms value of the measured input signal to the rms sum of all other spectral components below the Nyquist frequency, including harmonics but excluding dc. The value for S/N+D is expressed in decibels.

**EFFECTIVE NUMBER OF BITS (ENOB)**

For a sine wave, SINAD can be expressed in terms of the number of bits. Using the following formula,

$$N = (\text{SINAD} - 1.76)/6.02$$

it is possible to get a measure of performance expressed as  $N$ , the effective number of bits.

Thus, effective number of bits for a device for sine wave inputs at a given input frequency can be calculated directly from its measured SINAD.

**TOTAL HARMONIC DISTORTION (THD)**

THD is the ratio of the rms sum of the first six harmonic components to the rms value of the measured input signal and is expressed as a percentage or in decibels.

**SIGNAL-TO-NOISE RATIO (SNR)**

SNR is the ratio of the rms value of the measured input signal to the rms sum of all other spectral components below the Nyquist frequency, excluding the first six harmonics and dc. The value for SNR is expressed in decibels.

**SPURIOUS FREE DYNAMIC RANGE (SFDR)**

SFDR is the difference in dB between the rms amplitude of the input signal and the peak spurious signal.

# AD9224

## Typical Performance Characteristics (AVDD, DVDD = +5 V, $F_S = 40$ MHz [50% duty cycle] unless otherwise noted.)




Figure 2. Typical DNL




Figure 5. Typical INL




Figure 3. SINAD vs. Input Frequency (Input Span = 4.0 V p-p,  $V_{CM} = 2.5$  V Differential Input)




Figure 6. SINAD vs. Input Frequency (Input Span = 2.0 V p-p,  $V_{CM} = 2.5$  V Differential Input)




Figure 4. THD vs. Input Frequency (Input Span = 4.0 V p-p,  $V_{CM} = 2.5$  V Differential Input)




Figure 7. THD vs. Input Frequency (Input Span = 2.0 V p-p,  $V_{CM} = 2.5$  V Differential Input)




Figure 8. SNR/SFDR vs.  $A_{IN}$  (Input Amplitude) ( $f_{IN} = 20$  MHz, Input Span = 4.0 V p-p,  $V_{CM} = 2.5$  V Differential Input)




Figure 11. THD vs. Sample Rate ( $A_{IN} = -0.5$  dB,  $V_{CM} = 2.5$  V Input Span = 4.0 V p-p,  $V_{CM} = 2.5$  V Differential Input)




Figure 9. +SNR/-THD vs. Input Frequency (Input Span = 4.0 V p-p,  $V_{CM} = 2.5$  V Single-Ended Input)




Figure 12. +SNR/-THD vs. Input Frequency ( $F_S = 32$  MHz, Input Span = 4.0 V p-p,  $V_{CM} = 2.5$  V Differential Input)




Figure 10. "Grounded-Input" Histogram (Input Span = 2 V p-p)

# AD9224

## INTRODUCTION

The AD9224 is a high performance, complete single-supply 12-bit ADC. The analog input range of the AD9224 is highly flexible allowing for both single-ended or differential inputs of varying amplitudes that can be ac or dc coupled.

It utilizes a four-stage pipeline architecture with a wideband input sample-and-hold amplifier (SHA) implemented on a cost-effective CMOS process. Each stage of the pipeline, excluding the last stage, consists of a low resolution flash A/D connected to a switched capacitor DAC and interstage residue amplifier (MDAC). The residue amplifier amplifies the difference between the reconstructed DAC output and the flash input for the next stage in the pipeline. One bit of redundancy is used in each of the stages to facilitate digital correction of flash errors. The last stage simply consists of a flash A/D.

The pipeline architecture allows a greater throughput rate at the expense of pipeline delay or latency. This means that while the converter is capable of capturing a new input sample every clock cycle, it actually takes three clock cycles for the conversion to be fully processed and appear at the output. This latency is not a concern in most applications. The digital output, together with the out-of-range indicator (OTR), is latched into an output buffer to drive the output pins. The output drivers of the AD9224 can be configured to interface with +5 V or +3.3 V logic families.

The AD9224 uses both edges of the clock in its internal timing circuitry (see Figure 1 and specification page for exact timing requirements). The A/D samples the analog input on the rising edge of the clock input. During the clock low time (between the falling edge and rising edge of the clock), the input SHA is in the sample mode; during the clock high time it is in hold. System disturbances just prior to the rising edge of the clock and/or excessive clock jitter may cause the input SHA to acquire the wrong value, and should be minimized.

## ANALOG INPUT AND REFERENCE OVERVIEW

Figure 13 is a simplified model of the AD9224. It highlights the relationship between the analog inputs, VINA, VINB, and the reference voltage, VREF. Like the voltage applied to the top of the resistor ladder in a flash A/D converter, the value VREF defines the maximum input voltage to the A/D core. The minimum input voltage to the A/D core is automatically defined to be -VREF.




Figure 13. Equivalent Functional Input Circuit

The addition of a differential input structure gives the user an additional level of flexibility that is not possible with traditional flash converters. The input stage allows the user to easily configure the inputs for either single-ended operation or differential operation. The A/D's input structure allows the dc offset of the input signal to be varied independently of the input span of the

converter. Specifically, the input to the A/D core is the difference of the voltages applied at the VINA and VINB input pins. Therefore, the equation,

$$V_{CORE} = VINA - VINB \quad (1)$$

defines the output of the differential input stage and provides the input to the A/D core.

The voltage,  $V_{CORE}$ , must satisfy the condition,

$$-VREF \leq V_{CORE} \leq VREF \quad (2)$$

where  $VREF$  is the voltage at the  $VREF$  pin.

While an infinite combination of VINA and VINB inputs exist that satisfy Equation 2, an additional limitation is placed on the inputs by the power supply voltages of the AD9224. The power supplies bound the valid operating range for VINA and VINB. The condition,

$$\begin{aligned} AVSS - 0.3 V < VINA < AVDD + 0.3 V \\ AVSS - 0.3 V < VINB < AVDD + 0.3 V \end{aligned} \quad (3)$$

where  $AVSS$  is nominally 0 V and  $AVDD$  is nominally +5 V, defines this requirement. The range of valid inputs for VINA and VINB is any combination that satisfies both Equations 2 and 3.

For additional information showing the relationship between VINA, VINB, VREF and the digital output of the AD9224, see Table IV.

Refer to Table I and Table II at the end of this section for a summary of both the various analog input and reference configurations.

## ANALOG INPUT OPERATION

Figure 14 shows the equivalent analog input of the AD9224 which consists of a differential sample-and-hold amplifier (SHA). The differential input structure of the SHA is highly flexible, allowing the devices to be easily configured for either a differential or single-ended input. The dc offset, or common-mode voltage, of the input(s) can be set to accommodate either single-supply or dual-supply systems. Note also, that the analog inputs, VINA and VINB, are interchangeable, with the exception that reversing the inputs to the VINA and VINB pins results in a polarity inversion.




Figure 14. Simplified Input Circuit

The AD9224 has a wide input range. The input peaks may be moved to  $AVDD$  or  $AVSS$  before performance is compromised. This allows for much greater flexibility when selecting single-ended drive schemes. Op amps and ac coupling clamps can be set to available reference levels rather than be dictated by what the ADC “needs.”



Due to the high degree of symmetry within the SHA topology, a significant improvement in distortion performance for differential input signals with frequencies up to and beyond Nyquist can be realized. This inherent symmetry provides excellent cancellation of both common-mode distortion and noise. Also, the required input signal voltage span is reduced by a half which further reduces the degree of  $R_{ON}$  modulation and its effects on distortion.


The optimum noise and dc linearity performance for either differential or single-ended inputs is achieved with the largest input signal voltage span (i.e., 4 V input span) and matched input impedance for VINA and VINB. Only a slight degradation in dc linearity performance exists between the 2 V and 4 V input spans.

Referring to Figure 14, the differential SHA is implemented using a switched-capacitor topology. Its input impedance and its switching effects on the input drive source should be considered in order to maximize the converter's performance. The combination of the pin capacitance,  $C_{PIN}$ , parasitic capacitance  $C_{PAR}$ , and the sampling capacitance,  $C_S$ , is typically less than 5 pF. When the SHA goes into track mode, the input source must charge or discharge the voltage stored on  $C_S$  to the new input voltage. This action of charging and discharging  $C_S$ , averaged over a period of time and for a given sampling frequency,  $F_S$ , makes the input impedance appear to have a benign resistive component. However, if this action is analyzed within a sampling period (i.e.,  $T = 1/F_S$ ), the input impedance is dynamic and hence certain precautions on the input drive source should be observed.

The resistive component to the input impedance can be computed by calculating the average charge drawn by  $C_H$  from the input drive source. It can be shown that if  $C_S$  is allowed to fully charge up to the input voltage before switches  $Q_{S1}$  are opened, the average current into the input is the same as if there were a resistor of  $1/(C_S F_S)$  ohms connected between the inputs. This means that the input impedance is inversely proportional to the converter's sample rate. Since  $C_S$  is only 5 pF, this resistive component is typically much larger than that of the drive source (i.e., 5 k $\Omega$  at  $F_S = 40$  MSPS).

The SHA's input impedance over a sampling period appears as a dynamic input impedance to the input drive source. When the SHA goes into the track mode, the input source should ideally provide the charging current through  $R_{ON}$  of switch  $Q_{S1}$  in an exponential manner. The requirement of exponential charging means that the most common input source, an op amp, must exhibit a source impedance that is both low and resistive up to and beyond the sampling frequency.

The output impedance of an op amp can be modeled with a series inductor and resistor. When a capacitive load is switched onto the output of the op amp, the output will momentarily drop due to its effective output impedance. As the output recovers, ringing may occur. To remedy the situation, a series resistor can be inserted between the op amp and the SHA input as shown in Figure 15. The series resistance helps isolate the op amp from the switched-capacitor load.



**Figure 15. Series Resistor Isolates Switched-Capacitor SHA Input from Op Amp. Matching Resistors Improve SNR Performance**

The optimum size of this resistor is dependent on several factors, including the ADC sampling rate, the selected op amp, and the particular application. In most applications, a 30  $\Omega$  to 100  $\Omega$  resistor is sufficient. However, some applications may require a larger resistor value to reduce the noise bandwidth or possibly limit the fault current in an overvoltage condition. Other applications may require a larger resistor value as part of an antialiasing filter. In any case, since the THD performance is dependent on the series resistance and the above mentioned factors, optimizing this resistor value for a given application is encouraged.

The source impedance driving VINA and VINB should be matched. Failure to provide that matching will result in the degradation of the AD9224's SNR, THD and SFDR.

For noise sensitive applications, the very high bandwidth of the AD9224 may be detrimental and the addition of a series resistor and/or shunt capacitor can help limit the wideband noise at the A/D's input by forming a low-pass filter. Note, however, that the combination of this series resistance with the equivalent input capacitance of the AD9224 should be evaluated for those time domain applications that are sensitive to the input signal's absolute settling time. In applications where harmonic distortion is not a primary concern, the series resistance may be selected in combination with the nominal 10 pF of input capacitance to set the filter's 3 dB cutoff frequency.

A better method of reducing the noise bandwidth, while possibly establishing a real pole for an antialiasing filter, is to add some additional shunt capacitance between the input (i.e., VINA and/or VINB) and analog ground. Since this additional shunt capacitance combines with the equivalent input capacitance of the AD9224, a lower series resistance can be selected to establish the filter's cutoff frequency while not degrading the distortion performance of the device. The shunt capacitance also acts like a charge reservoir, sinking or sourcing the additional charge required by the hold capacitor,  $C_H$ , further reducing current transients seen at the op amp's output.

The effect of this increased capacitive load on the op amp driving the AD9224 should be evaluated. To optimize performance when noise is the primary consideration, increase the shunt capacitance as much as the transient response of the input signal will allow. Increasing the capacitance too much may adversely affect the op amp's settling time, frequency response and distortion performance.

# AD9224

## REFERENCE OPERATION

The AD9224 contains an onboard bandgap reference that provides a pin strappable option to generate either a 1 V or 2 V output. With the addition of two external resistors, the user can generate reference voltages other than 1 V and 2 V. Another alternative is to use an external reference for designs requiring enhanced accuracy and/or drift performance. See Table II for a summary of the pin-strapping options for the AD9224 reference configurations.

Figure 16 shows a simplified model of the internal voltage reference of the AD9224. A pin strappable reference amplifier buffers a 1 V fixed reference. The output from the reference amplifier, A1, appears on the VREF pin. The voltage on the VREF pin determines the full-scale input span of the A/D. This input span equals,

$$\text{Full-Scale Input Span} = 2 \times V_{\text{REF}}$$

The voltage appearing at the VREF pin as well as the state of the internal reference amplifier, A1, are determined by the voltage appearing at the SENSE pin. The logic circuitry contains two comparators which monitor the voltage at the SENSE pin. The comparator with the lowest set point (approximately 0.3 V) controls the position of the switch within the feedback path of A1. If the SENSE pin is tied to AVSS (AGND), the switch is connected to the internal resistor network thus providing a VREF of 2.0 V. If the SENSE pin is tied to the VREF pin via a short or resistor, the switch will connect to the SENSE pin. This short will provide a VREF of 1.0 V. An external resistor network will provide an alternative VREF between 1.0 V and 2.0 V. The other comparator controls internal circuitry that will disable the reference amplifier if the SENSE pin is tied AVDD. Disabling the reference amplifier allows the VREF pin to be driven by an external voltage reference.




Figure 16. Equivalent Reference Circuit

The actual reference voltages used by the internal circuitry of the AD9224 appear on the CAPT and CAPB pins. For proper operation when using the internal or an external reference, it is necessary to add a capacitor network to decouple these pins. Figure 17 shows the recommended decoupling network. This capacitive network performs the following three functions: (1) along with the reference amplifier, A2, it provides a low source impedance over a large frequency range to drive the A/D internal circuitry, (2) it provides the necessary compensation for A2, and (3) it bandlimits the noise contribution from the reference. The turn-on time of the reference voltage appearing between CAPT and CAPB is approximately 15 ms and should be evaluated in any power-down mode of operation.




Figure 17. Recommended CAPT/CAPB Decoupling Network

The A/D's input span may be varied dynamically by changing the differential reference voltage appearing across CAPT and CAPB symmetrically around 2.5 V (i.e., midsupply). To change the reference at speeds beyond the capabilities of A2, it will be necessary to drive CAPT and CAPB with two high speed, low noise amplifiers. In this case, both internal amplifiers (i.e., A1 and A2) must be disabled by connecting SENSE to AVDD, connecting VREF to AVSS and removing the capacitive decoupling network. The external voltages applied to CAPT and CAPB must be  $2.0 \text{ V} + \text{Input Span}/4$  and  $2.0 \text{ V} - \text{Input Span}/4$  respectively in which the input span can be varied between 2 V and 4 V. Note that those samples within the pipeline A/D during any reference transition will be corrupted and should be discarded.

Table I. Analog Input Configuration Summary

Input Connection	Coupling	Input Span (V)	Input Range (V)		Figure #	Comments
			VINA <sup>1</sup>	VINB <sup>1</sup>		
Single-Ended	DC	2	0 to 2	1	19, 20	Best for stepped input response applications, requires $\pm 5$ V op amp.
		$2 \times VREF$	0 to $2 \times VREF$	VREF	19, 20	Same as above but with improved noise performance due to increase in dynamic range. Headroom/settling time requirements of $\pm 5$ V op amp should be evaluated.
		4	0 to 4	2.0	19, 20	Optimum noise performance, excellent SNR performance, often requires low distortion op amp with $VCC > +5$ V due to its headroom issues.
		$2 \times VREF$	$2.0 - VREF$ to $2.0 + VREF$	2.0	30	Optimum THD performance with $VREF = 1$ . Single supply operation (i.e., +5 V) for many op amps.
Single-Ended	AC	2 or $2 \times VREF$	0 to 1 or 0 to $2 \times VREF$	1 or VREF	21, 22	
		4	0.5 to 4.5	2.5	22	Optimum noise performance, excellent THD performance, ability to use $\pm 5$ V op amp.
		$2 \times VREF$	$2.0 - VREF$ to $2.0 + VREF$	2.0	21	Flexible input range, Optimum THD performance with $VREF = 1$ . Ability to use either +5 V or $\pm 5$ V op amp.
Differential (via Transformer) or Amplifier	AC/DC	2	2 to 3	3 to 2	23, 24	Optimum full-scale THD and SFDR performance well beyond the A/Ds Nyquist frequency. Preferred mode for undersampling applications.
		$2 \times VREF$	$2.0 - VREF/2$ to $2.0 + VREF/2$	$2.0 + VREF/2$ to $2.0 - VREF/2$	23, 24	Same as above with the exception that full-scale THD and SFDR performance can be traded off for better noise performance.
		4.0	1.5 to 3.5	3.5 to 1.5	23, 24	Optimum noise performance.

NOTE

<sup>1</sup>VINA and VINB can be interchanged if signal inversion is required.

Table II. Reference Configuration Summary


Reference Operating Mode	Input Span (VINA-VINB) (V p-p)	Required VREF (V)	Connect	To
INTERNAL	2	1	SENSE	VREF
INTERNAL	4	2	SENSE	REFCOM
INTERNAL	$2 \leq \text{SPAN} \leq 4$ AND $\text{SPAN} = 2 \times VREF$	$1 \leq VREF \leq 2.0$ AND $VREF = (1 + R1/R2)$	R1 R2	VREF AND SENSE SENSE AND REFCOM
EXTERNAL (NONDYNAMIC)	$2 \leq \text{SPAN} \leq 4$	$1 \leq VREF \leq 2.0$	SENSE VREF	AVDD EXT. REF.
EXTERNAL (DYNAMIC)	$2 \leq \text{SPAN} \leq 4$	CAPT and CAPB Externally Driven	SENSE VREF EXT. REF. EXT. REF.	AVDD AVSS CAPT CAPB



In the simplest case, the input signal to the AD9224 will already be biased at levels in accordance with the selected input range. It is simply necessary to provide an adequately low source impedance for the VINA and VINB analog pins of the A/D. Figure 19 shows the recommended configuration a single-ended drive using an op amp. In this case, the op amp is shown in a noninverting unity gain configuration driving the VINA pin. The internal reference drives the VINB pin. Note that the addition of a small series resistor of 30  $\Omega$  to 100  $\Omega$  connected to VINA and VINB will be beneficial in nearly all cases. Refer to the Analog Input Operation section for a discussion on resistor selection. Figure 19 shows the proper connection for a 0 V to 4 V input range. Alternative single ended ranges of 0 V to 2  $\times$  VREF can also be realized with the proper configuration of VREF (refer to the Using the Internal Reference section). Headroom limitations of the op amp must always be considered.




Figure 20 shows a dc-coupled level-shifting circuit employing an op amp, A1, to sum the input signal with the desired dc set. Configuring the op amp in the inverting mode with the given resistor values results in an ac signal gain of  $-1$ . If the signal inversion is undesirable, interchange the VINA and VINB connections to reestablish the original signal polarity. The dc voltage at VREF sets the common-mode voltage of the AD9224. For example, when  $VREF = 1.0$  V, the input level from the op amp will also be centered around 1.0 V. The use of ratio matched, thin-film resistor networks will minimize gain and offset errors. Also, an optional pull-up resistor, RP, may be used to reduce the output load on VREF to less than 1 mA maximum.



For applications where ac coupling is appropriate, the op amp's output can be easily level-shifted via a coupling capacitor. This has the advantage of allowing the op amp's common-mode level to be symmetrically biased to its midsupply level (i.e.  $(V_{CC} + V_{EE})/2$ ). Op amps that operate symmetrically with respect to their power supplies typically provide the best ac performance as well as greatest input/output span. Various high speed/performance amplifiers that are restricted to +5 V/–5 V operation and/or specified for +5 V single-supply operation can be easily configured for the 4 V or 2 V input span of the AD9224. A differential input connection should be considered for optimum ac performance.

Figure 21 shows a typical example of an ac-coupled, single-ended configuration. The bias voltage shifts the bipolar, ground-referenced input signal to approximately  $AVDD/2$ . The value for C1 and C2 will depend on the size of the resistor, R. The capacitors, C1 and C2, are a  $0.1\ \mu F$  ceramic and  $10\ \mu F$  tantalum capacitor in parallel to achieve a low cutoff frequency while maintaining a low impedance over a wide frequency range. The combination of the capacitor and the resistor form a high-pass filter with a high-pass  $-3\text{ dB}$  frequency determined by the equation,

The low impedance VREF voltage source both biases the VINB input and provides the bias voltage for the VINA input. Figure 21 shows the VREF configured for 2.0 V thus the input range of the A/D is 0 V to 4 V. Other input ranges could be selected by changing VREF.



# AD9224

## Alternative AC Interface

Figure 22 shows a flexible ac-coupled circuit that can be configured for different input spans. Since the common-mode voltage of VINA and VINB are biased to midsupply ( $V_{CM}$ ) independent of VREF, VREF can be pin strapped or reconfigured to achieve input spans between 2 V and 4 V p-p. The AD9224's CMRR, along with the symmetrical coupling R-C networks, will reject both power supply variations and noise.  $V_{CM}$  establishes the common-mode voltage.  $V_{CM}$ 's source impedance is 5 k $\Omega$ . The capacitors, C1 and C2, are typically a 0.1  $\mu$ F ceramic and 10  $\mu$ F tantalum capacitor in parallel to achieve a low cutoff frequency while maintaining a low impedance over a wide frequency range.  $R_S$  isolates the buffer amplifier from the A/D input. The optimum performance is preserved because VINA and VINB are driven via symmetrical R-C networks. The  $f_{-3dB}$  point can be approximated by the equation,

$$f_{-3dB} = \frac{1}{2\pi \times 6K + (C1 + C2)}$$




Figure 22. AC-Coupled Input-Flexible Input Span,  $V_{CM} = 2.5$  V

## OP AMP SELECTION GUIDE

Op amp selection for the AD9224 is highly dependent on a particular application. In general, the performance requirements of any given application can be characterized by either time domain or frequency domain parameters. In either case, one should carefully select an op amp that preserves the performance of the A/D. This task becomes challenging when one considers the AD9224's high performance capabilities coupled with other extraneous system level requirements such as power consumption and cost.

The ability to select the optimal op amp may be further complicated by either limited power supply availability and/or limited acceptable supplies for a desired op amp. Newer, high performance op amps typically have input and output range limitations in accordance with their lower supply voltages. As a result, some op amps will be more appropriate in systems where ac-coupling is allowable. When dc-coupling is required, op amps without headroom constraints such as rail-to-rail op amps or ones where larger supplies can be used should be considered. The following section describes some op amps currently available from Analog Devices. The system designer is always encouraged to contact the factory or local sales office to be updated on Analog Devices latest amplifier product offerings. Highlights of the areas where the op amps excel and where they may limit the performance of the AD9224 is also included.

When single-ended, dc coupling is needed. The use of the AD8056 in a differential configuration (Figure 23) is highly recommended.

**AD8055:**  $f_{-3dB} = 300$  MHz.

Low cost. Best used for driving single-ended ac coupled configuration.

Limit: THD is compromised when output is not swinging about 0 V.

**AD8056:** Dual Version of above amp.

Perfect for single-ended to differential configuration (see Figure 23). Harmonics cancel each other in differential drive, making this amplifier highly recommended for a single-ended input signal source. Handles input signals past the 20 MHz Nyquist frequency.

**AD9631:**  $f_{-3dB} = 250$  MHz.

Moderate cost.

Good for single-ended drive applications when signal is anywhere between 0 V and 3 V.

Limits: THD is compromised above 8 MHz.

## DIFFERENTIAL MODE OF OPERATION

Since not all applications have a signal preconditioned for differential operation, there is often a need to perform a single-ended-to-differential conversion. In systems that do not need to be dc coupled, an RF transformer with a center tap is the best method to generate differential inputs for the AD9224. It provides all the benefits of operating the A/D in the differential mode without contributing additional noise or distortion. An RF transformer also has the added benefit of providing electrical isolation between the signal source and the A/D.

An improvement in THD and SFDR performance can be realized by operating the AD9224 in the differential mode. The performance enhancement between the differential and single-ended mode is most noteworthy as the input frequency approaches and goes beyond the Nyquist frequency (i.e.,  $f_N > F_S/2$ ).

The circuit shown in Figure 23 is an ideal method of applying a differential dc drive to the AD9224. We have used this configuration to drive the AD9224 from 2 V to 4 V spans at frequencies approaching Nyquist, with performance numbers matching those shown on the Specification pages of this data sheet (gathered through a transformer). The dc input is shifted to a dc point swinging symmetrically about the reference voltage. The optional resistor will provide additional current if more reference drive is required.




Figure 23. Direct Coupled Drive Circuit with AD8056 Dual Op Amps

The driver circuit shown in Figure 23 is optimized for dc coupling applications requiring optimum distortion performance. This differential op amp driver circuit is configured to convert and level shift a 2 V p-p single-ended, ground referenced signal to a 4 V p-p differential signal centered at the VREF level of the ADC. The circuit is based on two op amps that are configured as matched unity gain difference amplifiers. The single-ended input signal is applied to opposing inputs of the difference amplifiers, thus providing differential drive. The common-mode offset voltage is applied to the noninverting resistor leg of each difference amplifier providing the required offset voltage. The common-mode offset can be varied over a wide span without any serious degradation in distortion performance as shown in Figure 25a, thus providing some flexibility in improving output compression distortion from some  $\pm 5$  V op amps with limited positive voltage swing.

To protect the AD9224 from an undervoltage fault condition from op amps specified for  $\pm 5$  V operation, two diodes to AGND can be inserted between each op amp output and the AD9224 inputs. The AD9224 will inherently be protected against any overvoltage condition if the op amps share the same positive power supply (i.e., AVDD) as the AD9224. Note, the gain accuracy and common-mode rejection of each difference amplifier in this driver circuit can be enhanced by using a matched thin-film resistor network (i.e., Ohmtek ORNA5000F) for the op amps. The AD9224's small signal bandwidth is 120 MHz, hence any noise falling within the baseband bandwidth of the AD9224 will degrade its overall noise performance.

The noise performance of each unity gain differential driver circuit is limited by its inherent noise gain of two. For unity gain op amps ONLY, the noise gain can be reduced from two to one beyond the input signal's passband by adding a shunt capacitor,  $C_F$ , across each op amp's feedback resistor. This will essentially establish a low-pass filter, which reduces the noise gain to one beyond the filter's  $f_{3\text{ dB}}$  while simultaneously bandlimiting the input signal to  $f_{3\text{ dB}}$ . Note, the pole established by this filter can also be used as the real pole of an antialiasing filter.

Figure 24 shows the schematic of the suggested transformer circuit. The circuit uses a Minicircuits RF transformer, model T4-1T, which has an impedance ratio of four (turns ratio of 2). The schematic assumes that the signal source has a 50  $\Omega$  source impedance. The 1:4 impedance ratio requires the 200  $\Omega$  secondary termination for optimum power transfer and VSWR. The center tap of the transformer provides a convenient means of level shifting the input signal to a desired common-mode voltage.




Figure 24. Transformer Coupled Input

This (Figure 24) configuration was used to gather all of the differential data on the Specifications pages.

Transformers with other turns ratios may also be selected to optimize the performance of a given application. For example, a given input signal source or amplifier may realize an improvement in distortion performance at reduced output power levels and signal swings. For example, selecting a transformer with a higher impedance ratio (e.g., Minicircuits T16-6T with a 1:16 impedance ratio) effectively “steps up” the signal level thus further reducing the driving requirements of signal source.

Referring to Figure 24, a series resistor,  $R_S$ , was inserted between the AD9224 and the secondary of the transformer. The value of 33  $\Omega$  was selected to specifically optimize both the THD and SNR performance of the A/D.  $R_S$  and the internal capacitance help provide a low-pass filter to block high frequency noise.

The AD9224 can be easily configured for either a 2 V p-p input span or 4.0 V p-p input span by setting the internal reference (see Table II). Other input spans can be realized with two external gain setting resistors as shown in Figure 28 of this data sheet. Figure 25a demonstrates the AD9224's high degree of linearity and THD over a wide range of common-mode voltages.




Figure 25a. THD vs. Common-Mode Voltage ( $A_{IN} = 2$  V Differential)




Figure 25b. Frequency Domain Plot  $F_{IN} = 5$  MHz,  $F_S = 40$  MHz ( $A_{IN} = 2$  V Differential)

# AD9224

## REFERENCE CONFIGURATIONS

The figures associated with this section on internal and external reference operation do not show recommended matching series resistors for VINA and VINB for the purpose of simplicity. Please refer to the Driving the Analog Inputs section for a discussion of this topic. Also, the figures do not show the decoupling network associated with the CAPT and CAPB pins. Please refer to the Reference Operation section for a discussion of the internal reference circuitry and the recommended decoupling network shown in Figure 17.

## USING THE INTERNAL REFERENCE

### Single-Ended Input with 0 to $2 \times V_{REF}$ Range

Figure 26a shows how to connect the AD9224 for a 0 V to 2 V or 0 V to 4 V input range via pin strapping the SENSE pin. An intermediate input range of 0 to  $2 \times V_{REF}$  can be established using the resistor programmable configuration in Figure 28.

In either case, both the midscale voltage and input span are directly dependent on the value of  $V_{REF}$ . More specifically, the midscale voltage is equal to  $V_{REF}$  while the input span is equal to  $2 \times V_{REF}$ . Thus, the valid input range extends from 0 to  $2 \times V_{REF}$ . When  $V_{INA} \leq 0$  V, the digital output will be 000 Hex; when  $V_{INA} \geq 2 \times V_{REF}$ , the digital output will be FFF Hex.

Shorting the  $V_{REF}$  pin directly to the SENSE pin places the internal reference amplifier in unity-gain mode and the resultant  $V_{REF}$  output is 1 V. Therefore, the valid input range is 0 V to 2 V. However, shorting the SENSE pin directly to the REFCOM pin configures the internal reference amplifier for a gain of 2.0 and the resultant  $V_{REF}$  output is 2.0 V. Thus, the valid input range becomes 0 V to 4 V. The  $V_{REF}$  pin should be bypassed to the REFCOM pin with a 10  $\mu$ F tantalum capacitor in parallel with a low-inductance 0.1  $\mu$ F ceramic capacitor.




Figure 26a. Internal Reference—2 V p-p Input Span,  $V_{CM} = 1$  V, or 4 V p-p Input Span

Figure 26b illustrates the relation between reference voltage and THD. Note that optimal performance occurs when the reference voltage is set to 1.5 V (input span = 3 V).




Figure 26b. THD vs. Reference Voltage,  $F_S = 40$  MHz,  $F_{IN} = 10$  MHz (Differential)

Figure 27 shows the single-ended configuration that gives good dynamic performance (SINAD, SFDR). To optimize dynamic specifications, center the common-mode voltage of the analog input at approximately by 2.5 V by connecting VINB to a low impedance 2.5 V source. As described above, shorting the  $V_{REF}$  pin directly to the SENSE pin results in a 1 V reference voltage and a 2 V p-p input span. The valid range for input signals is 1.5 V to 3.5 V. The  $V_{REF}$  pin should be bypassed to the REFCOM pin with a 10  $\mu$ F tantalum capacitor in parallel with a low-inductance 0.1  $\mu$ F ceramic capacitor.

This reference configuration could also be used for a differential input in which VINA and VINB are driven via a transformer as shown in Figure 24. In this case, the common-mode voltage,  $V_{CM}$ , is set at midsupply by connecting the transformer's center tap to CML of the AD9224.  $V_{REF}$  can be configured for 1.0 V or 2.0 V by connecting SENSE to either  $V_{REF}$  or REFCOM respectively. Note that the valid input range for each of the differential inputs is one half of the single-ended input and thus becomes  $V_{CM} - V_{REF}/2$  to  $V_{CM} + V_{REF}/2$ .




Figure 27. Internal Reference—2 V p-p Input Span,  $V_{CM} = 2.5$  V



## Resistor Programmable Reference

Figure 28 shows an example of how to generate a reference voltage other than 1.0 V or 2.0 V with the addition of two external resistors and a bypass capacitor. Use the equation,

$$V_{REF} = 1 \text{ V} \times (1 + R1/R2),$$

to determine appropriate values for R1 and R2. These resistors should be in the 2 kΩ to 100 kΩ range. For the example shown, R1 equals 2.5 kΩ and R2 equals 5 kΩ. From the equation above, the resultant reference voltage on the VREF pin is 1.5 V. This sets the input span to be 3 V p-p. To assure stability, place a 0.1 μF ceramic capacitor in parallel with R1.




Figure 28. Resistor Programmable Reference—3 V p-p Input Span,  $V_{CM} = 2.5 \text{ V}$

The midscale voltage can be set to VREF by connecting VINB to VREF to provide an input span of 0 to  $2 \times V_{REF}$ . Alternatively, the midscale voltage can be set to 2.5 V by connecting VINB to a low impedance 2.5 V source. For the example shown, the valid input single-ended range for VINB is 1 V to 4 V since VINB is set to an external, low impedance 2.5 V source. The VREF pin should be bypassed to the REFCOM pin with a 10 μF tantalum capacitor in parallel with a low inductance 0.1 μF ceramic capacitor.

## USING AN EXTERNAL REFERENCE

Using an external reference may enhance the dc performance of the AD9224 by improving drift and accuracy. Figures 29 and 30 show examples of how to use an external reference with the A/D. Table III is a list of suitable voltage references from Analog Devices. To use an external reference, the user must disable the internal reference amplifier and drive the VREF pin. Connecting the SENSE pin to AVDD disables the internal reference amplifier.

Table III. Suitable Voltage References

	Output Voltage	Drift (ppm/°C)	Initial Accuracy % (max)	Operating Current
Internal	1.00	26	1.4	1 mA
AD589	1.235	10–100	1.2–2.8	50 μA
AD1580	1.225	50–100	0.08–0.8	50 μA
REF191	2.048	5–25	0.1–0.5	45 μA
Internal	2.0	26	1.4	1 mA

The AD9224 contains an internal reference buffer, A2 (see Figure 16), that simplifies the drive requirements of an external reference. The external reference must be able to drive about 5 kΩ ( $\pm 20\%$ ) load. Note that the bandwidth of the reference buffer is deliberately left small to minimize the reference noise contribution. As a result, it is not possible to change the reference voltage rapidly in this mode.




Figure 29. External Reference

## Variable Input Span with $V_{CM} = 2.5 \text{ V}$

Figure 29 shows an example of the AD9224 configured for an input span of  $2 \times V_{REF}$  centered at 2.5 V. An external 2.5 V reference drives the VINB pin thus setting the common-mode voltage at 2.5 V. The input span can be independently set by a voltage divider consisting of R1 and R2 which generates the VREF signal. A1 buffers this resistor network and drives VREF. Choose this op amp based on accuracy requirements. It is essential that a minimum of a 10 μF capacitor in parallel with a 0.1 μF low inductance ceramic capacitor decouple the A1's output to ground.

## Single-Ended Input with 0 to $2 \times V_{REF}$ Range

Figure 30 shows an example of an external reference driving both VINB and VREF. In this case, both the common-mode voltage and input span are directly dependent on the value of VREF. More specifically, the common-mode voltage is equal to VREF while the input span is equal to  $2 \times V_{REF}$ . Thus, the valid input range extends from 0 to  $2 \times V_{REF}$ . For example, if the REF191, a 2.048 V external reference was selected, the valid input range extends from 0 to 4.096 V. In this case, 1 LSB of the AD9224 corresponds to 1 mV. It is essential that a minimum of a 10 μF capacitor in parallel with a 0.1 μF low inductance ceramic capacitor decouple the reference output to ground.




Figure 30. Input Range = 0 V to  $2 \times V_{REF}$

# AD9224


## DIGITAL INPUTS AND OUTPUTS

### Digital Outputs

The AD9224 output data is presented in positive true straight binary for all input ranges. Table IV indicates the output data formats for various input ranges regardless of the selected input range. A twos complement output data format can be created by inverting the MSB.

**Table IV. Output Data Format**

Input (V)	Condition (V)	Digital Output	OTR
VINA-VINB	$< -V_{REF}$	0000 0000 0000	1
VINA-VINB	$= -V_{REF}$	0000 0000 0000	0
VINA-VINB	$= 0$	1000 0000 0000	0
VINA-VINB	$= +V_{REF} - 1 \text{ LSB}$	1111 1111 1111	0
VINA-VINB	$\geq +V_{REF}$	1111 1111 1111	1




**Figure 31. Output Data Format**

### Out of Range (OTR)

An out-of-range condition exists when the analog input voltage is beyond the input range of the converter. OTR is a digital output that is updated along with the data output corresponding to the particular sampled analog input voltage. Hence, OTR has the same pipeline delay (latency) as the digital data. It is LOW when the analog input voltage is within the analog input range. It is HIGH when the analog input voltage exceeds the input range as shown in Figure 31. OTR will remain HIGH until the analog input returns within the input range and another conversion is completed. By logical ANDing OTR with the MSB and its complement, overrange high or underrange low conditions can be detected. Table V is a truth table for the over/underrange circuit in Figure 32 which uses NAND gates. Systems requiring programmable gain conditioning of the AD9224 input signal can immediately detect an out-of-range condition, thus eliminating gain selection iterations. Also, OTR can be used for digital offset and gain calibration.

**Table V. Out-of-Range Truth Table**

OTR	MSB	Analog Input Is
0	0	In Range
0	1	In Range
1	0	Underrange
1	1	Overrange



**Figure 32. Overrange or Underrange Logic**

### Digital Output Driver Considerations (DRVDD)

The AD9224 output drivers can be configured to interface with +5 V or 3.3 V logic families by setting DRVDD to +5 V or 3.3 V respectively. The output drivers are sized to provide sufficient output current to drive a wide variety of logic families. However, large drive currents tend to cause glitches on the supplies and may affect SINAD performance. Applications requiring the ADC to drive large capacitive loads or large fanout may require additional decoupling capacitors on DRVDD. In extreme cases, external buffers or latches may be required.

### Clock Input and Considerations

The AD9224 internal timing uses the two edges of the clock input to generate a variety of internal timing signals. The clock input must meet or exceed the minimum specified pulse width high and low ( $t_{CH}$  and  $t_{CL}$ ) specifications for the given A/D as defined in the Switching Specifications at the beginning of the data sheet to meet the rated performance specifications. For example, the clock input to the AD9224 operating at 40 MSPS may have a duty cycle between 49% to 51% to meet this timing requirement since the minimum specified  $t_{CH}$  and  $t_{CL}$  is 12.37 ns. For low clock rates below 40 MSPS, the duty cycle may deviate from this range to the extent that both  $t_{CH}$  and  $t_{CL}$  are satisfied.

High speed high resolution A/Ds are sensitive to the quality of the clock input. The degradation in SNR at a given full-scale input frequency ( $f_{IN}$ ) due only to aperture jitter ( $t_A$ ) can be calculated with the following equation:


$$SNR = 20 \log_{10} [1/2 \pi f_{IN} t_A]$$

In the equation, the rms aperture jitter,  $t_A$ , represents the root-sum square of all the jitter sources, which include the clock input, analog input signal, and A/D aperture jitter specification. Undersampling applications are particularly sensitive to jitter.

Clock input should be treated as an analog signal in cases where aperture jitter may affect the dynamic range of the AD9224. Power supplies for clock drivers should be separated from the A/D output driver supplies to avoid modulating the clock signal with digital noise. Low jitter crystal controlled oscillators make the best clock sources. If the clock is generated from another type of source (by gating, dividing or other method), it should be retimed by the original clock at the last step.

The clock input is referred to the analog supply. Its logic threshold is  $AVDD/2$ . If the clock is being generated by 3 V logic, it will have to be level shifted into 5 V CMOS logic levels. This can also be accomplished by ac-coupling and level-shifting the clock signal.

The AD9224 has a very tight clock tolerance at 40 MHz. One way to minimize the tolerance of a 50% duty cycle clock is to divide down a clock of higher frequency, as shown in Figure 33.



**Figure 33. Divide-by-Two Clock Circuit**

In this case an 80 MHz clock is divided by two to produce the 40 MHz clock input for the AD9224. In this configuration, the duty cycle of the 80 MHz clock is irrelevant.

The input circuitry for the CLOCK pin is designed to accommodate CMOS inputs. The quality of the logic input, particularly the rising edge, is critical in realizing the best possible jitter performance of the part: the faster the rising edge, the better the jitter performance.

As a result, careful selection of the logic family for the clock driver, as well as the fanout and capacitive load on the clock line, is important. Jitter-induced errors become more predominant at higher frequency, large amplitude inputs, where the input slew rate is greatest.

Most of the power dissipated by the AD9224 is from the analog power supplies. However, lower clock speeds will reduce digital current. Figure 34 shows the relationship between power and clock rate.




Figure 34. Power Consumption vs. Clock Rate

### Direct IF Down Conversion Using the AD9224

Sampling IF signals above an ADC's baseband region (i.e., dc to  $F_s/2$ ) is becoming increasingly popular in communication applications. This process is often referred to as Direct IF Down Conversion or Undersampling. There are several potential benefits in using the ADC to alias (or mix) down a narrowband or wideband IF signal. First and foremost is the elimination of a complete mixer stage with its associated baseband amplifiers and filters, reducing cost and power dissipation. Second is the ability to apply various DSP techniques to perform such functions as filtering, channel selection, quadrature demodulation, data reduction, detection, etc. A detailed discussion on using this technique in digital receivers can be found in Analog Devices Application Notes AN-301 and AN-302.

In Direct IF Down Conversion applications, one exploits the inherent sampling process of an ADC in which an IF signal lying outside the baseband region can be aliased back into the baseband region in a similar manner that a mixer will down-convert an IF signal. Similar to the mixer topology, an image rejection filter is required to limit other potential interfering signals from also aliasing back into the ADC's baseband region. A tradeoff exists between the complexity of this image rejection filter and the ADC's sample rate as well as dynamic range.

The AD9224 is well suited for various IF sampling applications. The AD9224's low distortion input SHA has a full-power bandwidth extending beyond 120 MHz, thus encompassing many popular IF frequencies. A DNL of  $\pm 0.7$  LSB (typ) combined with low thermal input referred noise allows the AD9224 in the 2 V span to provide 69 dB of SNR for a baseband input sine wave. Also, its low aperture jitter of 4 ps rms ensures minimum SNR degradation at higher IF frequencies. In fact, the AD9224 is capable of still maintaining 64.5 dB of SNR at an IF of 71 MHz with a 2 V input span. Note, although the AD9224 can yield a 1 dB to 2 dB improvement in SNR when configured for the larger 4 V span, the 2 V span achieves the optimum full-scale distortion performance at these higher input frequencies. Also, the 2 V span reduces the performance requirements of the input driver circuitry (i.e., IP3) and thus may also be more attractive from a system implementation perspective.

Figure 35 shows a simplified schematic of the AD9224 configured in an IF sampling application. To reduce the complexity of the digital demodulator in many quadrature demodulation applications, the IF frequency and/or sample rate are strategically selected such that the bandlimited IF signal aliases back into the center of the ADC's baseband region (i.e.,  $F_s/4$ ). For example, if an IF signal centered at 45 MHz is sampled at 36 MSPS, an image of this IF signal will be aliased back to 9.0 MHz, which corresponds to one quarter of the sample rate (i.e.,  $F_s/4$ ). This demodulation technique typically reduces the complexity of the post digital demodulator ASIC which follows the ADC.




Figure 35. Example of AD9224 IF Sampling Circuit

To maximize its distortion performance, the AD9224 is configured in the differential mode with a 2 V span using a transformer. The center-tap of the transformer is biased at midsupply via the CML output of the AD9224. Preceding the AD9224 and transformer is an optional bandpass filter as well as a gain stage. A low Q passive bandpass filter can be inserted to reduce out-of-band distortion and noise which lies within the AD9224's 130 MHz bandwidth. A large gain stage(s) is often required to compensate for the high insertion losses of a SAW filter used for channel selection and image rejection. The gain stage will also provide adequate isolation for the SAW filter from the charge "kick back" currents associated with the AD9224's switched capacitor input stage.

# AD9224

The distortion and noise performance of an ADC at the given IF frequency is of particular concern when evaluating an ADC for a narrowband IF sampling application. Both single tone and dual tone SFDR vs. amplitude are very useful in assessing an ADC's dynamic and static nonlinearities. SNR vs. amplitude performance at the given IF is useful in assessing the ADC's noise performance and noise contribution due to aperture jitter. In any application, one is advised to test several units of the same device under the same conditions to evaluate the given applications sensitivity to that particular device.

Figures 36–39 combine the dual tone SFDR as well as single tone SFDR and SNR performances at IF frequencies of 35 MHz, 45 MHz, 71 MHz, and 85 MHz. Note, the SFDR vs. amplitude data is referenced to dBFS while the single tone SNR data is referenced to dBc. The performance characteristics in these figures are representative of the AD9224 without any preceding gain stage. The AD9224 was operated in the differential mode (via transformer) with a 2 V span and a sample rate between 28 MSPS and 36 MSPS. The analog supply (AVDD) and the digital supply (DRVDD) were set to +5 V and +3.3 V respectively.




Figure 36. IF Undersampling at 35 MHz ( $F_1 = 34.64$  MHz,  $F_2 = 35.43$  MHz,  $f_{\text{CLOCK}} = 28$  MSPS)




Figure 37. IF Undersampling at 45 MHz ( $F_1 = 44.53$  MHz,  $F_2 = 45.55$  MHz,  $f_{\text{CLOCK}} = 36$  MSPS)




Figure 38. IF Undersampling at 70 MHz ( $F_1 = 70.46$  MHz,  $F_2 = 71.36$  MHz,  $f_{\text{CLOCK}} = 31.5$  MSPS)




Figure 39. IF Undersampling at 85 MHz ( $F_1 = 84.46$  MHz,  $F_2 = 85.36$  MHz,  $f_{\text{CLOCK}} = 31$  MSPS)

## GROUNDING AND DECOUPLING

### Analog and Digital Grounding

Proper grounding is essential in any high speed, high resolution system. Multilayer printed circuit boards (PCBs) are recommended to provide optimal grounding and power schemes. The use of ground and power planes offers distinct advantages:

1. The minimization of the loop area encompassed by a signal and its return path.
2. The minimization of the impedance associated with ground and power paths.
3. The inherent distributed capacitor formed by the power plane, PCB insulation and ground plane.

These characteristics result in both a reduction of electromagnetic interference (EMI) and an overall improvement in performance.

It is important to design a layout that prevents noise from coupling onto the input signal. Digital signals should not be run in parallel with input signal traces and should be routed away from the input circuitry. While the AD9224 features separate analog and driver ground pins, it should be treated as an analog component. The AVSS and DRVSS pins must be joined together directly under the AD9224. A solid ground plane under the A/D is acceptable if the power and ground return currents are carefully managed. Alternatively, the ground plane under the A/D may contain serrations to steer currents in predictable directions where cross coupling between analog and digital would otherwise be unavoidable. The AD9224/AD9225EB ground layout, shown in Figure 47, depicts the serrated type of arrangement.

The evaluation board is primarily built over a common ground plane. It has a "slit" to route currents near the clock driver. Figure 40 illustrates a general scheme of ground and power implementation in and around the AD9224.




Figure 40. Ground and Power Consideration

### Analog and Digital Driver Supply Decoupling

The AD9224 features separate analog and digital supply and ground pins, helping to minimize digital corruption of sensitive analog signals. In general, AVDD, the analog supply, should be decoupled to AVSS, the analog common, as close to the chip as physically possible. Figure 41 shows the recommended decoupling for the analog supplies; 0.1  $\mu$ F ceramic chip and 10  $\mu$ F tantalum capacitors should provide adequately low impedance over a wide frequency range. Note that the AVDD and AVSS pins are colocated on the AD9224 to simplify the layout of the decoupling capacitors and provide the shortest possible PCB trace lengths. The AD9224/AD9225EB power plane layout, shown in Figure 48 depicts a typical arrangement using a multi-layer PCB.




Figure 41. Analog Supply Decoupling

The CML is an internal analog bias point used internally by the AD9224. This pin must be decoupled with at least a 0.1  $\mu$ F capacitor as shown in Figure 42. The dc level of CML is approximately AVDD/2. This voltage should be buffered if it is to be used for any external biasing.




Figure 42. CML Decoupling

The digital activity on the AD9224 chip falls into two general categories: correction logic, and output drivers. The internal correction logic draws relatively small surges of current, mainly during the clock transitions. The output drivers draw large current impulses while the output bits are changing. The size and duration of these currents are a function of the load on the output bits: large capacitive loads are to be avoided. Note, the internal correction logic of the AD9224 is referenced to AVDD while the output drivers are referenced to DRVDD.

The decoupling shown in Figure 43, a 0.1  $\mu$ F ceramic chip and 10  $\mu$ F tantalum capacitors are appropriate for a reasonable capacitive load on the digital outputs (typically 20 pF on each pin). Applications involving greater digital loads should consider increasing the digital decoupling proportionally, and/or using external buffers/latches.




Figure 43. Digital Supply Decoupling

A complete decoupling scheme will also include large tantalum or electrolytic capacitors on the PCB to reduce low frequency ripple to negligible levels. Refer to the AD9224/AD9225EB schematic and layouts in Figures 44-50 for more information regarding the placement of decoupling capacitors.




Figure 44. Evaluation Board Schematic




Figure 45. Evaluation Board Component Side Layout (Not to Scale)




Figure 48. Evaluation Board Solder Side Layout (Not to Scale)




Figure 46. Evaluation Board Ground Plane Layout (Not to Scale)




Figure 49. Evaluation Board Power Plane Layout




Figure 47. Evaluation Board Component Side Silkscreen (Not to Scale)





Figure 50. Evaluation Board Solder Side Silkscreen (Not to Scale)

OUTLINE DIMENSIONS

Dimensions shown in inches and (mm).

28-Lead Shrink Small Outline (SSOP)  
(RS-28)





# Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

[Analog Devices Inc.:](#)

[AD9224ARSZ](#) [AD9224ARSZRL](#)