

ANALOG 16-Channel DAS with 14-Bit, Bipolar Input, DEVICES Dual Simultaneous Sampling ADO **Dual Simultaneous Sampling ADC**

AD7617 Data Sheet

FEATURES

16-channel, dual, simultaneously sampled inputs Independently selectable channel input ranges

True bipolar: ±10 V, ±5 V, ±2.5 V

Single 5 V analog supply and 2.3 V to 3.6 V VDRIVE supply

Fully integrated data acquisition solution

Analog input clamp protection

Input buffer with 1 $M\Omega$ analog input impedance

First-order antialiasing analog filter

On-chip accurate reference and reference buffer

Dual 14-bit SAR ADC

Throughput rate: 2×1 MSPS per channel pair

Oversampling capability with digital filter

Flexible sequencer with burst mode

Flexible parallel/serial interface

SPI/QSPI/MICROWIRE/DSP compatible

Optional CRC error checking

Hardware/software configuration

Performance

85.3 dB typical SNR at 500 kSPS (2× oversampling)

85 dB typical SNR at 1 MSPS

-103 dB typical THD at ±10 V range

±0.3 LSB INL (typical), ±0.99 LSB DNL (maximum)

8 kV ESD analog input pins only

On-chip self detect function

80-lead LQFP package

APPLICATIONS

Power line monitoring

Protective relays

Multiphase motor control

Instrumentation and control systems

Data acquisition systems (DASs)


GENERAL DESCRIPTION

The AD7617 is a 14-bit, DAS that supports dual simultaneous sampling of 16 channels. The AD7617 operates from a single +5 V supply and can accommodate ±10 V, ±5 V, and ±2.5 V true bipolar input signals while sampling at throughput rates up to 1 MSPS per channel pair with 85 dB signal-to-noise ratio (SNR). Higher SNR performance can be achieved with the on-chip oversampling mode (85.3 dB for an oversampling ratio (OSR) of 2).

The input clamp protection circuitry can tolerate voltages up to ± 21 V. The AD7617 has 1 M Ω analog input impedance, regardless of sampling frequency. The single-supply operation, on-chip filtering, and high input impedance eliminate the need for driver op amps and external bipolar supplies.

The device contains analog input clamp protection, a dual, 14-bit charge redistribution successive approximation register (SAR) analog-to-digital converter (ADC), a flexible digital filter, a 2.5 V reference and reference buffer, and high speed serial and parallel interfaces. The AD7617 is serial peripheral interface (SPI)/QSPI™/DSP/MICROWIRE compatible.

FUNCTIONAL BLOCK DIAGRAM



NOTES

1. MULTIFUNCTION PINS, SUCH AS DB15/OS2, ARE REFERRED TO BY A SINGLE FUNCTION OF THE PIN,
FOR EXAMPLE, DB15, WHEN ONLY THAT FUNCTION IS RELEVANT. REFER TO THE PIN CONFIGURATION
AND FUNCTION DESCRIPTIONS SECTION FOR MORE INFORMATION.

Figure 1. AD7617 Functional Block Diagram

Document Feedback

Data Sheet

AD7617

TABLE OF CONTENTS

Features	1
Applications	1
General Description	1
Functional Block Diagram	1
Revision History	2
Specifications	3
Timing Specifications	6
Absolute Maximum Ratings1	0
Thermal Resistance	0
ESD Caution1	0
Pin Configuration and Function Descriptions1	1
Typical Performance Characteristics	5
Terminology	1
Theory of Operation	3
Converter Details2	3
Analog Input2	3
ADC Transfer Function	4
Internal/External Reference	4
Shutdown Mode2	5
Digital Filter2	5
Applications Information	6
Functionality Overview	6
Power Supplies	6
Typical Connections	6
Device Configuration	8
Operational Mode2	8
Internal/External Reference2	8

Digital Interface	28
Hardware Mode	28
Software Mode	29
Reset Functionality	29
Pin Function Overview	30
Digital Interface	31
Channel Selection	31
Parallel Interface	32
Serial Interface	33
Sequencer	36
Hardware Mode Sequencer	36
Software Mode Sequencer	36
Burst Sequencer	37
Diagnostics	39
Diagnostic Channels	
	39
Diagnostic Channels	39
Diagnostic Channels Interface Self Test	
Diagnostic Channels Interface Self Test CRC	
Diagnostic Channels Interface Self Test CRC Register Summary	
Diagnostic Channels Interface Self Test CRC Register Summary Addressing Registers	
Diagnostic Channels Interface Self Test CRC Register Summary Addressing Registers Configuration Register	
Diagnostic Channels Interface Self Test CRC Register Summary Addressing Registers Configuration Register Channel Register	
Diagnostic Channels Interface Self Test CRC Register Summary Addressing Registers Configuration Register Channel Register Input Range Registers	
Diagnostic Channels Interface Self Test CRC Register Summary Addressing Registers Configuration Register Channel Register Input Range Registers Sequencer Stack Registers	

REVISION HISTORY

7/2017—Revision 0: Initial Version

SPECIFICATIONS

 $V_{\text{REF}} = 2.5 \text{ V}$ external/internal, $V_{\text{CC}} = 4.75 \text{ V}$ to 5.25 V, $V_{\text{DRIVE}} = 2.3 \text{ V}$ to 3.6 V, sampling frequency (f_{SAMPLE}) = 1 MSPS, $T_{\text{A}} = -40^{\circ}\text{C}$ to $+125^{\circ}\text{C}$, unless otherwise noted.

Table 1.

Parameter	Test Conditions/Comments	Min	Тур	Max	Unit
DYNAMIC PERFORMANCE	f _{IN} = 1 kHz sine wave, unless otherwise noted				
Signal-to-Noise Ratio (SNR) ^{1, 2}	No oversampling, ±10 V range	84.5	85		dB
	$OSR = 2, \pm 10 \text{ V range}, f_{SAMPLE} = 500 \text{ kSPS}$		85.3		dB
	$OSR = 4, \pm 10 \text{ V range}^3$		85.5		dB
	No oversampling, ±5 V range	84	84.5		dB
	No oversampling, ±2.5 V range	83	83.5		dB
Signal-to-Noise-and-Distortion (SINAD)1	No oversampling, ±10 V range	84	84.5		dB
	No oversampling, ±5 V range	83.5	84		dB
	No oversampling, ±2.5 V range	82.5	83.5		dB
Dynamic Range	No oversampling, ±10 V range		85.5		dB
	No oversampling, ±5 V range		85.1		dB
	No oversampling, ±2.5 V range		84.5		dB
Total Harmonic Distortion (THD) ¹	No oversampling, ±10 V range		-103	-93.5	dB
	No oversampling, ±5 V range		-100		dB
	No oversampling, ±2.5 V range		-97		dB
Peak Harmonic or Spurious Noise1			-103		dB
Intermodulation Distortion (IMD) ¹	fa = 1 kHz, fb = 1.1 kHz				
Second-Order Terms			-105		dB
Third-Order Terms			-113		dB
Channel to Channel Isolation ¹	f _{IN} on unselected channels up to 5 kHz		-106		dB
ANALOG INPUT FILTER					
Full Power Bandwidth	−3 dB, ±10 V range		39		kHz
	−3 dB, ±5 V/+2.5 V range		33		kHz
	-0.1 dB		5.5		kHz
Phase Delay ^{1, 3}	±10 V range		4.4	6	μs
•	±5 V range		5		μs
	±2.5 V range		4.9		μs
Drift ^{1, 3}	±10 V range		±0.55	+5	ns/°C
Matching (Dual Simultaneous Pair) ^{1, 3}	±10 V range		4.4	100	ns
3 ·	±5 V range		4.7		ns
	±2.5 V range		4.1		ns
OC ACCURACY					
Resolution	No missing codes	14			Bits
Differential Nonlinearity (DNL) ¹			±0.1	±0.99	LSB ⁴
Integral Nonlinearity (INL) ¹			±0.3	±1	LSB
Total Unadjusted Error (TUE)	±10 V range		±1.5		LSB
	±5 V range		±2		LSB
	±2.5 V range		±2.5		LSB
Positive Full-Scale Error (PFS) ⁵	3.				
External Reference	±10 V range		±1.25	±8	LSB
	±5 V range		± 1.23		LSB
	±2.5 V range		± 0.5		LSB
Internal Reference	viange		± 0.5		
mema nererence	±10 V range		±1.25		LSB
	±10 v lulige		±1.4J		LJD

Parameter	Test Conditions/Comments	Min	Тур	Max	Unit
Drift ³	External reference		±2	±5	ppm/°C
	Internal reference		±3	±10	ppm/°C
Matching ¹	±10 V range		1	3	LSB
	±5 V range		1		LSB
	±2.5 V range		1		LSB
Bipolar Zero Code Error ¹	±10 V range		±0.15	±2.5	LSB
	±5 V range		±0.2	±2.5	LSB
	±2.5 V range		±0.7	±3.5	LSB
Drift ³	±10 V range		±1.5	±21	μV/°C
	±5 V range		±1		μV/°C
	±2.5 V range		±0.5		μV/°C
Matching ¹	±10 V range		±0.5	±2.5	LSB
	±5 V range		±0.75		LSB
	±2.5 V range		±0.75		LSB
Negative Full-Scale (NFS) Error ^{1,5}	External reference				
	±10 V range		±1	±8	LSB
	±5 V range		±0.75		LSB
	±2.5 V range		±1.5		LSB
	Internal reference				
	±10 V range		±1		LSB
Drift ³	External reference		±2	±5	ppm/°C
	Internal reference		±4	±10	ppm/°C
Matching ¹	±10 V range		1	3	LSB
	±5 V range		1		LSB
	±2.5 V range		2		LSB
ANALOG INPUT					
Input Voltage Ranges	Software/hardware selectable, ±10 V range			±10	V
	Software/hardware selectable, ±5 V range			±5	V
	Software/hardware selectable, ±2.5 V range			±2.5	V
Analog Input Current	±10 V range, see Figure 34		±10.5		μΑ
	±5 V range, see Figure 34		±6.5		μΑ
	±2.5 V range, see Figure 34		±4		μΑ
Input Capacitance ⁶			10		pF
Input Impedance	See the Analog Input section	0.85	1		ΜΩ
Input Impedance Drift ³				25	ppm/°C
REFERENCE INPUT/OUTPUT					
Reference Input Voltage Range	See the ADC Transfer Function section	2.495	2.5	2.505	V
DC Leakage Current				±1	μΑ
Input Capacitance ⁶	REFSEL = 1		7.5		pF
Reference Output Voltage	Measured at REFINOUT	2.495		2.505	V
Reference Temperature Coefficient ³			±2	±15	ppm/°C
LOGIC INPUTS					
Input Voltage					
High (V _{INH})	$V_{DRIVE} = 2.7 \text{ V to } 3.6 \text{ V}$	2			V
5	$V_{DRIVE} = 2.3 \text{ V to } 2.7 \text{ V}$	1.7			V
Low (V _{INL})	$V_{DRIVE} = 2.7 \text{ V to } 3.6 \text{ V}$			0.8	V
•	$V_{DRIVE} = 2.3 \text{ V to } 2.7 \text{ V}$			0.7	V
Input Current (I _{IN})				±1	μA
Input Capacitance (C _{IN}) ⁶			5		pF

Parameter	Test Conditions/Comments	Min	Тур	Max	Unit
LOGIC OUTPUTS					
Output Voltage					
High (V _{он})	$I_{SOURCE} = 100 \mu A$	$V_{DRIVE} - 0.2$			V
Low (V _{OL})	I _{SINK} = 100 μA			0.4	V
Floating State Leakage Current			±0.005	±1	μΑ
Floating State Output Capacitance ⁶			5		pF
Output Coding	Twos complement				
CONVERSION RATE					
Conversion Time	Per channel pair		0.5		μs
Acquisition Time	Per channel pair		0.5		μs
Throughput Rate	Per channel pair			1	MSPS
POWER REQUIREMENTS					
Vcc		4.75		5.25	V
V _{DRIVE}		2.3		3.6	V
lvcc					
Normal Mode					
Static			37	57	mA
Operational	f _{SAMPLE} = 1 MSPS		42	65	mA
Shutdown Mode			28		μΑ
Idrive	Digital inputs = 0 V or V_{DRIVE}				
Normal Mode					
Static			0.3	0.75	mA
Operational	f _{SAMPLE} = 1 MSPS		2.4	3.2	mA
Shutdown Mode			20		μΑ
Power Dissipation					
Normal Mode					
Static			185	300	mW
Operational	$f_{SAMPLE} = 1 MSPS$		230	350	mW
Shutdown Mode			0.25		mW

¹ See the Terminology section. ² The user can achieve 85.3 dB SNR by enabling oversampling. The values are valid for manual mode. In burst mode, values degrade by ~1 dB. ³ Not production tested. Sample tested during initial release to ensure compliance. ⁴ LSB means least significant bit. With a ±2.5 V input range, 1 LSB = 305.175 μV. With a ±5 V input range, 1 LSB = 610.351 μV. With a ±10 V input range, 1 LSB = 1.220 mV. ⁵ Positive and negative full-scale error for the internal reference excludes reference errors.

⁶ Supported by simulation data.

TIMING SPECIFICATIONS

Universal Timing Specifications

 $V_{CC} = 4.75 \text{ V}$ to 5.25 V, $V_{DRIVE} = 2.3 \text{ V}$ to 3.6 V, $V_{REF} = 2.5 \text{ V}$ external reference/internal reference, $T_A = -40^{\circ}\text{C}$ to $+125^{\circ}\text{C}$, unless otherwise noted. Interface timing tested using a load capacitance (C_{LOAD}) of 30 pF, dependent on V_{DRIVE} and load capacitance for serial interface (see Table 15).

Table 2.

Parameter ¹	Min	Тур	Max	Unit	Description
tcycle	1			μs	Minimum time between consecutive CONVST rising edges (excluding burst and
					oversampling modes)
t _{CONV_LOW}	50			ns	CONVST low pulse width
t _{CONV_HIGH}	50			ns	CONVST high pulse width
tbusy_delay			32	ns	CONVST high to BUSY high (manual mode)
tcs_setup	20			ns	BUSY falling edge to $\overline{\text{CS}}$ falling edge setup time
t _{CH_SETUP}	50			ns	Channel select setup time in hardware mode for CHSELx
$t_{\text{CH_HOLD}}$	20			ns	Channel select hold time in hardware mode for CHSELx
t _{CONV}		475	520	ns	Conversion time for the selected channel pair
t_{ACQ}	480			ns	Acquisition time for the selected channel pair
t _{QUIET}	50			ns	CS rising edge to next CONVST rising edge
t _{reset_low}					
Partial Reset	40		500	ns	Partial RESET low pulse width
Full Reset	1.2			μs	Full RESET low pulse width
tdevice_setup					
Partial Reset	50			ns	Time between partial RESET high and CONVST rising edge
Full Reset	15			ms	Time between full RESET high and CONVST rising edge
twrite					
Partial Reset	50			ns	Time between partial RESET high and CS for write operation
Full Reset	240			μs	Time between full RESET high and CS for write operation
t _{reset_} wait	1			ms	Time between stable V _{CC} /V _{DRIVE} and release of RESET (see Figure 51)
t _{reset_setup}					Time prior to release of RESET that queried hardware inputs must be stable for (see Figure 51)
Partial Reset	10			ns	
Full Reset	0.05			ms	
t _{RESET_} HOLD					Time after release of RESET that queried hardware inputs must be stable for (see Figure 51)
Partial Reset	10			ns	
Full Reset	0.24			ms	

 $^{^{\}mbox{\tiny 1}}$ Not production tested. Sample tested during initial release to ensure compliance.




Figure 2. Universal Timing Diagram Across All Interfaces




Figure 3. Reset Timing

Parallel Mode Timing Specifications

Table 3.

Parameter	Min	Тур	Max	Unit	Description
t _{RD} _SETUP	10			ns	CS falling edge to RD falling edge setup time
t _{RD_HOLD}	10			ns	RD rising edge to CS rising edge hold time
t _{RD_} HIGH	10			ns	RD high pulse width
t _{RD_LOW}	30			ns	RD low pulse width
tdout_setup			30	ns	Data access time after falling edge of RD
tdout_3state			11	ns	CS rising edge to DBx high impedance
t _{WR_SETUP}	10			ns	CS to WR setup time
t _{WR_HIGH}	20			ns	WR high pulse width
$t_{\overline{WR}_LOW}$	30			ns	WR low pulse width
twr_Hold	10			ns	WR hold time
t _{DIN_SETUP}	30			ns	Configuration data to WR setup time
t _{DIN_HOLD}	10			ns	Configuration data to WR hold time
t_{CONF_SETTLE}	20			ns	Configuration data settle time, WR rising edge to CONVST rising edge




Figure 4. Parallel Read Timing Diagram




Figure 5. Parallel Write Timing Diagram

Serial Mode Timing Specifications

Table 4.

Parameter	Min	Тур	Max	Unit	Description
f _{SCLK} 1			40/50	MHz	SCLK frequency
t _{SCLK}	1/f _{SCLK}				Minimum SCLK period
t _{SCLK_SETUP} 1	10.5			ns	CS to SCLK falling edge setup time, V _{DRIVE} above 3 V
	13.5			ns	CS to SCLK falling edge setup time, V _{DRIVE} above 2.3 V
tsclk_hold	10			ns	SCLK to CS rising edge hold time
t _{SCLK_LOW}	8			ns	SCLK low pulse width
t _{SCLK_HIGH}	9			ns	SCLK high pulse width
t _{DOUT_SETUP} 1			9	ns	Data out access time after SCLK rising edge, VDRIVE above 3 V
			11	ns	Data out access time after SCLK rising edge, VDRIVE above 2.3 V
t _{DOUT_HOLD}	4			ns	Data out hold time after SCLK rising edge
t _{DIN_SETUP}	10			ns	Data in setup time before SCLK falling edge
t _{DIN_HOLD}	8			ns	Data in hold time after SCLK falling edge
t _{DOUT_3STATE}			10	ns	CS rising edge to SDOx high impedance

 $^{^{\}scriptscriptstyle 1}$ Dependent on $V_{\scriptscriptstyle DRIVE}$ and $C_{\scriptscriptstyle LOAD}$ (see Table 15).




Figure 6. Serial Timing Diagram

ABSOLUTE MAXIMUM RATINGS

 $T_A = 25$ °C, unless otherwise noted.

Table 5.

Parameter	Rating
V _{CC} to AGND	−0.3 V to +7 V
V _{DRIVE} to AGND	$-0.3 \text{ V to V}_{CC} + 0.3 \text{ V}$
Analog Input Voltage to AGND ¹	±21 V
Digital Input Voltage to AGND	-0.3 V to $V_{DRIVE} + 0.3 \text{ V}$
Digital Output Voltage to AGND	-0.3 V to $V_{DRIVE} + 0.3 \text{ V}$
REFINOUT to AGND	$-0.3 \text{ V to V}_{CC} + 0.3 \text{ V}$
Input Current to Any Pin Except Supplies ¹	±10 mA
Operating Temperature Range	−40°C to +125°C
Storage Temperature Range	−65°C to +150°C
Junction Temperature	150°C
Soldering Reflow	
Pb/Sn Temperature (10 sec to 30 sec)	240 (+0)°C
Pb-Free Temperature	260 (+0)°C
ESD	
All Pins Except Analog Inputs	2 kV
Analog Input Pins Only	8 kV

 $^{^{\}rm 1}$ Transient currents of up to 100 mA do not cause silicon controlled rectifier (SCR) latch-up.

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

THERMAL RESISTANCE

Thermal performance is directly linked to printed circuit board (PCB) design and operating environment. Close attention to PCB thermal design is required.

 θ_{JA} is the natural convection junction to ambient thermal resistance measured in a one cubic foot sealed enclosure. θ_{JC} is the junction to case thermal resistance.

Table 6. Thermal Resistance

Package Type	θја	Ө лс	Unit
ST-80-2 ¹	41	7.5	°C/W

¹ Thermal impedance simulated values are based on a JEDEC 2S2P thermal test board. See JEDEC JESD51.

ESD CAUTION



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS




Figure 7. Pin Configuration

Table 7. Pin Function Descriptions

Pin No.	Type ¹	Mnemonic ²	Description
1	AI GND	V4BGND	Analog Input Ground Pin. This pin corresponds to Analog Input Pin V4B.
2	Al	V4B	Analog Input for Channel 4, ADC B.
3	AI GND	V5BGND	Analog Input Ground Pin. This pin corresponds to Analog Input Pin V5B.
4	Al	V5B	Analog Input for Channel 5, ADC B.
5, 16, 29, 72	GND	AGND	Analog Supply Ground Pin.
6, 15, 30, 71	Р	Vcc	Analog Supply Voltage, 4.75 V to 5.25 V. This supply voltage is applied to the internal frontend amplifiers and to the ADC core. Decouple these pins to AGND using 0.1 μ F and 10 μ F capacitors in parallel.
7	Al	V6B	Analog Input for Channel 6, ADC B.
8	AI GND	V6BGND	Analog Input Ground Pin. This pin corresponds to Analog Input Pin V6B.
9	Al	V7B	Analog Input for Channel 7, ADC B.
10	AI GND	V7BGND	Analog Input Ground Pin. This pin corresponds to Analog Input Pin V7B.
11	AI GND	V7AGND	Analog Input Ground Pin. This pin corresponds to Analog Input Pin V7A.
12	Al	V7A	Analog Input for Channel 7, ADC A.
13	AI GND	V6AGND	Analog Input Ground Pin. This pin corresponds to Analog Input Pin V6A.
14	Al	V6A	Analog Input for Channel 6, ADC A.
17	Al	V5A	Analog Input for Channel 5, ADC A.
18	AI GND	V5AGND	Analog Input Ground Pin. This pin corresponds to Analog Input Pin V5A.
19	Al	V4A	Analog Input for Channel 4, ADC A.
20	AI GND	V4AGND	Analog Input Ground Pin. This pin corresponds to Analog Input Pin V4A.

Pin No.	Type ¹	Mnemonic ²	Description
21	AI GND	V3AGND	Analog Input Ground Pin. This pin corresponds to Analog Input Pin V3A.
22	Al	V3A	Analog Input for Channel 3, ADC A.
23	AI GND	V2AGND	Analog Input Ground Pin. This pin corresponds to Analog Input Pin V2A.
24	Al	V2A	Analog Input for Channel 2, ADC A.
25	AI GND	V1AGND	Analog Input Ground Pin. This pin corresponds to Analog Input Pin V1A.
26	Al	V1A	Analog Input for Channel 1, ADC A.
27	AI GND	V0AGND	Analog Input Ground Pin. This pin corresponds to Analog Input Pin VOA.
28	Al	V0A	Analog Input for Channel 0, ADC A.
31	CAP	REFCAP	Reference Buffer Output Force/Sense Pin. Decouple this pin to REFGND using a low effective series resistance (ESR), 10 μ F, X5R ceramic capacitor, as close to the REFCAP pin as possible. The voltage on this pin is typically 4.096 V.
32	CAP	REFGND	Reference Ground Pin. Connect this pin to AGND.
33	REF	REFINOUT	Reference Input/Reference Output. The on-chip reference of 2.5 V is available on this pin for external use when the REFSEL pin is set to logic high. Alternatively, the internal reference can be disabled by setting the REFSEL pin to logic low, and an external reference of 2.5 V can be applied to this input. Decoupling is required on this pin for both the internal and external reference options. Connect a 100 nF, X7R capacitor between the REFINOUT and REFINOUTGND pins, as close to the REFINOUT pin as possible. If using an external reference, connect a 10 k Ω series resistor to this pin to band limit the reference signal.
34	CAP	REFINOUTGND	Reference Input, Reference Output Ground Pin.
35	DI	REFSEL	Internal/External Reference Selection Input. REFSEL is a logic input. If this pin is set to logic high, the internal reference is selected and enabled. If this pin is set to logic low, the internal reference is disabled, and an external reference voltage must be applied to the REFINOUT pin. The signal state is latched on the release of a full reset and requires an additional full reset to reconfigure.
36	DI	RESET	Reset Input. Connect a 100 pF capacitor between RESET and ground. Full and partial reset options are available. The type of reset is determined by the length of the RESET pulse. Keeping RESET low places the device into shutdown mode. See the Reset Functionality section for further details.
37	DI	SEQEN	Channel Sequencer Enable Input (Hardware Mode Only). When SEQEN is tied low, the sequencer is disabled.
			When SEQEN is high, the sequencer is enabled (with restricted functionality in hardware mode). See the Sequencer section for further details. The signal state is latched on the release of a full reset, and requires an additional full reset to reconfigure.
			In software mode, this pin must be connected to DGND.
38, 39	DI	HW_RNGSEL1, HW_RNGSEL0	Hardware/Software Mode Selection, Hardware Mode Range Select Inputs. Hardware/software mode selection is latched at full reset. Range selection in hardware mode is not latched. HW_RNGSELx = 00: software mode; the AD7617 is configured via the software registers.
			HW_RNGSELx = 01: hardware mode; analog input range is ±2.5 V.
			HW_RNGSELx = 10: hardware mode; analog input range is ±5 V.
			HW_RNGSELx = 11: hardware mode; analog input range is ±10 V.
40	DI	SER/PAR	Serial/Parallel Interface Selection Input. Logic input. If this pin is tied to logic low, the parallel interface is selected. If this pin is tied to logic high, the serial interface is selected. The signal state is latched on the release of a full reset, and requires an additional full reset to reconfigure.
41, 42, 43, 44	DO/DI	DB0, DB1, DB2, DB3	Parallel Output/Input Data Bit 0 to Data Bit 3. In parallel mode, DB2 is the LSB of the 14-bit conversion result and DB0 and DB1output zero. In software parallel mode, DB0, DB1, DB2, and DB3 are the four LSBs of a register write/read operation. In hardware parallel mode, DB0 and DB1 can be left floating or pulled to DGND via a 10 k Ω pull-down resistor. Refer to the Parallel Interface section for further details. In serial mode, these pins must be tied to DGND.

Pin No.	Type ¹	Mnemonic ²	Description
45	DO/DI	DB4/SER1W	Parallel Output/Input Data Bit 4/Serial Output Selection. In parallel mode, this pin acts as a three-state parallel digital output/input pin. Refer to the Parallel Interface section for further details.
			In serial mode, this <u>pin determines</u> whether the serial output operates over SDOA and <u>SDOB</u> or just SDOA. When <u>SER1W</u> is low, the serial output operates over SDOA only. When <u>SER1W</u> is high, the serial output operates over both SDOA and SDOB. The signal state is latched on the release of a full reset, and requires an additional full reset to reconfigure.
46	DO/DI	DB5/CRCEN	Parallel Output/Input Data Bit 5/Cyclic Redundancy Check (CRC) Enable Input. In parallel mode, this pin acts as a three-state parallel digital input/output. While in serial mode, this pin acts as a CRC enable input. The CRCEN signal state is latched on the release of a full reset, and requires an additional full reset to reconfigure. Refer to the Digital Interface section for further details.
			In serial mode, when CRCEN is low, there is no CRC word following the conversion results; when CRCEN is high, an extra CRC word follows the last conversion word configured by CHSELx. See the CRC section for further details.
			In software mode, this pin must be connected to DGND.
47, 48	DO/DI	DB6, DB7	Parallel Output/Input Data Bit 6 and Data Bit 7. When SER/PAR = 0, these pins act as three-state parallel digital input/outputs. Refer to the Parallel Interface section for further details. In serial mode, when SER/PAR = 1, these pins must be tied to DGND.
49	P	V _{DRIVE}	Logic Power Supply Input. The voltage (2.3 V to 3.6 V) supplied at this pin determines the operating voltage of the interface. This pin is nominally at the same supply as the supply of the host interface. Decouple this pin with 0.1 μ F and 10 μ F capacitors in parallel.
50	GND	DGND	Digital Ground. This pin is the ground reference point for all digital circuitry on the AD7617. The DGND pin must connect to the DGND plane of a system.
51	CAP	REGGNDD	Ground for the Digital Low Dropout (LDO) Regulator Connected to REGCAPD (Pin 52).
52	CAP	REGCAPD	Decoupling Capacitor Pin for Voltage Output from Internal Digital Regulator. Decouple this output pin separately to REGGNDD using a 10 µF capacitor. The voltage at this pin is 1.89 V typical.
53, 54	DO/DI	DB8, DB9	Parallel Output/Input Data Bit 9 and Data Bit 8. When SER/PAR = 0, these pins act as three-state parallel digital input/outputs. Refer to the Parallel Interface section for further details. In serial mode, when SER/PAR = 1, these pins must be tied to DGND.
55	DO/DI	DB10/SDI	Parallel Output/Input Data Bit DB10/Serial Data Input. When SER/PAR = 0, this pin acts as a three-state parallel digital input/output. Refer to the Parallel Interface section for further details. In hardware serial mode, tie this pin to DGND.
			In serial mode, when $SER/\overline{PAR} = 1$, this pin acts as the data input of the SPI interface.
56	DO/DI	DB11/SDOB	Parallel Output/Input Data Bit 11/Serial Data Output B. When SER/PAR = 0, this pin acts as a three-state parallel digital input/output. Refer to the Parallel Interface section for further details.
			In serial mode, when $SER/\overline{PAR} = 1$ and $DB4/\overline{SER1W} = 1$, this pin functions as SDOB and outputs serial conversion data.
57	DO/DI	DB12/SDOA	Parallel Output/Input Data Bit 12/Serial Data Output A. When SER/PAR = 0, this pin acts as a three-state parallel digital input/output. Refer to the Parallel Interface section for further details.
			In serial mode, when $SER/\overline{PAR} = 1$, this pin functions as SDOA and outputs serial conversion data.
58, 59, 60	DO/DI	DB13/OS0, DB14/OS1, DB15/OS2	Parallel Output/Input Data Bit 13, Data Bit 14, and Data Bit 15/Oversampling Ratio Selection. When SER/PAR = 0, these pins act as three-state parallel digital input/outputs. Refer to the Parallel Interface section for further details.
			In serial hardware mode, these pins control the oversampling settings. The signal state is latched on the release of a full reset and requires an additional full reset to reconfigure. See the Digital Filter section for further details.
			In software serial mode, these pins must be connected to DGND.
61	DI	WR/BURST	Write/Burst Mode Enable.
			In software parallel mode, this pin acts as WR for a parallel interface.
			In hardware parallel or serial mode, this pin enables BURST mode. The signal state is latched on the release of a full reset, and requires an additional full reset to reconfigure. Refer to the Burst Sequencer section for further information.
	1		In software serial mode, connect this pin to DGND.

Pin No.	Type ¹	Mnemonic ²	Description
62	DI	SCLK/RD	Serial Clock Input/Parallel Data Read Control Input. In serial mode, this pin acts as the serial clock input for data transfers. The CS falling edge takes the SDOA and SDOB data output lines out of three-state and clocks out the MSB of the conversion result. The rising edge of SCLK clocks all subsequent data bits onto the SDOA and SDOB serial data outputs. When both CS and RD are logic low in parallel mode, the output bus is enabled.
63	DI	cs	Chip Select. This active low logic input frames the data transfer.
			In parallel mode, when both $\overline{\text{CS}}$ and $\overline{\text{RD}}$ are logic low, the DBx output bus is enabled, and the conversion result is output on the parallel data bus lines.
			In serial mode, $\overline{\text{CS}}$ frames the serial read transfer and clocks out the MSB of the serial output data.
64, 65, 66	DI	CHSEL0, CHSEL1, CHSEL2	Channel Selection Input 0 to Input 2. In hardware mode, these inputs select the input channels for the next conversion in Channel Group A and Channel Group B. For example, CHSELx = 0x000 selects V0A and V0B for the next conversion; CHSELx = 0x001 selects V1A and V1B for the next conversion.
			In software mode, these pins must be connected to DGND.
67	DO	BUSY	Busy Output. This pin transitions to a logic high after a CONVST rising edge and indicates that the conversion process started. The BUSY output remains high until the conversion process for the current selected channels completes. The falling edge of BUSY signals that the conversion data is being latched into the output data registers and is available to read. Data must be read after BUSY returns to low. Rising edges on CONVST have no effect while the BUSY signal is high.
68	DI	CONVST	Conversion Start Input for Channel Group A and Channel Group B. This logic input initiates conversions on the analog input channels.
			A conversion initiates when CONVST transitions from low to high for the selected analog input pair. When burst mode and oversampling mode are disabled, every CONVST transition from low to high converts one channel pair. In sequencer mode, when burst mode or oversampling is enabled, a single CONVST transition from low to high is necessary to perform the required number of conversions.
69	CAP	REGGND	Internal Analog Regulator Ground. This pin must connect to the AGND plane of a system.
70	CAP	REGCAP	Decoupling Capacitor Pin for Voltage Output from Internal Analog Regulator. Decouple this output pin separately to REGGND using a 10 µF capacitor. The voltage at this pin is 1.87 V typical.
73	Al	VOB	Analog Input for Channel 0, ADC B.
74	AI GND	VOBGND	Analog Input Ground Pin. This pin corresponds to Analog Input Pin VOB.
75	Al	V1B	Analog Input for Channel 1, ADC B.
76	AI GND	V1BGND	Analog Input Ground Pin. This pin corresponds to Analog Input Pin V1B.
77	Al	V2B	Analog Input for Channel 2, ADC B.
78	AI GND	V2BGND	Analog Input Ground Pin. This pin corresponds to Analog Input Pin V2B.
79	Al	V3B	Analog Input for Channel 3, ADC B.
80	AI GND	V3BGND	Analog Input Ground Pin. This pin corresponds to Analog Input Pin V3B.

¹ Al is analog input, GND is ground, P is power supply, CAP is decoupling capacitor pin, REF is reference input/output, DI is digital input, and DO is digital output. ² Note that throughout this data sheet, multifunction pins, such as SER/PAR, are referred to either by the entire pin name or by a single function of the pin, for example, SER, when only that function is relevant.

TYPICAL PERFORMANCE CHARACTERISTICS

 $V_{REF} = 2.5 \text{ V}$ internal, $V_{CC} = 5 \text{ V}$, $V_{DRIVE} = 3.3 \text{ V}$, $f_{SAMPLE} = 1 \text{ MSPS}$, $f_{IN} = 1 \text{ kHz T}_A = 25 ^{\circ}\text{C}$, unless otherwise noted.




Figure 8. Fast Fourier Transform (FFT), ±10 V Range




Figure 9. FFT, ±5 V Range




Figure 10. FFT Burst Mode, ±10 V Range




Figure 11. SNR vs. Temperature




Figure 12. SINAD vs. Temperature




Figure 13. THD vs. Temperature




Figure 14. Typical INL Error, ±10 V Range




Figure 15. Typical INL Error, ±5 V Range




Figure 16. Typical DNL Error, ±10 V Range




Figure 17. Typical DNL Error, ±5 V Range




Figure 18. DC Histogram of Codes at Code Center, ± 10 V Range




Figure 19. DC Histogram of Codes at Code Center, ±5 V Range




Figure 20. DC Histogram of Codes at Code Center, ±2.5 V Range




Figure 21. NFS Error vs. Temperature




Figure 22. PFS Error vs. Temperature




Figure 23. PFS/NFS Error vs. Source Resistance




Figure 24. NFS/PFS Error Matching vs. Temperature




Figure 25. Bipolar Zero Code Error vs. Temperature




Figure 26. Bipolar Zero Code Error Matching vs. Temperature




Figure 27. THD vs. Input Frequency for Various Source Impedances, ± 10 V Range




Figure 28. THD vs. Input Frequency for Various Source Impedances, ±5 V Range




Figure 29. SNR vs. Input Frequency for Different Oversampling Rates, $\pm 10 \text{ V}$ Range




Figure 30. SNR vs. Input Frequency for Different Oversampling Rates, $\pm 5 V$ Range




Figure 31. Channel to Channel Isolation vs. Interferer Frequency




Figure 32. Phase Delay vs. Temperature




Figure 33. Internal Reference Voltage vs. Temperature for Various Supply Voltages




Figure 34. Analog Input Current vs. Temperature for Various Supply Voltages




Figure 35. Input Impedance vs. Temperature




Figure 36. CMRR vs. Ripple Frequency




Figure 37. PSRR vs. Ripple Frequency




Figure 38. Static/Dynamic IV_{CC} Current vs. Temperature




Figure 39. Dynamic V_{DRIVE} Current vs. Temperature




Figure 40. Static V_{DRIVE} Current vs. Temperature




Figure 41. IVcc Current vs. Sampling Frequency

TERMINOLOGY

Integral Nonlinearity (INL)

INL is the maximum deviation from a straight line passing through the endpoints of the ADC transfer function. The endpoints of the transfer function are zero scale at ½ LSB below the first code transition and full scale at ½ LSB above the last code transition.

Differential Nonlinearity (DNL)

DNL is the difference between the measured and the ideal 1 LSB change between any two adjacent codes in the ADC.

Bipolar Zero Code Error

Bipolar zero code error is the deviation of the midscale transition (all 1s to all 0s) from the ideal, which is 0 V $-\frac{1}{2}$ LSB.

Bipolar Zero Code Error Matching

Bipolar zero code error matching is the absolute difference in bipolar zero code error between any two input channels.

Positive Full-Scale (PFS) Error

Positive full-scale error is the deviation of the actual last code transition from the ideal last code transition ($10 \text{ V} - 1\frac{1}{2} \text{ LSB}$ (9.99954), $5 \text{ V} - 1\frac{1}{2} \text{ LSB}$ (4.99977), and $2.5 \text{ V} - 1\frac{1}{2} \text{ LSB}$ (2.49989)) after bipolar zero code error is adjusted out. The positive full-scale error includes the contribution from the internal reference buffer.

Positive Full-Scale Error Matching

Positive full-scale error matching is the absolute difference in positive full-scale error between any two input channels.

Negative Full-Scale (NFS) Error

Negative full-scale error is the deviation of the first code transition from the ideal first code transition ($-10 \text{ V} + \frac{1}{2} \text{ LSB}$ (-9.99985), $-5 \text{ V} + \frac{1}{2} \text{ LSB}$ (-4.99992) and $-2.5 \text{ V} + \frac{1}{2} \text{ LSB}$ (-2.49996)) after the bipolar zero code error is adjusted out. The negative full-scale error includes the contribution from the internal reference buffer.

Negative Full-Scale Error Matching

Negative full-scale error matching is the absolute difference in negative full-scale error between any two input channels.

Signal-to-Noise-and-Distortion Ratio (SINAD)

SINAD is the measured ratio of signal to noise and distortion at the output of the ADC. The signal is the rms value of the sine wave, and noise is the rms sum of all nonfundamental signals up to half the sampling frequency ($f_s/2$), including harmonics, but excluding dc.

Signal-to-Noise Ratio (SNR)

SNR is the measured ratio of signal to noise at the output of the ADC. The signal is the rms amplitude of the fundamental. Noise is the sum of all nonfundamental signals up to half the sampling frequency ($f_s/2$), excluding dc.

The ratio is dependent on the number of quantization levels in the digitization process: the greater the number of levels, the smaller the quantization noise. The theoretical SNR for an ideal N-bit converter with a sine wave input is given by

$$SNR = (6.02N + 1.76) \text{ dB}$$

Therefore, for a 14-bit converter, the SNR is 86 dB.

Total Harmonic Distortion (THD)

THD is the ratio of the rms sum of the first five harmonic components to the rms value of a full-scale input signal and is expressed in decibels (dB).

Peak Harmonic or Spurious Noise

The ratio of the rms value of the next largest component in the ADC output spectrum (up to $f_s/2$, excluding dc) to the rms value of the fundamental. Normally, the value of this specification is determined by the largest harmonic in the spectrum, but for ADCs where the harmonics are buried in the noise floor, it is determined by a noise peak.

Intermodulation Distortion

With inputs consisting of sine waves at two frequencies, fa and fb, any active device with nonlinearities creates distortion products at the sum and difference frequencies of mfa \pm nfb, where m, n = 0, 1, 2, 3. Intermodulation distortion terms are those for which neither m nor n is equal to 0. For example, the second-order terms include (fa + fb) and (fa – fb), and the third-order terms include (2fa + fb), (2fa – fb), (fa + 2fb), and (fa – 2fb).

The calculation of the intermodulation distortion is per the THD specification, where it is the ratio of the rms sum of the individual distortion products to the rms amplitude of the sum of the fundamentals expressed in decibels (dB).

Power Supply Rejection Ratio (PSRR)

Variations in power supply affect the full-scale transition but not the linearity of the converter. Power supply rejection is the maximum change in full-scale transition point due to a change in power supply voltage from the nominal value. The PSRR is defined as the ratio of the power in the ADC output at full-scale frequency, f, to the power of a 100 mV p-p sine wave applied to the $V_{\rm CC}$ supply of the ADC of frequency, $f_{\rm S}$.

$$PSRR (dB) = 10\log(Pf/Pf_S)$$

where

Pf is equal to the power at frequency, f, in the ADC output. Pf_S is equal to the power at frequency, f_S , coupled onto the V_{CC} supply.

AC Common-Mode Rejection Ratio (AC CMRR)

AC CMRR is defined as the ratio of the power in the ADC output at frequency, f, to the power of a sine wave applied to the common-mode voltage of Vxx and VxxGND at frequency, f_s .

$$AC CMRR (dB) = 10log(Pf/Pf_S)$$

where:

Pf is the power at frequency, f, in the ADC output. *Pf*s is the power at frequency, fs, in the ADC output.

Channel to Channel Isolation

Channel to channel isolation is a measure of the level of crosstalk between all input channels. It is measured by applying a full-scale sine wave signal, up to 160 kHz, to all unselected input channels and then determining the degree to which the signal attenuates in the selected channel with a 1 kHz sine wave signal applied.

Phase Delay

Phase delay is a measure of the absolute time delay between when an input is sampled by the converter and when the result associated with that sample is available to be read back from the ADC, including delay induced by the analog front end of the device.

Phase Delay Drift

Phase delay drift is the change in phase delay per unit temperature across the entire operating temperature of the device.

Phase Delay Matching

Phase delay matching is the maximum phase delay seen between any simultaneously sampled pair.

THEORY OF OPERATION CONVERTER DETAILS

The AD7617 is a data acquisition system that employs a high speed, low power, charge redistribution, SAR ADC, and allows dual simultaneous sampling of 16 analog input channels. The analog inputs on the AD7617 can accept true bipolar input signals. Analog input range options include ± 10 V, ± 5 V, and ± 2.5 V. The AD7617 operates from a single 5 V supply.

The AD7617 contains input clamp protection, input signal scaling amplifiers, a first-order antialiasing filter, an on-chip reference, a reference buffer, a dual high speed ADC, a digital filter, a flexible sequencer, and high speed parallel and serial interfaces.

The AD7617 can operate in hardware or software mode by controlling the HW_RNGSELx pins. In hardware mode, the AD7617 is configured by pin control. In software mode, the AD7617 is configured by the control registers accessed via the serial or parallel interface.

ANALOG INPUT

Analog Input Channel Selection

The AD7617 contains dual, simultaneous sampling, 14-bit ADCs. Each ADC has eight analog input channels for a total of 16 analog inputs. Additionally, the AD7617 has on-chip diagnostic channels to monitor the $V_{\rm CC}$ supply and an on-chip adjustable low dropout regulator. Channels can be selected for conversion by control of the CHSELx pins in hardware mode or via the channel register control in software mode. Software mode is required to sample the diagnostic channels. Channels can be selected dynamically or the AD7617 has an on-chip sequencer to allow the channels for conversion to be preprogrammed. In hardware mode, simultaneous sampling is limited to the corresponding A or B channel, that is, Channel V0A always samples with Channel V0B. In software mode, it is possible to select any A channel with any B channel for simultaneous sampling.

Analog Input Ranges

The AD7617 can handle true bipolar, single-ended input voltages. The logic levels on the range select pins, HW_RNGSEL0 and HW_RNGSEL1, determine the analog input range of all analog input channels. If both range select pins are tied to a logic low, the analog input range is determined in software mode via the input range registers (see the Register Summary section for more details). In software mode, it is possible to configure an individual analog input range per channel.

Table 8. Analog Input Range Selection

Analog Input Range	HW_RNGSEL1	HW_RNGSEL0		
Configured via the Input Range Registers	0	0		
±2.5 V	0	1		
±5 V	1	0		
±10 V	1	1		

In hardware mode, a logic change on these pins has an immediate effect on the analog input range; however, there is typically a settling time of approximately 120 μs in addition to the normal acquisition time requirement. The recommended practice is to hardwire the range select pins according to the desired input range for the system signals.

Analog Input Impedance

The low drift analog input impedance of the AD7617 is 1 $M\Omega$, a fixed input impedance that does not vary with the AD7617 sampling frequency. This high analog input impedance eliminates the need for a driver amplifier in front of the AD7617, allowing direct connection to the source or the sensor.

Analog Input Clamp Protection

Figure 42 shows the analog input circuitry of the AD7617. Each analog input of the AD7617 contains clamp protection circuitry. Despite single +5 V supply operation, this analog input clamp protection allows an input overvoltage of between –20 V and +20 V.




Figure 42. Analog Input Circuitry

Figure 43 shows the input clamp current vs. source voltage characteristic of the clamp circuit. For source voltages between -20 V and +20 V, no current flows in the clamp circuit. For input voltages that are greater than +20 V and less than -20 V, the AD7617 clamp circuitry turns on.




Figure 43. Input Protection Clamp Profile, Input Clamp Current vs. Source Voltage

Place a series resistor on the analog input channels to limit the current to ± 10 mA for input voltages greater than ± 20 V and less than ± 20 V. In an application where there is a series resistance on an analog input channel, VxA or VxB, a corresponding resistance is required on the analog input ground channel, VxAGND or VxBGND (see Figure 44).

If there is no corresponding resistor on the VxAGND or VxBGND channel, an offset error occurs on that channel. Use the input overvoltage clamp protection circuitry to protect the AD7617 against transient overvoltage events. It is not recommended to leave the AD7617 in a condition where the clamp protection circuitry is active in normal or power-down conditions for extended periods.




Figure 44. Input Resistance Matching on the Analog Input

Analog Input Antialiasing Filter

An analog antialiasing filter (a first-order Butterworth) is also provided on the AD7617. Figure 45 and Figure 46 show the frequency and phase response, respectively, of the analog antialiasing filter. The typical corner frequency in the $\pm 10~\rm V$ range is 39 kHz, and 33 kHz in the $\pm 5~\rm V$ range.




Figure 45. Analog Antialiasing Filter Frequency Response




Figure 46. Analog Antialiasing Filter Phase Response

ADC TRANSFER FUNCTION

The output coding of the AD7617 is twos complement. The code transitions occur midway between successive integer LSB values, that is, 1/2 LSB and 3/2 LSB. The LSB size is full-scale range \div 16,384 for the AD7617. The ideal transfer characteristics for the AD7617 are shown in Figure 47 and Figure 9. The LSB size is dependent on the analog input range selected.




Figure 47. Transfer Characteristics

Table 9.

Range	+FS	Midscale	-FS	LSB
±10 V	+10 V	0 V	-10 V	+1220 μV
±5 V	+5 V	0 V	−5 V	+610 μV
±2.5 V	+2.5 V	0 V	−2.5 V	+305 μV

INTERNAL/EXTERNAL REFERENCE

The AD7617 can operate with either an internal or external reference. The device contains an on-chip 2.5 V band gap reference. The REFINOUT pin allows access to the 2.5 V reference that generates the on-chip 4.096 V reference internally, or it allows an external reference of 2.5 V to be applied to the AD7617. An externally applied reference of 2.5 V is also amplified to 4.096 V using the internal buffer. This 4.096 V buffered reference is the reference used by the SAR ADC.

The REFSEL pin is a logic input pin that allows the user to select between the internal reference and an external reference. If this pin is set to logic high, the internal reference is selected and enabled. If this pin is set to logic low, the internal reference is disabled, and an external reference voltage must be applied to the REFINOUT pin.

The internal reference buffer is always enabled. After a full reset, the AD7617 operates in the reference mode selected by the REFSEL pin. Decoupling is required on the REFINOUT pin for both the internal and external reference options. A 100 nF, X7R ceramic capacitor is required on the REFINOUT pin to REFINOUTGND.

The AD7617 contains a reference buffer configured to amplify the reference voltage to ${\sim}4.096$ V. A 10 ${\mu}F, X5R$ ceramic capacitor is required between REFCAP and REFGND. The reference voltage available at the REFINOUT pin is 2.5 V. When the AD7617 is configured in external reference mode, the REFINOUT pin is a high input impedance pin.

If the internal reference is applied elsewhere within the system, it must first be buffered externally.




Figure 48. Reference Circuitry

SHUTDOWN MODE

The AD7617 enters shutdown mode by keeping the RESET pin low for greater than 1.2 μ s. When the RESET pin is set from low to high, the device exits shutdown mode and enters normal mode.

When the AD7617 is placed in shutdown mode, the current consumption is typically 48 $\mu A,$ and the power-up time to perform a write to the device is approximately 240 $\mu s.$ Power-up time to perform a conversion is 15 ms. In shutdown mode, all circuitry is powered down and all registers are cleared and reset to their default values.

DIGITAL FILTER

The AD7617 contains an optional digital first-order sinc filter for use in applications where slower throughput rates are in use or where higher SNR or dynamic range is desirable.

The OSR of the digital filter is controlled in hardware using the oversampling pins, OS2 to OS0 (OSx), or in software via the OS bits within the configuration register.

In software mode, oversampling is enabled for all channels after the OS bits are set in the configuration register. In hardware mode, the OSx signals at the time a full reset is released determine the OSR used.

Table 10 provides the oversampling bit decoding to select the different oversample rates. In addition to the oversampling function, the output result is decimated to 14-bit resolution.

If the OSx pins/OS bits are set to select an OS ratio of eight, the next CONVST rising edge takes the first sample for the selected channel, and the remaining seven samples for that channel are taken with an internally generated sampling signal. These samples are then averaged to yield an improvement in SNR performance. As the OS ratio increases, the -3 dB frequency is reduced, and the allowed sampling frequency is also reduced. The conversion time extends as the oversampling rate is increased, and the BUSY signal scales with oversampling rates. Acquisition and conversion time increase linearly with oversampling ratio.

If oversampling is enabled with the sequencer, or in burst mode, the extra samples are gathered for a given channel before the sequencer moves on to the next channel.

Table 10 shows the typical SNR performance of the device for each permissible oversampling ratio. The input tone used was a 1 kHz sine wave for the three input ranges of the device. A plot of SNR vs. OSR is shown in Figure 49.




Figure 49. Typical SNR vs. OSR for all Analog Input Ranges

Table 10. Oversampling Bit Decoding

			-3 dB Bandwidth (kHz)		
OSx Pins/OS Bits	OSR	±2.5 V Range	±5 V Range	±10 V Range	All Ranges
000	No oversampling	83.8	84.6	84.9	37
001	2	84.2	85.0	85.3	36.5
010	4	84.5	85.2	85.5	35
011	8	84.9	85.5	85.7	30.5
100	16	85.2	85.6	85.8	22
101	32	85.4	85.7	85.8	13.2
110	64	85.4	85.6	85.6	7.2
111	128	84.7	85.1	85.2	3.6

APPLICATIONS INFORMATION FUNCTIONALITY OVERVIEW

The AD7617 has two main modes of operation: hardware mode and software mode. Additionally, the communications interface for hardware or software mode can be serial or parallel. Depending on the mode of operation and interface chosen, certain functionality may not be available. Full functionality is available in both software serial and software parallel mode with restricted functionality in hardware serial mode and hardware parallel mode. Table 11 shows the functionality available in the different modes of operation.

POWER SUPPLIES

The AD7617 has two independent power supplies, $V_{\rm CC}$ and $V_{\rm DRIVE}$, that supply the analog circuitry and digital interface, respectively. Decouple both the $V_{\rm CC}$ supply and the $V_{\rm DRIVE}$ supply with a 10 μF capacitor in parallel with a 100 nF capacitor.

Additionally, these supplies are regulated by two internal LDO regulators. The analog LDO (ALDO) typically supplies 1.87 V. Decouple the ALDO with a 10 μF capacitor between the

REGCAP and REGGND pins. The digital LDO (DLDO) typically supplies 1.89 V. Decouple the DLDO with a 10 μF capacitor between the REGCAPD and REGGNDD pins.

The AD7617 is robust to power supply sequencing. The recommended sequence is to power up V_{DRIVE} first, followed by V_{CC} . Hold $\overline{\text{RESET}}$ low until both supplies are stabilized.

TYPICAL CONNECTIONS

Figure 50 shows the typical connections required for correct operation of the AD7617. Decouple the $V_{\rm CC}$ and $V_{\rm DRIVE}$ supplies as shown in Figure 50. Place the smaller, 0.1 μF capacitor as close to the supply pin as possible, with the larger 10 μF bulk capacitor in parallel. Decouple the reference and LDO regulators as shown in Figure 50 and as described in Table 7.

The analog input pins require a matched resistance, R, on both the VxA and VxAGND (similarly, VxB and VxBGND) inputs to avoid a gain error on the analog input channels caused by an impedance mismatch.

Table 11. Functionality Matrix

	Operation Mode ¹							
	Software Mode	, HW_RNGSELx = 00	Hardware Mode, HW_RNGSELx≠00					
Functionality	Serial, SER/PAR = 1	Parallel, SER/PAR = 0	Serial, SER/PAR = 1	Parallel, SER/PAR = 0				
Internal/External Reference	Yes	Yes	Yes	Yes				
Selectable Analog Input Ranges								
Individual Channel Configuration	Yes	Yes	No	No				
Common Channel Configuration	No	No	Yes	Yes				
Sequential Sequencer	Yes	Yes	Yes	Yes				
Fully Configurable Sequencer	Yes	Yes	No	No				
Burst Mode	Yes	Yes	Yes	Yes				
On-Chip Oversampling	Yes	Yes	Yes	No				
CRC	Yes	Yes	Yes	No				
Diagnostic Channel Conversion	Yes	Yes	No	No				
Hardware Reset	Yes	Yes	Yes	Yes				
Serial 1-Wire Mode	Yes	No	Yes	No				
Serial 2-Wire Mode	Yes	No	Yes	No				
Register Access	Yes	Yes	No	No				

¹ Yes means available; no means not available.




Figure 50. Typical External Connections

DEVICE CONFIGURATION OPERATIONAL MODE

The mode of operation, hardware mode or software mode, is configured when the AD7617 is released from full reset. The logic level of the HW_RNGSELx pins when the RESET pin transitions from low to high determines the operational mode. The HW_RNGSELx pins are dual function. If HW_RNGSELx = 00, the AD7617 enters software mode. Any other combination of the HW_RNGSELx configures the AD7617 in hardware mode and the analog input range is configured as per Table 8. After software mode is configured, the logic level of the HW_RNGSELx signals is ignored. After an operational mode is configured, a full reset via the RESET pin is required to exit the operational mode and to set up an alternative mode. If hardware mode is selected, all further device configuration is via pin control. Access to the on-chip registers is prohibited in hardware mode. In software mode, the interface and reference configuration must be configured via pin control; however, all further device configuration is via register access only.

INTERNAL/EXTERNAL REFERENCE

The internal reference is enabled or disabled when the AD7617 is released from a full reset. The logic level of the REFSEL signal when the RESET pin transitions from low to high configures the reference. After the reference is configured, changes to the logic level of the REFSEL signal are ignored. If the REFSEL signal is set to Logic 1, the internal reference is enabled. If REFSEL is set to Logic 0, the internal reference is disabled and an external reference must be supplied to the REFINOUT pin for correct operation of the AD7617. A full reset via the RESET pin is required to exit the operational mode and set up an alternative mode.

Connect a 100 nF capacitor between the REFINOUT and REFINOUTGND pins. If using an external reference, place a 10 k Ω band limiting resistor in series between the reference and the REFINOUT pin of the AD7617.

DIGITAL INTERFACE

The digital interface selection, parallel or serial, is configured when the AD7617 is released from a full reset. The logic level of the SER/PAR signal when the RESET pin transitions from low to high configures the interface.

If the SER/PAR signal is set to 0, the parallel interface is enabled. If the SER/PAR signal is set to 1, the serial interface is selected. Additionally, if the serial interface is selected, the SER1W signal is monitored when the RESET pin is released to determine if serial 1-wire or 2-wire mode is selected. After the interface is configured, changes to the logic level of the SER/PAR signal or the SER1W signal (when the serial interface is enabled) are ignored. A full reset via the RESET pin is required to exit the operation mode and set up an alternative mode.

HARDWARE MODE

If hardware mode is selected, the available functionality is restricted and all functionality is configured via pin control. The logic level of the following signals is checked after a full reset to configure the functionality of the AD7617: CRC, BURST, SEQEN, and OSx. Table 12 provides a summary of the signals that are latched by the device on the release of a full reset, depending on the mode of operation chosen. After the device is configured, a full reset via the RESET pin is required to exit the configuration and set up an alternative configuration. Functionality availability is restricted depending on the interface type selected. See Table 11 for a full list of the functionality available in hardware parallel or serial mode.

The CHSELx pins are queried at reset to determine the initial analog input channel pair to acquire for conversion or to configure the initial settings for the sequencer. The channel pair selected for conversion or the hardware sequencer can be reconfigured during normal operation by setting and maintaining the CHSELx signal level before the CONVST rising edge until the BUSY falling edge.

The HW_RNGSELx signals control the analog input range for all 16 analog input channels. A logic change on these pins has an immediate effect on the analog input range; however, the typical settling time is approximately 120 μs , in addition to the normal acquisition time requirement. The recommended practice is to hardwire the range select pins according to the desired input range for the system signals.

Access to the on-chip registers is prohibited in hardware mode.

Table 12. Summary of Latched Hardware Signals¹

	Latched at	Full Reset	Read a	t Reset	Read Dui	ing Busy	Edge Driven	
Signal	HW Mode	SW Mode	HW Mode	SW Mode	HW Mode	SW Mode	HW Mode	SW Mode
REFSEL	Yes	Yes						
SEQEN	Yes	No						
HW_RNGSELx (Range Change)			Yes	Yes			Yes	No
HW_RNGSELx (Hardware (HW) or Software (SW) Mode)	Yes	Yes						
SER/PAR	Yes	Yes						
CRCEN	Yes	No						
OSx	Yes	No						
BURST	Yes	No						
CHSELx			Yes	No	Yes	No		
SER1W	Yes	Yes						

¹ Blank cells in Table 12 mean not applicable.

SOFTWARE MODE

If software mode is selected and the reference and interface type is configured, all other configuration settings in the AD7617 are controlled via the on-chip registers. All functionality of the AD7617 is available when software mode is selected. Table 12 provides a summary of the signals that are latched by the device on the release of a full reset, depending on the mode of operation chosen.

RESET FUNCTIONALITY

The AD7617 has two reset modes: full or partial. The reset mode selected is dependent on the length of the reset low pulse. A partial reset requires the \overline{RESET} pin to be held low between 40 ns and 500 ns. After 50 ns from release of \overline{RESET} , the device is fully functional and a conversion can initiate. A full reset requires the \overline{RESET} pin to be held low for a minimum of 1.2 μ s. After 15 ms from release of \overline{RESET} , the devices is completely reconfigured and a conversion can initiate.

A partial reset reinitializes the following modules:

- Sequencer
- Digital filter
- SPI
- Both SAR ADCs

The current conversion result is discarded on completion of a partial reset. The partial reset does not affect the register values programmed in software mode or the latches that store the user configuration in both hardware and software modes. A dummy conversion is required in software mode after a partial reset.

A full reset returns the device to its default power-on state. The following features are configured when the AD7617 is released from full reset:

- Hardware mode or software mode
- Internal/external reference
- Interface type

On power-up, the \overline{RESET} signal can be released as soon as both the V_{CC} and V_{DRIVE} supplies are stable. The logic level of the $HW_RNGSELx$, REFSEL, SER/ \overline{PAR} and DB4/ $\overline{SER1W}$ pins when the \overline{RESET} pin is released after a full reset determines the configuration.

If hardware mode is selected, the functionality determined by the CRC, <u>BURSTEN</u>, SEQEN, and OSx signals is also latched when the <u>RESET</u> pin transitions from low to high in full reset mode. After the functionality is configured, changes to these signals are ignored. In hardware mode, the analog input range (HW_RNGSELx signals) can be configured during either a full or partial reset or during normal operation; however, hardware/ software mode selection requires a full reset to reconfigure while this setting is latched.

In hardware mode, the CHSELx and HW_RNGSELx pins are queried at release from both a full and a partial reset to perform the following actions:

- Determine the initial analog input channel pair to acquire for conversion.
- Configure the initial settings for the sequencer.
- Select the analog input voltage range.

The CHSELx and HW_RNGSELx signals are not latched. The channel pair selected for conversion, or the hardware sequencer, can be reconfigured during normal operation by setting and maintaining the CHSELx signal level before the CONVST rising edge, and ensuring the signal level remains constant until after BUSY transitions low again. See the Channel Selection section for further details.

In software mode, all additional functionality is configured by controlling the on-chip registers.

PIN FUNCTION OVERVIEW

There are several dual function pins on the AD7617. Their functionality is dependent on the mode of operation selected by the HW_RNGSELx pins.

Table 13 outlines the pin functionality in the different modes of operation and interface modes.




Figure 51. AD7617 Configuration at Reset

Table 13. Pin Functionality Overview

	Operation Mode									
	Software, HW_R	NGSELx = 00	Hardware, HW	_RNGSELx ≠ 00						
Pins	Serial, SER/PAR = 1	Parallel, SER/PAR = 0	Serial, SER/PAR = 1	Parallel, SER/PAR = 0						
CHSELx	No function, connect to DGND	No function, connect to DGND	CHSELx	CHSELx						
SCLK/RD	SCLK	RD	SCLK	RD						
WR/BURST	Connect to DGND	WR	BURST	BURST						
DB15/OS0 to DB13/OS2	Connect to DGND	DB15 to DB13	OSx	DB15 to DB13						
DB12/SDOA	SDOA	DB12	SDOA	DB12						
DB11/SDOB	SDOB, leave floating for serial 1-wire mode	DB11	SDOB	DB11						
DB10/SDI	SDI	DB10	Connect to DGND	DB10						
DB9 to DB6, DB3 to DB2	Connect to DGND	DB9 to DB6, DB3 to DB2	Connect to DGND	DB9 to DB6, DB3 to DB2						
DB5/CRCEN	Connect to DGND	DB5	CRCEN	DB5						
DB4/SER1W	SER1W	DB4	SER1W	DB4						
DB1 to DB0	Connect to DGND	DB1 to DB0	Connect to DGND	Float or pull to DGND via a 10 kΩ resistor						
HW_RNGSELx	HW_RNGSELx, connect to DGND	HW_RNGSELx, connect to DGND	HW_RNGSELx, configure analog input range	HW_RNGSELx, configure analog input range						
SEQEN	No function, connect to DGND	No function, connect to DGND	SEQEN	SEQEN						
REFSEL	REFSEL	REFSEL	REFSEL	REFSEL						

DIGITAL INTERFACE CHANNEL SELECTION

Hardware Mode

The logic level of the CHSELx signals determine the channel pair for conversion; see Table 14 for signal decoding information. The CHSELx signals at the time that either full or partial reset is released determine the initial channel pair to sample. After a reset, the logic levels of the CHSELx signals are examined during the BUSY high period to set the channel pair for the next conversion. The CHSELx signal level must be set before CONVST goes from low to high and be maintained until BUSY goes from high to low to indicate a conversion is complete. See Figure 52 for further details.

Software Mode

In software mode, the channels for conversion are selected by control of the channel register. On power-up or after a reset, the default channels selected for conversion are Channel V0A and Channel V0B (see Figure 53).

Table 14. CHSELx Pin Decoding

Channel	Selection I	nput Pin	Analog Input Channels for
CHSEL0	CHSEL1	CHSEL2	Conversion
0	0	0	V0A, V0B
0	0	1	V1A, V1B
0	1	0	V2A, V2B
0	1	1	V3A, V3B
1	0	0	V4A, V4B
1	0	1	V5A, V5B
1	1	0	V6A, V6B
1	1	1	V7A, V7B




Figure 52. Hardware Mode Channel Conversion Setting




Figure 53. Software Serial Mode Channel Conversion Setting




Figure 54. Software Parallel Mode Channel Conversion Setting

PARALLEL INTERFACE

The parallel interface reads the conversion results, and configures and reads back the on-chip registers. Data can be read from the $\overline{AD7617}$ via the parallel data bus with standard \overline{CS} , \overline{RD} , and \overline{WR} signals. To read the data over the parallel bus, tie the $\overline{SER}/\overline{PAR}$ pin low.

Reading Conversion Results

The CONVST signal initiates the conversion process. A low to high transition on the CONVST signal initiates a conversion of the selected inputs. The BUSY signal goes high to indicate a conversion is in progress. When the BUSY signal transitions from high to low to indicate that a conversion is complete, it is possible to read back conversion results on the parallel interface.

Data can be read from the AD7617 via the parallel data bus with standard $\overline{\text{CS}}$ and $\overline{\text{RD}}$ signals. The $\overline{\text{CS}}$ and $\overline{\text{RD}}$ input signals are internally gated to enable the conversion result onto the data bus. The data lines, DB15 to DB2, leave their high impedance state when both $\overline{\text{CS}}$ and $\overline{\text{RD}}$ are logic low. DB15 is the MSB of the conversion result and DB2 is the LSB of the 14-bit conversion result. The data lines DB1 and DB0 are only used for register write/read operations or for reading the CRC result.

The rising edge of the \overline{CS} input signal three-states the bus, and the falling edge of the \overline{CS} input signal takes the bus out of the high impedance state. \overline{CS} is the control signal that enables the data lines; it is the function that allows multiple AD7617 devices to share the same parallel data bus.

The number of required read operations depends on the device configuration. A minimum of two reads are required to read the conversion result for the simultaneously sampled A and B channels. If additional functions such as CRC, status, and burst mode are enabled, the number of required readbacks increases accordingly.

The $\overline{\text{RD}}$ pin reads data from the output conversion results register. Applying a sequence of $\overline{\text{RD}}$ pulses to the $\overline{\text{RD}}$ pin of the AD7617 clocks the conversion results out from each channel onto the parallel bus, DB15 to DB2.

The first \overline{RD} falling edge after BUSY goes low clocks out the conversion result from Channel Ax. The next \overline{RD} falling edge updates the bus with the Channel Bx conversion result.

Writing Register Data

In software mode, all the read/write registers in the AD7617 may be written to over the parallel interface. A register write command is performed by a single 16-bit parallel access via the parallel bus (DB15 to DB0), \overline{CS} , and \overline{WR} signals. Provide data written to the AD7617 on the DB15 to DB0 inputs, with DB0 being the LSB of the data-word. The format for a write command is shown in Figure 55. Bit D15 must be set to 1 to select a write command. Bits[D14:D9] contain the register address. The subsequent nine bits (Bits[D8:D0]) contain the data to be written to the selected register. See the Register Summary section for the complete list of register addresses. Data is latched into the device on the rising edge of \overline{WR} .




Figure 55. Parallel Interface Register Write

Reading Register Data

All the registers in the device can be read over the parallel interface. A register read is performed by first writing the address of the register to be read to the AD7617. The format for a register read command is shown in Figure 57. Bit D15 must be set to 0 to select a read command. Bits[D14:D9] contain the register address. The subsequent nine bits (Bits[D8:D0]) are ignored. The read command is latched into the AD7617 on the rising edge of \overline{WR} . This latch transfers the relevant register data to the output register. The register data can then be read on the DB15 to DB0 pins by using a standard read command. See Figure 57 for additional information.




Figure 57. Parallel Interface Register Read

SERIAL INTERFACE

To interface to the AD7617 over the SPI, the SER/PAR pin must be tied high. The $\overline{\text{CS}}$ and SCLK signals transfer data from the AD7617. The AD7617 has two serial data output pins, SDOA and SDOB. Data is read back from the AD7617 using serial 1-wire or serial 2-wire mode.

In serial 2-wire mode for the AD7617, conversion results from Channel V0A to Channel V7A appear on SDOA, and conversion results from Channel V0B to Channel V7B appear on SDOB. In serial 1-wire mode, conversion results from Channel V0B to Channel V7B are interlaced with conversion results from Channel V0A to Channel V7A. To achieve the maximum throughput, it is required to use 2-wire mode.

To read back data over both SDOA and SDOB, the SER1W pin must be tied high. If data is read back over SDOA only, the tie SER1W pin low. Serial 1-wire or 2-wire mode is configured when the AD7617 is released from full reset.

Reading Conversion Results

The CONVST signal initiates the conversion process. A low to high transition on the CONVST signal initiates a conversion of the selected inputs. The BUSY signal goes high to indicate a conversion is in progress. When the BUSY signal transitions from high to low to indicate that a conversion is complete, it is possible to read back conversion results on the serial interface.

The $\overline{\text{CS}}$ falling edge takes the data output lines, SDOA and SDOB, out of three-state and clocks out the MSB of the conversion result. The rising edge of SCLK clocks all subsequent data bits onto the serial data outputs, SDOA and SDOB. Figure 58 shows a read of two simultaneous conversion results using two SDOx lines on the AD7617. If the status register is appended to the conversion results or operating in sequencer burst mode where multiples of 16 SCLK transfers access data from the AD7617, hold $\overline{\text{CS}}$ low to frame the entire data.

Data can also be clocked out using just one SDOx line, in which case, use SDOA to access all conversion data. For the AD7617 to access both Channel VxA and Channel VxB conversion results on one SDOx line, a total of 32 SCLK cycles is required. Frame these 32 SCLK cycles using one \overline{CS} signal, or individually frame each group of 16 SCLK cycles using the \overline{CS} signal. The disadvantage of using just one SDOx line is that the throughput rate is reduced.

In serial 2-wire, 16 SCLK cycles are required to read a conversion result. The first SCLK cycle reads the MSB of the conversion results. The 14th SCLK cycle reads the LSB. The last two SCLK cycles clock out zeros, as shown in Figure 58. In serial 1-wire, 32 SCLK cycles (or 2× 16 SCLK cycles) are required to read a conversion result. The first 16 SCLK cycles read the 14-bit Channel VxA result, followed by two zeros. The next 16 SCLK cycles read the 14-bit Channel VxB result, followed by two zeros, as shown in Figure 59. With CRC enabled, all 16 SCLK cycles read the status register. Refer to the CRC section for further information.

Leave the unused SDOB line unconnected in serial 1-wire mode. If using SDOA as a single serial data output line, the channel results are output in the following order: VxA and VxB. Figure 59 shows a 1-wire, serial readback operation.

The speed at which the data can be read back in serial interface mode is dependent on SPI frequency, V_{DRIVE} supply, and the capacitance of the load on the SDO line, C_{LOAD} . Table 15 shows a summary of the maximum speed achievable for various conditions.

Table 15. SPI Frequency vs. Load Capacitance and V_{DRIVE}

V _{DRIVE} (V)	C _{LOAD} (pF)	SPI Frequency (MHz)
2.3 to 3	20	40
3 to 3.6	30	50




Figure 59. Serial Interface, 1-Wire Mode Reading Conversion Result

Writing Register Data

All the read/write registers in the AD7617 can be written to over the serial interface. A register write command is performed by a single 16-bit SPI access. The format for a write command is shown in Table 16. Bit D15 must be set to 1 to select a write command. Bits[D14:D9] contain the register address. The subsequent nine bits (Bits[D8:D0]) contain the data to be written to the selected register. Figure 60 shows a typical serial interface register write command.

Reading Register Data

All the registers in the device can be read over the serial interface. A register read is performed by issuing a register read command followed by an additional SPI command that can be either a valid command or no operation (NOP). The format for a read command is shown in Table 17. Bit D15 must be set to 0 to select a read command. Bits[D14:D9] contain the register address. The subsequent nine bits (Bits[D8:D0]) are ignored. See the Register Summary section for the complete list of register addresses. Figure 61 shows a typical serial interface register read command.

I CR




Figure 61. Serial Interface Register Read

Table 16. Write Command Message Configuration

MSB LSB D15 **D14** D13 D12 D11 D10 **D8 D7** D6 D5 D4 D3 D2 D1 D0 W/R REGADDR[5:0] Data[8:0] Register address Data to write

Table 17. Read Command Message Configuration

IVISD															LJD
D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
W/R	REGADDR[5:0]				Data[8:0]										
0	Register address								Do not ca	re					

SEQUENCER

The AD7617 features a highly configurable on-chip sequencer. The functionality and configuration of the sequencer is dependent on the mode of operation of the AD7617.

In hardware mode, the sequencer is sequential only. The sequencer always starts converting at Channel V0A and Channel V0B and converts each subsequent channel up to the configured end channel.

In software mode, the sequencer has additional functionality and configurability. The sequencer stack has 32 uniquely configurable sequence steps, allowing any channel order to be programmed. Additionally, any Channel VxA input can be paired with any Channel VxB input or diagnostic channel.

The sequencer can be operated with or without the burst function enabled. With the burst function enabled, only one CONVST pulse is required to convert every channel in a sequence. With burst mode disabled, one CONVST pulse is required for every conversion step in the sequence. See the Burst Sequencer section for additional details on operating in burst mode.

HARDWARE MODE SEQUENCER

In hardware mode, the sequencer is controlled by the SEQEN pin and the CHSELx pins. The sequencer is enabled or disabled when the AD7617 is released from full reset. The logic level of the SEQEN pin when the RESET pin is released determines whether the sequencer is enabled or disabled (see Table 18 for settings). After the RESET pin is released, the function is fixed and a full reset via the RESET pin is required to exit the function and set up an alternative configuration.

Table 18. Hardware Mode Sequencer Configuration

SEQEN	Interface Mode
0	Sequencer disabled
1	Sequencer enabled

When the sequencer is enabled, the logic levels of the CHSELx pins determine the channels selected for conversion in the sequence. The CHSELx pins at the time RESET is released determine the initial settings for the channels to convert in the sequence. To reconfigure the channels selected for conversion thereafter, set the CHSELx pins to the required setting for the duration of the final BUSY pulse before the current conversion sequence is complete. See Figure 62 for further details.

Table 19. CHSELx Pin Decoding Sequencer

Channel Selection Input Pin			Analog Input Channels for
CHSEL0	CHSEL1	CHSEL2	Sequential Conversion
0	0	0	V0x only
0	0	1	V0x to V1x
0	1	0	V0x to V2x
0	1	1	V0x to V3x
1	0	0	V0x to V4x
1	0	1	V0x to V5x
1	1	0	V0x to V6x
1	1	1	V0x to V7x

SOFTWARE MODE SEQUENCER

In software mode, the AD7617 contains a 32-layer fully configurable sequencer stack. Control of the sequencer is achieved by programming the configuration register and sequencer stack registers via the parallel or serial interface.

Each stack step can be individually programmed to pair any input from Channel VxA to any input from Channel VxB, or any diagnostic channel can be selected for conversion. The sequencer depth can be set to any length from 1 to 32 layers. The sequencer depth is controlled via the SSRENx bit. Set the SSRENx bit in the sequencer stack register corresponding to the last step required. The channels to convert are selected by programming the ASELx and BSELx bits in each sequence stack register for the depth required.

The sequencer is activated by setting the SEQEN bit in the configuration register to 1.




Figure 62. Hardware Mode Sequencer Configuration

To configure and enable the sequencer, it is recommended to complete the following procedure (see Figure 63):

- Configure the analog input range for the required analog input channels.
- 2. Program the sequencer stack registers to select the channels for the sequence.
- 3. Set the SSRENx bit in the last required sequence step.
- 4. Set the SEQEN bit in the configuration register.
- 5. Provide a dummy CONVST pulse.
- Cycle through CONVST pulses and conversion reads to step through each element of the sequencer stack.

The sequence automatically restarts from the first element in the sequencer stack with the next CONVST pulse.

Following a partial reset, the sequencer pointer is repositioned to the first layer of the stack, but the register programmed values remain unchanged.

BURST SEQUENCER

Burst mode avoids generating a CONVST pulse for each step in a sequence of conversions. One CONVST pulse converts every step in the sequence.

The burst sequencer is an additional feature that works in conjunction with the sequencer. If the burst function is enabled, one CONVST pulse initiates a conversion of all the channels configured in the sequencer. The burst function avoids generating a CONVST pulse for each step in a sequence of conversions, as is the case when the burst function is disabled.

Configuration of the burst function varies depending on the mode of operation: hardware or software mode. See the Hardware Mode Burst section and the Software Mode Burst section for specific details on configuring the burst function in the each mode.

When configured, the burst sequence is initiated at the rising edge of CONVST. The BUSY pin goes high to indicate that a conversion is in progress. The BUSY pin remain highs until all conversions in the sequence are complete. The conversion results are available for readback after the BUSY pin goes low.

The number of data reads required to read all the data in the burst sequence is dependent on the length of the sequence configured.

The conversion results are presented on the data bus (parallel or serial) in the same order as the programmed sequence.

The throughput rate of the AD7617 is limited in burst mode and dependent on the length of the sequence. Each channel pair requires an acquisition, conversion, and readback time. The time taken to complete a sequence with number of channel pairs, N, is estimated by

$$t_{BURST} = (t_{CONV} + 25 \text{ ns}) + (N - 1)(t_{ACQ} + t_{CONV}) + N(t_{RB})$$

where:

 t_{CONV} is the typical conversion time.

 t_{ACQ} is typical acquisition time.

 t_{RB} is the time required to read back the conversion results in either serial 1-wire, serial 2-wire, or parallel mode.

Hardware Mode Burst

Burst mode is enabled in hardware mode by setting the BURST pin to 1. The SEQEN pin must also be set to 1 to enable the sequencer.

In hardware mode, the burst sequencer is controlled by the BURST, SEQEN, and CHSELx pins. The burst sequencer is enabled or disabled when the AD7617 is released from full reset. The logic level of the SEQEN pin and the BURST pin when the RESET pin is released determines whether the burst sequencer is enabled or disabled. After the RESET pin is released, the function is fixed and a full reset via the RESET pin is required to exit the function and set up an alternative configuration.

When the burst sequencer is enabled, the logic levels of the CHSELx pins determine the channels selected for conversion in the burst sequence. The CHSELx pins at the time RESET is released determines the initial settings for the channels to convert in the burst sequence. To reconfigure the channels selected for conversion after a reset, set the CHSELx pins to the required setting for the duration of the next BUSY pulse (see Figure 64 for further details).

Software Mode Burst

In software mode, the burst function is enabled by setting the BURST bit in the configuration register to 1. This action must be performed when setting the SEQEN bit in the configuration register as outlined in the steps described in the Software Mode Sequencer section to configure the sequencer (see Figure 65 for additional information).




Figure 63. Software Mode Sequencer Configuration




Figure 65. BURST Sequencer, Software Mode

DIAGNOSTICS

DIAGNOSTIC CHANNELS

In addition to the 16 analog inputs, VxA and VxB, the AD7617 can also convert the following diagnostic channels: $V_{\rm CC}$ and the ALDO voltage. The diagnostic channels are selected for conversion by programming the channel register (see the Channel Register section) to the corresponding channel identifier. Diagnostic channels can also be added to the sequencer stack in software mode but only provide an accurate reading at throughput rates <250 kSPS. See Figure 66 for a plot of the deviation from expected value vs. sampling frequency that can be expected when using the diagnostic channels.

The expected output for each channel is governed by the following transfer functions:

$$V_{CC} \ Code = \frac{\left(\left(4 \times V_{CC}\right) - V_{REF}\right) \times 32,768}{5 \times V_{REF}}$$

$$LDO\ Code = \frac{\left(\left(10 \times V_{ALDO}\right) - \left(7 \times V_{REF}\right)\right) \times 32,768}{10 \times V_{REF}}$$




Figure 66. Deviation from Expected Value vs. Sampling Frequency




Figure 67. V_{CC} Diagnostic Transfer Function




Figure 68. ALDO Diagnostic Transfer Function

INTERFACE SELF TEST

It is possible to test the integrity of the digital interface by selecting the communication self test channel in the channel register (see the Channel Register section).

Selecting the communication self test for conversion forces the conversion result register to a known fixed output. When conversion code is read, Code 0x2AAA is output as the conversion code of ADC A, and Code 0x1555 is output as the conversion code of ADC B.

CRC

The AD7617 has a cyclic redundancy check (CRC) checksum mode to improve interface robustness by detecting errors in data. The CRC feature is available in both software (serial and parallel) mode and hardware (serial only) mode. The CRC feature is not available in hardware parallel mode. The CRC result is contained within the status register. Enabling the CRC feature enables the status register and vice versa.

In hardware mode, the CRCEN pin controls the CRC feature. The CRC feature is enabled or disabled when the AD7617 is released from full reset. The logic level of the CRCEN pin when the $\overline{\text{RESET}}$ pin is released determines whether the CRC feature is enabled or disabled. Set the CRCEN pin to 1 to enable the CRC feature. After the $\overline{\text{RESET}}$ pin is released, the function is fixed and a full reset via the $\overline{\text{RESET}}$ pin is required to exit the function and set up an alternative configuration. See the Reset Functionality section for additional information. After being enabled, the CRC result is appended to the conversion result and consists of a 16-bit word, where the first eight bits contain the channel ID of the last channel pair converted and the last eight bits are the CRC result. The result is accessed via an extra read command, as shown in Figure 69.

In software mode, the CRC function is enabled by setting either the CRCEN bit or the STATUSEN bit in the configuration register to 1 (see the Status Register section).

If the CRC function is enabled, a CRC is calculated on the conversion results for Channel VxA and Channel VxB. The CRC is calculated and transferred on the serial or parallel interface after the conversion results are transmitted, depending on the configuration of the device. The Hamming distance varies relative to the number of bits in the conversion result. For conversions with ≤119 bits, the Hamming distance is 4. For >119 bits, the Hamming distance is 1, that is, 1-bit errors are always detected.

The CRC polynomial in use on the AD7617 is

```
x^8 + x^2 + x + 1
```

The following is a pseudocode description of how the CRC is implemented in the AD7617:

```
crc = 8'b0;
i = 0;
x = number of conversion channel pairs;
for (i=0, i< x, i++) begin
crc1 = crc_out(An,Crc);
crc = crc_out(Bn,Crc1);
i = i + 1;
end
where the function crc_out(data, crc) is
crc_out[0] = data[14] ^ data[12] ^ data[8] ^
data[7] ^ data[6] ^ data[0] ^ crc[0] ^
crc[4] ^ crc[6];
crc out[1] = data[15] ^ data[14] ^ data[13]
^ data[12] ^ data[9] ^ data[6] ^ data[1] ^
data[0] ^ crc[1] ^ crc[4] ^ crc[5] ^ crc[6]
^ crc[7];
```

```
crc_out[2] = data[15] ^ data[13] ^ data[12]
^ data[10] ^ data[8] ^ data[6] ^ data[2] ^
data[1] ^ data[0] ^ crc[0] ^ crc[2] ^ crc[4]
^ crc[5] ^ crc[7];
crc_out[3] = data[14] ^ data[13] ^ data[11]
^ data[9] ^ data[7] ^ data[3] ^ data[2] ^
data[1] ^ crc[1] ^ crc[3] ^ crc[5] ^ crc[6];
crc_out[4] = data[15] ^ data[14] ^ data[12]
data[2] ^ crc[0] ^ crc[2] ^ crc[4] ^ crc[6]
^ crc[7];
crc_out[5] = data[15] ^ data[13] ^ data[11]
^ data[9] ^ data[5] ^ data[4] ^ data[3] ^
crc[1] ^ crc[3] ^ crc[5] ^ crc[7];
crc_out[6] = data[14] ^ data[12] ^ data[10]
^ data[6] ^ data[5] ^ data[4] ^ crc[2] ^
crc[4] ^ crc[6];
crc_out[7] = data[15] ^ data[13] ^ data[11]
^ data[7] ^ data[6] ^ data[5] ^ crc[3] ^
crc[5] ^ crc[7];
```

The initial CRC word used by the AD7617 is an 8-bit word equal to zero. The XOR operation described in the preceding code is executed to calculate each bit of the CRC word for the conversion result, A_N . This CRC word (crc1) is then used as the starting point for calculating the CRC word (crc) for the conversion result, B_N . The process repeats cyclically for each channel pair converted.

Depending on the mode of operation of the AD7617, the status register value is appended to the conversion data and read out via an extra read command over the serial or parallel interface. The user can then repeat the XOR calculation described in the preceding code for the received conversion results to check whether both CRC words match. See Figure 69 for a description of how the CRC word is appended to the data for each mode of operation.




Figure 69. CRC Readback for All Modes

REGISTER SUMMARY

The AD7617 has six read/write registers used for configuring the device in software mode and an additional 32 sequencer stack registers for programming the flexible on-chip sequencer and a read only status register. Table 20 shows an overview of the read/write registers available on the AD7617. The status register is an additional read only register than contains information on the channel pair previously converted and the CRC result.

Table 20. Register Summary¹

Reg.	Name	Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset	R/W
0x02	Configuration register	[15:8]			Ad	ddressin	g			Reserved	0x0000	R/W
		[7:0]	SDEF	BURSTEN	SEQEN		OS STATUS		STATUSEN	CRCEN		
0x03	Channel register	[15:8]			Ad	ddressin	g			Reserved	0x0000	R/W
		[7:0]	CHB CHA					CHA				
0x04	Input RangeRegister A1	[15:8]	Addressing						Reserved	0x00FF	R/W	
		[7:0]		V3A	V2	A	V1	Α	\	/0A		
0x05	Input Range Register A2	[15:8]	Addressing				Reserved 0x00FF		R/W			
				V7A	V6.	A	V5	δA	\	/4A		
0x06	Input Range Register B1	[15:8]	Addressing						Reserved	0x00FF	R/W	
		[7:0]		V3B	V2	В	VE	31	\	VOB		
0x07	Input Range Register B2	[15:8]	Addressing						Reserved	0x00FF	R/W	
		[7:0]		V7B	V6	В	VE	35	\	/4B		
0x20 to	Sequencer Stack Registers 0 to Sequencer	[15:8]	Addressing SSREN0 to SSREN31						SSREN0 to SSREN31	0x0000 ²	R/W	
0x3F	SF Stack Register 31		BSEL0 to BSEL31 ASEL0 to AS					SELO to ASEL3	31			
N/A	Status register	[15:8]	A[3:0]			B[3:0]			N/A	R		
		[7:0]				(RC[7:0]	RC[7:0]				

¹ N/A means not applicable.

² After a full or partial rest is issued, the sequencer stack register is reinitialized to cycle through Channel V0A and Channel V0B to Channel V7A and Channel V7B. The remaining 24 layers of the stack are reinitialized to 0x0.

ADDRESSING REGISTERS

The seven MSBs written to the device are decoded to determine which register is addressed. The seven MSBs consist of the register address (REGADDR), Bits[5:0], and the read/write bit. The register address bits determine which on-chip register is selected. The read/write bit determines if the remaining nine bits of data on the DB10/SDI lines are loaded into the addressed register. If the read/write bit is 1, the bits load into the register addressed by the register select bits. If the read/write bit is 0, the command is seen as a read request. The addressed register data is available to be read during the next read operation.

MSB LSB

D15	D14	D13 to D9	D8 to D0
W/R	REGADDR, Bit 5	REGADDR, Bits[4:0]	DATA, Bits[8:0]

Table 21. Bit Descriptions for the Addressing Registers

Bits	Mnemonic	Description
D15	W/R	If a 1 is written to this bit, Bits[D8:D0] of this register are written to the register specified by REGADDR, Bits[5:0]. Alternatively, if a 0 is written, the next operation is a read from the designated register.
D14	REGADDR, Bit 5	If a 1 is written to this bit, the contents of REGADDR, Bits[4:0] specifies the 32 sequencer stack registers. Alternatively, if a 0 is written to this bit, a register is selected as defined by REGADDR, Bits[4:0].
[D13:D9]	REGADDR, Bits[4:0]	When $W/\overline{R} = 1$, the contents of REGADDR, Bits[4:0] determine register for selection as follows:
		00001: reserved.
		00010: selects the configuration register.
		00011: selects the channel register.
		00100: selects Input Range Register A1.
		00101: selects Input Range Register A2.
		00110: selects Input Range Register B1.
		00111: selects Input Range Register B2.
		01000: selects the status register
		When $W/\overline{R} = 0$ and REGADDR, Bits[4:0] contains 00000, the conversion codes are read.
[D8:D0]	DATA, Bits[8:0]	These bits are written into the corresponding register specified by REGADDR, Bits[5:0]. See the following sections for detailed descriptions of each register.

CONFIGURATION REGISTER

The configuration register is used in software mode to configure many of the main functions of the ADC, including the sequencer, burst mode, oversampling, and CRC options.

Address: 0x02, Reset: 0x0000, Name: Configuration Register



Table 22. Bit Descriptions for the Configuration Register

Bits	Bit Name	Settings	Description	Reset ¹	Access
[15:9]	Addressing	0	Bits[15:9] define the address of the relevant register. See the Addressing Registers section for further details.	0x0	RW
8	RESERVED		Reserved.	0x0	R/W
7	SDEF		Self Detector Error Flag.	N/A	R
		0	Test passed. The AD7617 has configured itself successfully after power-up.		
		1	Test failed. An issue was detected during device configuration. A reset is required.		
6	BURSTEN		Burst mode enable.	0x0	RW
		0	Burst mode is disabled. Each channel pair to be converted requires a CNVST pulse.		
		1	A single CNVST pulse converts every channel pair programmed in the 32-layer sequencer stack registers up to and including the layer defined by the SSRENx bit. See the Software Mode Sequencer section and the Software Mode Burst section for further details.		
5 SEQEN			Channel Sequencer Enable.	0x0	RW
		0	The channel sequencer is disabled.		
		1	The channel sequencer is enabled.		
[4:2]	OS		Oversampling (OS) Ratio, Samples Per Channel.	0x0	RW
		000	Oversampling disabled. OSR = 1.		
		001	Oversampling enabled, OSR = 2.		
		010	Oversampling enabled, OSR = 4.		
		011	Oversampling enabled, OSR = 8.		
		100	Oversampling enabled, OSR = 16.		
		101	Oversampling enabled, OSR = 32.		
		110	Oversampling enabled, OSR = 64.		
		111	Oversampling enabled, OSR = 128.		
1	STATUSEN		Status register output enable.	0x0	RW
		0	The status register is not read out when reading the conversion result.		
		1	The status register is read out at the end of all the conversion words (including the self test channel if enabled in sequencer mode) if all the selected channels are read out. The CRC result is included in the last eight bits.		
0	CRCEN		CRC Enable. The STATUSEN and CRCEN bits have identical functionality.	0x0	RW

¹ N/A means not applicable.

CHANNEL REGISTER

Address: 0x03, Reset: 0x0000, Name: Channel Register

In software manual mode, the channel register selects the input channel or self test channel for the next conversion.




Table 23. Bit Descriptions for the Channel Register

Bits	Bit Name	Settings	Description	Reset	Access
[15:9]	Addressing		Bits[15:9] define the address of the relevant register. See the Addressing Registers section for further details.	0x0	R/W
8	RESERVED		Reserved.	0x0	R/W
[7:4]	[7:4] CHB		Channel Selection Bits for ADC B Channels.	0x0	R/W
		0000	VOB.		
		0001	V1B.		
		0010	V2B.		
		0011	V3B.		
		0100	V4B.		
		0101	V5B.		
		0110	V6B.		
		0111	V7B.		
		1000	V _{cc} .		
		1001	ALDO.		
		1010	Reserved.		
		1011	Set the dedicated bits for digital interface communication self test function. When conversion codes are read, Code 0x2AAA is read out as the conversion code of Channel A, and Code 0x1555 is output as the conversion code of Channel B.		
		1100	Reserved.		
[3:0]	CHA		Channel Selection Bits for ADC A Channels. Settings are the same as for ADC B.	0x0	R/W

INPUT RANGE REGISTERS

Input Range Register A1 and Input Range Register A2 select from one of the three possible input ranges ($\pm 10 \text{ V}$, $\pm 5 \text{ V}$, or $\pm 2.5 \text{ V}$) for Analog Input Channel V0A to Channel V7A. Input Range Register B1 and Input Range Register B2 select from one of the three possible input ranges ($\pm 10 \text{ V}$, $\pm 5 \text{ V}$, or $\pm 2.5 \text{ V}$) for Analog Input Channel V0B to Channel V7B.

Input Range Register A1

Address: 0x04, Reset: 0x00FF, Name: Input Range Register A1




Table 24. Bit Descriptions for Input Range Register A1

Bits	Bit Name	Settings	Description	Reset	Access
[15:9]	Addressing		Bits[15:9] define the address of the relevant register. See the Addressing Registers section for further details.	0x0	R/W
8	RESERVED		Reserved.	0x0	R/W
[7:6]	V3A		V3A Voltage Range Selection.	0x3	R/W
		00	V3A ± 10 V.		
		01	V3A ± 2.5 V.		
		10	V3A ± 5 V.		
		11	$V3A \pm 10 V$.		
[5:4]	V2A		V2A Voltage Range Selection.	0x3	R/W
		00	$V2A \pm 10 V$.		
		01	V2A ± 2.5 V.		
		10	V2A ± 5 V.		
		11	$V2A \pm 10 V$.		
[3:2]	V1A		V1A Voltage Range Selection.	0x3	R/W
		00	V1A ± 10 V.		
		01	V1A ± 2.5 V.		
		10	V1A ± 5 V.		
		11	$V1A \pm 10 V.$		
[1:0]	V0A		VOA Voltage Range Selection.	0x3	R/W
		00	V0A ± 10 V.		
		01	VOA ± 2.5 V.		
		10	$VOA \pm 5 V$.		
		11	$VOA \pm 10 V.$		

Input Range Register A2

Address: 0x05, Reset: 0x00FF, Name: Input Range Register A2




Table 25. Bit Descriptions for Input Range Register A2

Bits	Bit Name	Settings	Description	Reset	Access	
[15:9]	Addressing		Bits[15:9] define the address of the relevant register. See the Addressing Registers section for further details.	0x0	R/W	
8	RESERVED		Reserved.	0x0	R/W	
[7:6]	V7A		V7A Voltage Range Selection.	0x3	R/W	
		00	V7A ± 10 V.			
		01	V7A ± 2.5 V.			
		10	V7A ± 5 V.			
		11	V7A ± 10 V.			
[5:4] V6A	V6A		V6A Voltage Range Selection.	0x3	R/W	
		00	V6A ± 10 V.			
		01	V6A ± 2.5 V.			
		10	V6A ± 5 V.			
		11	V6A ± 10 V.			
[3:2]	V5A		V5A Voltage Range Selection.	0x3	R/W	
		00	V5A ± 10 V.			
		01	V5A ± 2.5 V.			
		10	V5A ± 5 V.			
		11	V5A ± 10 V.			
[1:0]	V4A		V4A Voltage Range Selection.	0x3	R/W	
		00	V4A ± 10 V.			
		01	V4A ± 2.5 V.			
		10	V4A ± 5 V.			
		11	V4A ± 10 V.			

Input Range Register B1

Address: 0x06, Reset: 0x00FF, Name: Input Range Register B1




Table 26. Bit Descriptions for Input Range Register B1

Bits	Bit Name	Settings	Description	Reset	Access
[15:9]	Addressing		Bits[15:9] define the address of the relevant register. See the Addressing Registers section for further details.	0x0	R/W
8	RESERVED		Reserved.	0x0	R/W
[7:6]	V3B		V3B Voltage Range Selection.	0x3	R/W
		00	$V3B \pm 10 V$.		
		01	V3B ± 2.5 V.		
		10	$V3B \pm 5 V$.		
		11	$V3B \pm 10 V$.		
[5:4]	V2B		V2B Voltage Range Selection.	0x3	R/W
		00	$V2B \pm 10 V$.		
		01	$V2B \pm 2.5 \text{ V}.$		
		10	$V2B \pm 5 V$.		
		11	$V2B \pm 10 V$.		
[3:2]	VB1		VB1 Voltage Range Selection.	0x3	R/W
		00	VB1 ± 10 V.		
		01	VB1 ± 2.5 V.		
		10	VB1 ± 5 V.		
		11	VB1 ± 10 V.		
[1:0]	V0B		VOB Voltage Range Selection.	0x3	R/W
		00	$VOB \pm 10 V$.		
		01	V0B ± 2.5 V.		
		10	$VOB \pm 5 V$.		
		11	$VOB \pm 10 V$.		

Input Range Register B2

Address: 0x07, Reset: 0x00FF, Name: Input Range Register B2




Table 27. Bit Descriptions for Input Range Register B2

Bits	Bit Name	Settings	Description	Reset	Access
[15:9]	Addressing		Bits[15:9] define the address of the relevant register. See the Addressing Registers section for further details.	0x0	R/W
8	RESERVED		Reserved.	0x0	R/W
[7:6]	V7B		V7B Voltage Range Selection.	0x3	R/W
		00	V7B ± 10 V.		
		01	V7B ± 2.5 V.		
		10	V7B ± 5 V.		
		11	V7B ± 10 V.		
[5:4]	V6B		V6B Voltage Range Selection.	0x3	R/W
		00	V6B ± 10 V.		
		01	V6B ± 2.5 V.		
		10	V6B ± 5 V.		
		11	V6B ± 10 V.		
[3:2]	V5B		V5B Voltage Range Selection.	0x3	R/W
		00	V5B ± 10 V.		
		01	V5B ± 2.5 V.		
		10	V5B ± 5 V.		
		11	V5B ± 10 V.		
[1:0]	V4B		V4B Voltage Range Selection.	0x3	R/W
		00	$V4B \pm 10 V$.		
		01	V4B ± 2.5 V.		
		10	V4B ± 5 V.		
		11	V4B ± 10 V.		

SEQUENCER STACK REGISTERS

Although the channel register defines the next channel for conversion (be it a diagnostic channel or pair of analog input channels), to sample numerous analog input channels, the 32 sequencer stack registers offer a convenient solution. Within the communication register, when the REGADDR5 bit is set to Logic 1, the contents of REGADDR[4:0] specifies 1 of the 32 sequencer stack registers. Within each sequencer stack register, the user can define a pair of analog inputs to sample simultaneously.

The structure of the sequence forms a stack, in which each row represents two channels to convert simultaneously. The sequence begins with Sequencer Stack Register 1 and cycles through to Sequencer Stack Register 32. If Bit D8 (the enable bit, SSRENx) within a sequencer stack register is set to 1, the sequence ends with the pair of analog inputs defined by that register, then returns to the first sequencer stack register, and resumes the cycle again. By default, the sequencer stack registers are programmed to cycle through Channel V0A and Channel V7B and Channel V7B. After a full or partial reset is issued, the sequencer stack register reinitializes to cycle through Channel V0A and Channel V0B to Channel V7B and Channel V7B.

Address: 0x20 to 0x3F, Reset: 0x0000, Name: Sequencer Stack Register 0 to Sequencer Stack Register 31




Table 28. Bit Descriptions for Sequencer Stack Register 0 to Sequencer Stack Register 31

Bits	Bit Name	Settings	Description	Reset	Access
[15:9]	Addressing		Bits[15:9] define the address of the relevant register. See the Addressing Registers section for further details.	0x0	R/W
8	SSREN0 to SSREN31		Setting this bit to 0 instructs the ADC to move to the next layer of the sequencer stack after converting the present channel pair. Setting this bit to 1 defines that layer of the sequencer stack as the final layer in the sequence. Thereafter, the sequencer loops back to the first layer of the stack.	0x0	R/W
	BSEL0 to BSEL31		Channel selection bits for ADC B channels.	0x0 ¹	R/W
		0000	VOB.		
		0001	V1B.		
		0010	V2B.		
		0011	V3B.		
		0100	V4B.		
		0101	V5B.		
		0110	V6B.		
		0111	V7B.		
		1000	Vcc.		
		1001	ALDO.		
		1010	Reserved.		
		1011	Set the dedicated bits for digital interface communication self test function. When the conversion codes is read, Code 0x2AAA is read out as the conversion code of Channel A, and Code 0x1555 is output as the conversion code of Channel B.		
		1100	Reserved.		
[3:0]	ASEL0 to ASEL31		Channel selection bits for ADC A channels. Settings are the same as for ADC B.	0x0 ¹	R/W

¹ After a full or partial reset is issued, the sequencer stack register is reinitialized to cycle through Channel V0A and Channel V0B to Channel V7A and Channel V7B. The remaining 24 layers of the stack are reinitialized to 0x0.

STATUS REGISTER

The status register is a 16-bit read only register. If the STATUSEN bit or the CRCEN bit is set to Logic 1 in the configuration register, the status register is read out at the end of all conversion words for the selected channels, including the self test channel if enabled in sequencer mode. Consult the CRC section and Figure 69.

MSB LSB

D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
	A, Bits[3:0]				B, Bi	ts[3:0]					CRC, B	its[7:0]			

Table 29. Bit Descriptions for Status Register

Bit	Bit Name	Settings	Description	Reset ¹	Access
[D15:D12]	A[3:0]		Channel Index for Previous Conversion Result on Channel A.	N/A	R
[D11:D8]	B[3:0]		Channel Index for Previous Conversion Result on Channel B.	N/A	R
[D7:D0]	CRC[7:0]		CRC Calculation for the Previous Conversion Result(S). Refer to the CRC section for further details.	N/A	R

¹ N/A means not applicable.

OUTLINE DIMENSIONS




Figure 70. 80-Lead Low Profile Quad Flat Package [LQFP] (ST-80-2) Dimensions shown in millimeters

ORDERING GUIDE

0.00			
Model ^{1, 2}	Temperature Range	Package Description	Package Option
AD7617BSTZ	-40°C to +125°C	80-Lead Low Profile Quad Flat Package [LQFP]	ST-80-2
AD7617BSTZ-RL	-40°C to +125°C	80-Lead Low Profile Quad Flat Package [LQFP], 13" Reel	ST-80-2
EVAL-AD7616SDZ		Use the AD7616 Evaluation Board	

¹ Z = RoHS Compliant Part.

² The EVAL-AD7616SDZ can evaluate the AD7616 and AD7617.

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Analog Devices Inc.:

AD7617BSTZ-RL AD7617BSTZ