

TABLE OF CONTENTS

Features.....	1	General Design Guidelines.....	10
General Description.....	1	Driving Nonresistive Loads.....	10
Functional Block Diagram.....	1	0-20 mA Operation.....	10
Product Highlights.....	1	Dual Supply Operation.....	10
Specifications.....	3	Operation With a Pass Transistor.....	10
Absolute Maximum Ratings.....	5	Power Dissipation Considerations.....	11
Electrostatic Discharge (ESD) Susceptibility.....	5	Adjustment Procedures.....	12
ESD Caution.....	5	Adjusting 4 mA Zero.....	12
Pin Configuration and Function Descriptions.....	6	Adjusting Span for 10 V FS.....	12
Typical Performance Characteristics.....	7	Adjusting Span for 2 V FS.....	13
Theory of Operation.....	8	Programming Other Spans.....	13
Buffer Amplifier.....	8	Adjusting Reference Output.....	13
V/I Converter.....	8	Bandwidth Control.....	14
4 mA Offset Generator.....	8	Buffer Amplifier Offset Adjust.....	14
Voltage Reference.....	8	Alarm Circuit.....	14
Applying the AD694.....	8	Applications Information.....	16
Basic Connections: 12.5 V Single-Supply		Current Output DAC Interface.....	16
Operation With 10 V FS.....	8	Single-Supply Digital to 4–20 MA Interface.....	16
Selecting a 2 V Full-Scale Input.....	9	Low Cost Sensor Transmitter.....	18
Selecting the 2 V Voltage Reference.....	9	Outline Dimensions.....	19
4.5 V Single Supply Operation.....	10	Ordering Guide.....	19

REVISION HISTORY

6/2024—Rev. B to Rev. C

Updated Format (Universal).....	1
Changes to Figure 1.....	1
Changes to Table 1.....	3
Added Table 3; Renumbered Sequentially.....	6
Deleted Figure 7; Renumbered Sequentially.....	8
Changes to Figure 7.....	9
Changes to Figure 9.....	11
Changes to Figure 11.....	12
Changes to Figure 12.....	13
Changes to Figure 13.....	13
Changes to Figure 14.....	14
Changes to Figure 16.....	14
Changes to Figure 17.....	15
Changes to Current Output DAC Interface Section.....	16
Changes to Figure 18 and Figure 19.....	16
Changes to Figure 20.....	18
Updated Outline Dimensions.....	19
Changes to Ordering Guide.....	19

SPECIFICATIONS

At +25°C, $R_L = 250\ \Omega$, and $V_S = +24\text{ V}$, unless otherwise noted. All min and max specifications are guaranteed, unless otherwise noted.

Table 1.

	AD694JN/AQ/AR			AD694BQ/BR			
Model	Min	Typ	Max	Min	Typ	Max	Unit
INPUT CHARACTERISTICS							
Input Voltage Range	-0.2	V _S -2.0 V	V _S -2.5 V	-0.2	V _S -2.0 V	V _S -2.5 V	V
Input Bias Current							
Either Input, T _{MIN} to T _{MAX}		1.5	5 ¹		1.5	5 ¹	nA
Offset Current, T _{MIN} to T _{MAX}		± 0.1	±1 ¹		± 0.1	±1 ¹	nA
Offset Current Drift		± 1.0	± 5.0		± 1.0	± 5.0	pA/°C
Input Impedance	5			5			MΩ
OUTPUT CHARACTERISTICS							
Operating Current Range	0		23	0		23	mA
Specified Performance	4		20	4		20	mA
Output Voltage Compliance	V _S -36 V ¹		V _S -2 V ¹	V _S -36 V ¹		V _S -2 V ¹	V
Output Impedance, 4-20 mA	40.0	50.0		40.0	50.0		MΩ
Current Limit (@ 2 × FS Overdrive)	24 ¹		44 ¹	24 ¹		44 ¹	mA
Slew Rate		1.3			1.3		mA/μs
SPAN AND ZERO ACCURACY ²							
4 mA Offset Error @ 0 V Input ³							
Error from 4.000 mA, 4 mA On		± 10	±20 ¹		± 5	±10 ¹	μA
Error from 0.000 mA, 4 mA Off	0	± 10	+20 ¹	0	+5	+10 ¹	μA
T _{MIN} to T _{MAX}		± 10	±40 ¹		± 5	±20 ¹	μA
vs. Supply (2 V Span/10 V Span)		0.3/0.05	0.8/0.4 ¹		0.3/0.05	0.8/0.4 ¹	μA/V
Trim Range, 4 mA Zero	2.0		4.8	2.0		4.8	mA
Span							
Nominal Transfer Function							
Input FS = 2 V		8.0			8.0		mA/V
Input FS = 10 V		1.6			1.6		mA/V
Transfer Function Error from Nom, Input FS = 2 V, 10 V		± 0.1	±0.3 ¹		± 0.05	±0.225 ¹	% of Span
T _{MIN} to T _{MAX}		± 0.002	± 0.005		± 0.001	±0.003 ¹	% of Span/°C
vs. Supply		± 0.001	±0.005 ¹		± 0.001	±0.005 ¹	% of Span/V
Nonlinearity ⁴		± 0.005	±0.015 ¹		± 0.001	±0.005 ¹	% of Span
4 mA On: Max Pin 9 Voltage			0.8			0.8	V
4 mA Off: Min Pin 9 Voltage	3.0	2.5		3.0	2.5		V
VOLTAGE REFERENCE							
Output Voltage: 10 V Reference	9.960 ¹	10.000	10.040 ¹	9.980 ¹	10.000	10.020 ¹	V
Output Voltage: 2 V Reference	1.992 ¹	2.000	2.008 ¹	1.996	2.000	2.004 ¹	V
T _{MIN} to T _{MAX} ⁵			50 ¹			45 ¹	ppm/°C
vs. Load, V _{REF} = 2 V, 10 V		0.15	0.50 ¹		0.15	0.50 ¹	mV/mA
vs. Supply, V _{REF} = 2 V, 10 V		± 0.001	±0.005 ¹		±0.001	±0.005 ¹	%/V
Output Current							
Source	5 ¹			5			mA
Sink		0.2			0.2		mA
ALARM CHARACTERISTICS							
V _{CE(SAT)} @ 2.5 mA		0.35			0.35		V
Leakage Current			±1 ¹			±1 ¹	μA
Alarm Pin Current (Pin 10)		20			20		mA

SPECIFICATIONS

Table 1. (Continued)

	AD694JN/AQ/AR			AD694BQ/BR			
Model	Min	Typ	Max	Min	Typ	Max	Unit
POWER REQUIREMENTS							
Specified Performance		24				24	V
Operating Range							
2 V FS, $V_{REF} = 2$ V	4.5 ¹		36 ¹	4.5 ¹		36 ¹	V
2 V, 10 V FS, $V_{REF} = 2$ V, 10 V	12.5 ¹		36 ¹	12.5 ¹		36 ¹	V
Quiescent Current, 4 mA Off		1.5	2.0 ¹	1.5		2.0 ¹	mA
TEMPERATURE RANGE							
Specified Performance ⁶							
AD694AQ/BQ/AR/BR	−40		+85	−40		+85	°C
AD694JN	0		+70	0		+70	°C
Operating							
AD694AQ/BQ/AR/BR	−55		+125	−55		+125	°C
AD694JN	−40		+85	−40		+85	°C
BUFFER AMPLIFIER ⁷							
Input Offset Voltage							
Initial Offset T_{MIN}		±150	±500 ¹		± 150	±500 ¹	μV
to T_{MAX}		± 2	± 3		± 2	± 3	μV/°C
vs. Supply	80	90		80	90		dB
vs. Common Mode	80	90		80	90		dB
Trim Range	±2.5 ¹	±4.0		±2.5 ¹	±4.0		mV
Frequency Response							
Unity Gain, Small Signal		300			300		kHz
Input Voltage Noise (0.1 Hz to 10 Hz)		2			2		μV p-p
Open-Loop Gain							
$V_O = +10$ V, $R_L \geq 10$ kΩ		50			50		V/mV
Output Voltage @ Pin 1, FB ²							
Minimum Output Voltage		1.0	10		1.0	10	mV
Maximum Output Voltage	$V_S - 2.5$ V	$V_S - 2$ V		$V_S - 2.5$ V	$V_S - 2$ V		V

¹ Tested on all production units at final electrical test. Results from those tests are used to calculate outgoing quality levels.

² The single supply op amps of the AD694, lacking pull down current, may not reach 0.000 V at their outputs. For this reason, span, offset, and nonlinearity are specified with the input amplifiers operating in their linear range. The input voltage used for the tests is 5 mV to 2 V and 5 mV to 10 V for the two precalibrated input ranges. Span and zero accuracy are tested with the buffer amplifier configured as a follower.

³ Offset at 4 mA out and 0 mA out are extrapolated to 0.000 V input from measurements made at 5 mV and at full scale. See Note 2.

⁴ Nonlinearity is specified as the maximum deviation of the output, as a % of span, from a straight line drawn through the endpoints of the transfer function.

⁵ Voltage reference drift guaranteed by the Box Method. The voltage reference output over temperature will fall inside of a box whose length is determined by the temperature range and whose height is determined by the maximum temperature coefficient multiplied by the temperature span in degrees C.

⁶ Devices tested at these temperatures with a pass transistor. Allowable temperature range of operation is dependent upon internal power dissipation. Absolute maximum junction and case temperature should not be exceeded. See the [Power Dissipation Considerations](#) section.

⁷ Buffer amplifier specs for reference. Buffer amplifier offset and drift already included in Span and Zero accuracy specs above.

ABSOLUTE MAXIMUM RATINGS

No pin, other than I_{OUT} (11) and $\pm Sig$ (2), (3) as noted, may be permitted to become more negative than Com (5). No pin may be permitted to become more positive than V_S (13).

Table 2.

Parameter	Rating
Supply Voltage	36 V
V_S to I_{OUT}	36 V
Input Voltage, (Either Input Pin 2 or 3)	−0.3 V to +36 V
Reference Short Circuit to Common	Indefinite
Alarm Voltage, Pin 10	36 V
4 mA Adj, Pin 6	1 V
4 mA On/Off, Pin 9	0 V to 36 V
Storage Temperature Range	
AD694Q	−65°C to +150°C
AD694N, R	−65°C to +125°C
Lead Temperature, 10 sec Soldering	300°C
Maximum Junction Temperature	150°C
Maximum Case Temperature	
Plastic Package (N, R)	125°C
Cerdip Package (Q)	125°C
Transistor Count	75 Active Devices
Substrate Connection	to Com, Pin 5
Thermal Characteristics	
Plastic (N) Package	
θ_{JC}	50°C/Watt
θ_{CA} (Still Air)	85°C/Watt
Cerdip (Q) Package	
θ_{JC}	30°C/Watt
θ_{CA} (Still Air)	70°C/Watt
Plastic (R) Package	
θ_{JC}	27°C/Watt
θ_{CA} (Still Air)	73°C/Watt

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

ELECTROSTATIC DISCHARGE (ESD) SUSCEPTIBILITY

All pins are rated for a minimum of 4000 V protection, except for Pins 2, 3 and 9 which are rated to survive a minimum of 1500 V. ESD testing conforms to Human Body Model. Always practice ESD prevention.

ESD CAUTION



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS




Figure 2. Pin Configuration

Table 3. Pin Function Descriptions

Pin No.	Mnemonic	Description
1	FB	Feedback (FB). The Class A output of the buffer amplifier appears at this pin. The output range extends from about 1 mV above common to within 2.5 V of V_S when the amplifier is operated as a follower. The amplifier can source a maximum load of 5 k Ω , but can sink only as much as its internal 10 k Ω pulldown resistor allows.
2	-SIG	Negative Signal (-SIG). The buffer amplifier is connected as the voltage follower to drive voltage to current (V/I) converter by connecting FB (Pin 1) to this pin.
3	+SIG	Positive Signal (+SIG). This pin is the positive input of the buffer amplifier.
4	2V FS	2 V Full-Scale (FS). The 2 V full-scale option is selected by shorting this pin to Pin 5.
5	COM	Common (COM). This pin must be connected to the ground.
6	4mA ADJUST (Adj)	4 mA Adjust (Adj). This pin allows the offset current to be adjusted to any current in the range of 2 mA to 4.8 mA.
7	10V (FORCE)	Voltage Reference. The voltage reference is set to a 2 V output by shorting this pin to Pin 8. The 10 V option is available for supply voltages greater than 12.5 V.
8	2V (SENSE)	Voltage Reference. The voltage reference is set to a 2 V output by shorting Pin 7 to this pin. The 2 V reference option can be used with all supply voltages greater than 4.5 V. Float this pin for 10 V voltage reference.
9	4mA ON/OFF	Jiggle Pin. This pin can shut off the offset current completely if it is lifted to 3.0 V or more, allowing 0 mA to 20 mA operation.
10	ALARM	Alarm. Alarm pin circuit warns of open circuit conditions at I_{OUT} (Pin 11), or of attempts to drive the voltage at I_{OUT} higher than $V_S - 2$ V. The alarm transistor pulls down if an out of control current is sensed at I_{OUT} .
11	I_{OUT}	Output Current (I_{OUT}). The output stage of the V/I converter is of a unique design that allows the I_{OUT} pin to drive a load below the common (substrate) potential of the device.
12	BOOST	Boost. A boost transistor can be added to increase the current drive capability of the 2 V mode.
13	V_S	Positive Supply Voltage (V_S).
14	BW ADJUST	Bandwidth Adjust (BW ADJUST). The bandwidth of this device can be limited to provide noise filtering. This is achieved by connecting an external capacitor from this pin to Pin 13.
15, 16	V_{OS} ADJUST	Input Voltage Offset Adjust (V_{OS} ADJUST).

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 3. Typical Minimum Supply Voltage vs. Temperature for 2 V and 10 V Full Scale




Figure 4. Maximum R_L vs. Supply Voltage




Figure 5. Voltage Reference Power Supply Rejection




Figure 6. I_{OUT} : Voltage Compliance vs. Temperature

THEORY OF OPERATION

The operation of the AD694 can best be understood by dividing the circuit into three functional parts (see Figure 1). First, a single supply input amplifier buffers the high level, single-ended input signal. The buffer amplifier drives the second section, a voltage to current (V/I) converter, that makes a 0 to 16 mA signal dependent current.

The third section, a voltage reference and offset generator, is responsible for providing the 4 mA offset current signal.

BUFFER AMPLIFIER

The buffer amplifier is a single supply amplifier that may be used as a unity gain buffer, an output amplifier for a current output DAC, or as a gain block to amplify low level signals. The amplifier's PNP input stage has a common-mode range that extends from a few hundred mV below ground to within 2.5 V of V_S . The Class A output of the amplifier appears at Pin 1 (FB). The output range extends from about 1 mV above common to within 2.5 V of V_S when the amplifier is operated as a follower. The amplifier can source a maximum load of 5 k Ω , but can sink only as much as its internal 10 k Ω pulldown resistor allows.

V/I CONVERTER

The ground referenced, input signal from the buffer amplifier is converted to a 0 to 0.8 mA current by A2 and level shifted to the positive supply. A current mirror then multiplies this signal by a factor of 20 to make the signal current of 0 to 16 mA. This technique allows the output stage to drive a load to within 2 V of the positive supply (V_S). Amplifier A2 forces the voltage at Pin 1 across resistors R1 and R2 by driving the Darlington transistor, Q2. The high gain Darlington transmits the resistor current to its collector and to R3 (900 Ω). A3 forces the level shifted signal across the 45 Ω resistor to get a current gain of 20. The transfer function of the V/I stage is therefore:

$$I_{OUT} = 20 \times V_{PIN1} / (R1 + R2) \quad (1)$$

resulting in a 0-16 mA output swing for a 0-10 V input. Tying Pin 4 (2 V FS) to ground shorts out R2 and results in a 2 V full-scale input for a 16 mA output span.

The output stage of the V/I converter is of a unique design that allows the IOUT pin to drive a load below the common (substrate) potential of the device. The output transistor can always drive a load to a point 36 V below the positive supply (V_S). An optional NPN pass transistor can be added to transfer most of the power dissipation off-chip, to extend the temperature range of operation.

The output stage is current-limited at approximately 38 mA to protect the output from an overdrive at its inputs. The V/I will allow linear operation to approximately 24 mA. The V/I converter also has an open collector alarm (Pin 10) which warns of open-circuit condition at the IOUT pin or of attempts to drive the output to a voltage greater than $V_S - 2$ V.

4 MA OFFSET GENERATOR

This circuit converts a constant voltage from the voltage reference to a constant current of approximately 200 μ A. This current is summed with the signal current at Pin 14 (BW Adjust), to result in a constant 4 mA offset current at I_{OUT} . The 4 mA Adj (Pin 6) allows the offset current to be adjusted to any current in the range of 2 mA to 4.8 mA. Pin 9 (4 mA On/Off) can shut off the offset current completely if it is lifted to 3.0 V or more, allowing 0 to 20 mA operation of the AD694. In normal 4-20 mA operation, Pin 9 is connected to ground.

VOLTAGE REFERENCE

A 2 V or 10 V voltage reference is available for user applications, selectable by pin-strapping. The 10 V option is available for supply voltages greater than 12.5 V, the 2 V output is available over the whole 4.5 V to 36 V power supply range. The reference can source up to 5 mA for user applications. A boost transistor can be added to increase the current drive capability of the 2 V mode.

APPLYING THE AD694

The AD694 can easily be connected for either dual or single supply operation, to operate from supplies as low as 4.5 V and as high as 36 V. The following sections describe the different connection configurations, as well as adjustment methods.

Table 4 shows possible connection options.

Table 4. Precalibrated Ranges for the AD694

Input Range	Output Range	Voltage Reference	Min V_S	Pin 9	Pin 4	Pin 8
0-2 V	4-20 mA	2 V	4.5 V	Pin 5	Pin 5	Pin 7
0-10 V	4-20 mA	2 V	12.5 V	Pin 5	Open	Pin 7
0-2.5 V	0-20 mA	2 V	5.0 V	≥ 3 V	Pin 5	Pin 7
0-12.5 V	0-20 mA	2 V	15.0 V	≥ 3 V	Open	Pin 7
0-2 V	4-20 mA	10 V	12.5 V	Pin 5	Pin 5	Open
0-10 V	4-20 mA	10 V	12.5 V	Pin 5	Open	Open
0-2.5 V	0-20 mA	10 V	12.5 V	≥ 3 V	Pin 5	Open
0-12.5 V	0-20 mA	10 V	15.0 V	≥ 3 V	Open	Open

BASIC CONNECTIONS: 12.5 V SINGLE-SUPPLY OPERATION WITH 10 V FS

Figure 7 shows the minimal connections required for basic operation with a 12.5 V power supply, 10 V input span, 4-20 mA output span, and a 10 V voltage reference. The buffer amplifier is connected as a voltage follower to drive the V/I converter by connecting FB (Pin 1) to -Sig (Pin 2). 4 mA On/ Off (Pin 9) is tied to ground (Pin 5) to enable the 4 mA offset current. The AD694 can drive a maximum load $R_L = [V_S - 2 \text{ V}] / 20 \text{ mA}$, thus the maximum load with a 12.5 V supply is 525 Ω .

THEORY OF OPERATION

SELECTING A 2 V FULL-SCALE INPUT

The 2 V full-scale option is selected by shorting Pin 4 (2 V FS) to Pin 5 (Common). The connection should be as short as possible; any parasitic resistance will affect the precalibrated span accuracy.

SELECTING THE 2 V VOLTAGE REFERENCE

The voltage reference is set to a 2 V output by shorting Pin 7 to Pin 8 (10 V Force to 2 V Sense). If desired, the 2 V reference can be set up for remote force and sense connection. Keep in mind that

the 2 V Sense line carries a constant current of 100 μ A that could cause an offset error over long wire runs. The 2 V reference option can be used with all supply voltages greater than 4.5 V.

An NPN boost transistor can be added in the 2 V mode to increase the current drive capability of the 2 V reference. The 10 V force pin is connected to the base of the NPN, and the NPN emitter is connected to the 2 V sense pin. The minimum V_S of the part increases by approximately 0.7 V.




Figure 7. Minimal Connections for 0 V to 10 V Single-Ended Input, 4–20 mA Output, 10 V Reference Output

THEORY OF OPERATION

4.5 V SINGLE SUPPLY OPERATION

For operation with a 4.5 V power supply, the input span and the voltage reference output must be reduced to give the amplifiers their required 2.5 V of headroom for operation. This is done by adjusting the AD694 for 2 V full-scale input, and a voltage reference output of 2 V as described above.

GENERAL DESIGN GUIDELINES

A 0.1 μF decoupling capacitor is recommended in all applications from V_S (Pin 13) to Com (Pin 5). Additional components may be required if the output load is nonresistive, see section on driving nonresistive loads. The buffer amplifier PNP inputs should not be brought more negative than -0.3 V from common, or they will begin to source large amounts of current. Input protection resistors must be added to the inputs if there is a danger of this occurring. The output of the buffer amplifier, Pin 1 (FB), is not short circuit protected. Shorting this pin to ground or V_S with a signal present on the amplifier may damage it. Input signals should not drive Pin 1 (FB) directly; always use the buffer amplifier to buffer input signals.

DRIVING NONRESISTIVE LOADS

The AD694 is designed to be stable when driving resistive loads. Adding a 0.01 μF capacitor from I_{OUT} (Pin 11) to Com (Pin 5), as shown in Figure 8, ensures the stability of the AD694 when driving inductive or poorly defined loads. This capacitor is recommended when there is any uncertainty as to the characteristics of the load.




Figure 8. Capacitor Utilized When Driving Nonresistive Loads; Protection Diodes Used When Driving Inductive Loads

Additional protection is recommended when driving inductive loads. Figure 8 shows two protective diodes, D1 and D2, added to protect against voltage spikes that may extend above V_S or below common that could damage the AD694. These diodes should be used in addition to the 0.01 μF capacitor. When the optional NPN transistor is used, the capacitor and diodes should connect to the NPN emitter instead of Pin 11.

0-20 MA OPERATION

A 0–20 mA output range is available with the AD694 by removing the 4 mA offset current with the 4 mA On/Off pin. In normal 4–20

mA operation, the 4 mA On/Off (Pin 9) is tied to ground, enabling the 4 mA offset current. Tying Pin 9 to a potential of 3 V or greater turns off the 4 mA offset current; connecting Pin 9 to the 10 V reference, the positive supply, or a TTL control pin, is a convenient way to do this. In 0–20 mA mode, the input span is increased by 20%, thus the precalibrated input spans of 2 V and 10 V become 2.5 V and 12.5 V. Minimum supply voltages for the two spans increase to 5 V and 15 V.

The 4 mA On/Off pin may also be used as a “jiggle pin” to unstick valves or actuators, or as a way to shut off a 4–20 mA loop entirely. Note that the pin only removes the 4 mA offset and not the signal current.

DUAL SUPPLY OPERATION

Figure 9 shows the AD694 operated in dual supply mode. (Note that the pass transistor is shown for illustration and is not required for dual supply operation.) The device is powered completely by the positive supply which may be as low as 4.5 V. The unique design of the output stage allows the I_{OUT} pin to extend below common to a negative supply. The output stage can source a current to a point 36 V below the positive supply. For example, when operated with a 12.5 V supply, the AD694 can source a current to a point as low as 23.5 V below common. This feature can simplify the interface to dual supply DACs by eliminating grounding and level-shifting problems while increasing the load that the transmitter is able to drive. Note that the I_{OUT} pin is the only pin that should be allowed to extend lower than -0.3 V of common.

OPERATION WITH A PASS TRANSISTOR

The AD694 can operate as a stand-alone 4–20 mA converter with no additional active components. However, provisions have been made to connect I_{OUT} to the base of an external NPN pass transistor as shown in Figure 9. This permits a majority of the power dissipation to be moved off-chip to enhance performance and extend the temperature range of operation. Note that the positive output voltage compliance is reduced by approximately 0.7 V, the V_{BE} of the pass device. A 50 Ω resistor should be added in series with the pass transistor collector, when the AD694 is operated with dual supplies, as shown in Figure 9. This will not reduce the voltage compliance of the output stage.

The external pass transistor selected should have a BV_{CEO} greater than the intended supply voltage with a sufficient power rating for continuous operation with 25 mA current at the supply voltage. F_T should be in the 10 MHz to 100 MHz range and β should be greater than 10 at a 20 mA emitter current. Heat sinking the external pass transistor is suggested.

THEORY OF OPERATION




Figure 9. Using Optional Pass Transistor to Minimize Self-Heating Errors; Dual Supply Operation Shown

POWER DISSIPATION CONSIDERATIONS

The AD694 is rated for operation over its specified temperature without the use of an external pass transistor. However, it is possible to exceed the absolute maximum power dissipation, with some combinations of power supply voltage and voltage reference load. The internal dissipation of the part can be calculated to determine if there is a chance that the absolute maximum dissipation may be exceeded. The die temperature must never exceed 150°C.

Total power dissipation (P_{TOT}), is the sum of power dissipated by the internal amplifiers, P (Standing), the voltage reference, $P(V_{REF})$ and the current output stage, $P(I_{OUT})$ as follows:

$$P_{TOT} = P(\text{Standing}) + P(V_{REF}) + P(I_{OUT}) \quad (2)$$

where:

$$P(\text{Standing}) = 2 \text{ mA (max)} \times V_S$$

$$P(V_{REF}) = (V_S - V_{REF}) \times I_{VREF}$$

$$P(I_{OUT}) = (V_S - V_{OUT}) \times I_{OUT}(\text{max})$$

$I_{OUT}(\text{max})$ may be the max expected operating current, or the overdriven current of the device.

$P(I_{OUT})$ drops to $(2 \text{ V} \times I_{OUT})$ if a pass transistor is used.

Definitions:

V_{REF} = output voltage of reference

I_{VREF} = output current of reference

V_S = supply voltage

V_{OUT} = voltage at I_{OUT} pin

An appropriate safety factor should be added to P_{TOT} .

The junction temperature may be calculated with the following formula:

$$T_J = P_{TOT}(\theta_{JC} + \theta_{CA}) + T_{AMBIENT} \quad (3)$$

θ_{JC} is the thermal resistance between the chip and the package (case), θ_{CA} is the thermal resistance between the case and its sur-

roundings and is determined by the characteristics of the thermal connection of the case to ambient.

For example, assume that the part is operating with a V_S of 24 V in the CERP package at 50°C, with a 1 mA load on the 10 V reference. Assume that I_{OUT} is grounded and that the max I_{OUT} would be 20 mA. The internal dissipation would be:

$$\begin{aligned} P_{TOT} &= 2 \text{ mA} \times 24 \text{ V} + (24 \text{ V} - 10 \text{ V}) \times 1 \text{ mA} + (24 \text{ V} - 0 \text{ V}) \\ &\times 20 \text{ mA} \\ &= 48 \text{ mW} + 14 \text{ mW} + 480 \text{ mW} = 542 \text{ mW} \end{aligned} \quad (4)$$

Using θ_{JC} of 30°C/W and θ_{CA} of 70°C/W (from specifications page), the junction temperature is:

$$T_J = 542 \text{ mW} (30^\circ\text{C/W} + 70^\circ\text{C/W}) + 50^\circ\text{C} = 104.2^\circ\text{C} \quad (5)$$

The junction temperature is in the safe region.

Internal power dissipation can be reduced either by reducing the value of θ_{CA} through the use of air flow or heat sinks, or by reducing P_{TOT} of the AD694 through the use of an external pass transistor.

Figure 10 shows the maximum case and still air temperatures for a given level of power dissipation.

THEORY OF OPERATION




Figure 10. Internal Power Dissipation in mW

ADJUSTMENT PROCEDURES

The following sections describe methods for trimming the output current offset, the span, and the voltage reference.

ADJUSTING 4 mA ZERO

The 4 mA zero current may be adjusted over the range of 2 mA to 4.8 mA to accommodate large input signal offsets, or to allow small adjustment in the zero current. The zero may be adjusted by pulling up or down on Pin 6 (4 mA Adj) to increase or decrease the nominal offset current. The 4 mA Adj. (Pin 6) should not be driven to a voltage greater than 1 V. The arrangement of Figure 11 gives an approximately linear adjustment of the 4mA offset within fixed limits. To find the proper resistor values, first select X, the desired range of adjustment as a fraction of 4 mA. Substitute this value in the appropriate formula below along with the chosen reference output voltage ($V_{REF} = 2 \text{ V}$ or 10 V usually), to determine the resistor values required.

$$R_P = 180 \Omega (1/X - 4.5) \quad (6)$$

$$R_F = 500 \Omega [(V_{REF} / 1.22 \text{ V}) - 0.18 - 0.82X] / [1/X - 4.5] \quad (7)$$

These formulae take into account the $\pm 10\%$ internal resistor tolerance and ensure a minimum adjustment range for the 4 mA offset. For example, assume the 2 V reference option has been selected. Choosing $X = 0.05$, gives an adjustment range of $\pm 5\%$ of the 4 mA offset.

$$R_P = 180 \Omega (1/0.05 - 4.5) = 2.79 \text{ k}\Omega \quad (8)$$

$$R_F = 500 \Omega [(2 \text{ V} / 1.22) - 0.18 - 0.82 \times 0.05] / [1/0.05 - 4.5] = 10.99 \text{ k}\Omega \quad (9)$$

These can be rounded down to more convenient values of 2.5 k Ω and 9.76 k Ω . In general, if the value of R_P is rounded down slightly, the value of R_F should be rounded down proportionately, and vice versa. This helps to keep the adjustment range symmetrical.




Figure 11. Optional 4 mA Zero Adjustment

ADJUSTING SPAN FOR 10 V FS

When the AD694 is configured with a 10 V input full-scale the span may be adjusted using the network shown in Figure 12. This scheme allows an approximately linear adjustment of the span above or below the nominal value. The span adjustment does not interact with the 4 mA offset. To select R_S and R_T , choose X, the desired adjustment range as a fraction of the span. Substitute this value in the appropriate formula below.

$$R_T = 1.8 \text{ k}\Omega ((1 - X)/X) \quad (10)$$

$$R_S = 9 \text{ k}\Omega [1 - 0.2 (1 + X)(1 - X)] / 2X \quad (11)$$

These formulae take into account the $\pm 10\%$ absolute resistor tolerance of the internal span resistors and ensure a minimum adjustment range of the span. For example, choosing the adjustment range to be $\pm 2\%$, or 0.02 gives:

$$R_T = 1.8 \text{ k}\Omega ((1 - 0.02) / 0.02) = 88.2 \text{ k}\Omega \quad (12)$$

$$R_S = 9 \text{ k}\Omega [1 - 0.2 (1 + 0.02)(1 - 0.02)] / (2 \times 0.02) = 175.5 \text{ k}\Omega \quad (13)$$

These values can be rounded up to the more convenient values of 100 k Ω and 198 k Ω . In general, if R_T is rounded up, then the value of R_S should be rounded up proportionally, and vice versa.

THEORY OF OPERATION




Figure 12. Span Adjustment, 10 V Full Scale

ADJUSTING SPAN FOR 2 V FS

The precalibrated 2 V full-scale range requires a different adjustment scheme due to the single supply nature of the AD694. Figure 13 shows an adjustment scheme that allows an approximately linear adjustment of the 2 V span plus or minus the nominal value. The span adjustment does not affect the value of the 4 mA offset current.

To find the proper resistor values first select X , the desired range of adjustment as a fraction of the output span. Substitute this value into the following formulae:

$$R_A = 2 \times X \times R_B \quad (14)$$

where R_B is greater than 5 K

$$R_C = (2.75 \text{ k}\Omega \times X) / (1 - 0.275X) \quad (15)$$

These formulae take into account the $\pm 10\%$ absolute tolerance of the internal span resistors and ensure a minimum adjustment range.

For example, choosing the adjustment range to be $\pm 320 \mu\text{A}$ of FS or, $\pm 2\%$, let $X = 0.02$. Thus:

$$\text{Setting } R_B = 10 \text{ K, then } R_A = 2(0.02) \times 10 \text{ k}\Omega = 400 \Omega$$

$$R_C = (2.75 \text{ k}\Omega \times 0.02) / (1 - 0.275 \times (0.02)) = 55.3 \Omega$$

The value of R_C can be rounded to the more convenient value of 49.9 Ω . In general, if R_A is rounded up, then R_C should be rounded up proportionally, and vice versa; rounding up will increase the range of adjustment.




Figure 13. Span Adjustment, 2 V Full Scale

PROGRAMMING OTHER SPANS

There are two methods for programming input spans less than 10 V. The first decreases the input span by programming a non-inverting gain into the buffer amplifier. For example, to achieve an input span of 0–5 V, the AD694 is set in its 10 V full-scale mode and the buffer amplifier is configured with a noninverting gain of 2 by adding 2 resistors. Now a 5 V signal at +Sig results in a 10 V full-scale signal at FB (Pin 1), the input to the V/I. This method requires that the V/I be programmed to a 10 V full scale for input spans between 2 V to 10 V. It should be programmed to a 2 V full scale if input spans of less than 2 V are required. This adjustment scheme makes the accuracy of the span adjustment dependent upon the ratio accuracy of the required gain resistors. Thus, it is possible to accurately configure spans other than 2 V or 10 V without using trimming potentiometers, given that the resistor ratios are sufficiently accurate. A supply voltage of 12.5 V is required for spans between 2 V and 10 V. Spans below 2 V require a VS of 4.5 V or greater.

A second method, allows other spans of less than 10 V to be programmed when supply voltage is less than 12.5 V. Since the AD694 amplifiers require 2.5 V of headroom for operation, a 5 V full-scale input is possible with a 7.5 V supply. This is achieved by placing a resistor, in parallel with R2, (2 V FS [Pin 4] to Com [Pin 5]), to adjust the transconductance of the V/I converter without a headroom penalty. A disadvantage of this method is that the external resistor must match the internal resistor in a precise manner, thus a span trim will be required. The value should be chosen to allow for the $\pm 10\%$ uncertainty in the absolute value of the internal resistor R2.

ADJUSTING REFERENCE OUTPUT

Figure 14 shows one method of making small adjustments to the 10 V reference output. This circuit allows a linear adjustment range of $\pm 200 \text{ mV}$. The 2 V reference may also be adjusted but only in the positive direction.

THEORY OF OPERATION

Other reference voltages can be programmed by adding external resistors. For example, a resistor placed in parallel with R5 can be added to boost the reference output as high as 20 V. Conversely, a resistor in parallel with R6 can be used to set the reference voltage to a value between 2 V and 10 V. The output voltage $V_{REF} = 2 \text{ V} (R_6 + R_5)/R_5$. In choosing external adjustment resistors remember that the internal resistors, while ratio matched to a high degree of accuracy, have an absolute resistor tolerance of only $\pm 10\%$. Be prepared to compensate for this if a precise voltage other than the precalibrated values of 2 V or 10 V is required.




Figure 14. 10 V Reference Output Adjustment

BANDWIDTH CONTROL

The bandwidth of the AD694 can be limited to provide noise filtering. This is achieved by connecting an external capacitor from BW ADJ (Pin 14) to V_S (Pin 13) as shown in Figure 15. To program the bandwidth, substitute the desired bandwidth in Hz, into the formula below to determine the required capacitor.

$$C = 1 / (2\pi \times BW \times 900 \Omega) \quad (16)$$

The bandwidth chosen will vary $\pm 10\%$ due to internal resistor tolerance, plus an additional amount due to capacitor tolerance.

This method of bandwidth control is not recommended as a way to filter large high frequency transients in the input signal. It is recommended that frequencies greater than the BW of the buffer amplifier be eliminated with an input filter to avoid rectification of noise by the input amplifiers.




Figure 15. Noise Filtering with an External Capacitor

BUFFER AMPLIFIER OFFSET ADJUST

The buffer amplifier input voltage offset has been laser trimmed to a high degree of accuracy; however, there may be occasions when an offset trim is desired. Figure 16 shows the adjustment method; a trim range of greater than $\pm 2.5 \text{ mV}$ is available with this scheme. It is not recommended that this adjustment method be used to affect the 4 mA offset current as the trim will induce offset drift into the buffer amplifier. The buffer amplifier will drift approximately $1 \mu\text{V}/^\circ\text{C}$ for each $300 \mu\text{V}$ of induced offset. To adjust the 4 mA offset current refer to the Adjusting 4 mA Zero section.




Figure 16. Buffer Amplifier V_{OS} Adjustment

ALARM CIRCUIT

The AD694 has an alarm circuit which warns of open circuit conditions at I_{OUT} (Pin 11), or of attempts to drive the voltage at I_{OUT} higher than $V_S - 2 \text{ V}$. The alarm transistor will pull down if an out of control condition is sensed. The alarm current is limited to about 20 mA.

Figure 17 shows a typical application. In a digital/analog system the alarm can provide a TTL signal to a controller. The collector of the alarm transistor is tied to the system logic supply through a $20 \text{ k}\Omega$ pull-up resistor. The alarm is off in normal operation and the voltage at the alarm pin is high. In the event that the wire from I_{OUT} (Pin 11) is opened, or if a large input overdrive forces I_{OUT} too close to V_S , then the alarm pin is driven low. This configuration is compatible with CMOS or TTL logic levels. The alarm transistor can also be used to directly drive an LED or other indicators.

THEORY OF OPERATION




Figure 17. Using the Alarm to Drive a TTL Gate

APPLICATIONS INFORMATION

CURRENT OUTPUT DAC INTERFACE

The AD694 can be easily interfaced to current output DACs to construct a digital to 4–20 mA interface as shown in [Figure 18](#). The AD694 provides the voltage reference and the buffer amplifier necessary to operate the DAC. Only simple connections are necessary to construct the circuit. The 10 V reference of the AD694 supplies reference input of the [AD565A](#). The buffer amplifier converts the full-scale current to +10 V utilizing the internal resistors in the DAC; therefore the AD694 is configured for a 10 V full-scale input. A 10 pF capacitor compensates for the 25 pF output capacitance of the DAC. An optional 100 Ω trim resistor (R_T) allows the full-scale to be trimmed, a 50 Ω resistor may be substituted if a trim is not required; accuracy will be typically ± 1 LSB and the trim does not affect the 4 mA offset. Care should be taken in managing the circuit grounds. Connections from AD694 Pin 9 and Pin 3 must be as short as possible and to a single point close to Pin 5 of the AD694. Best practice is to have separate connections to the star ground from each pin. The 4–20 mA output (Pin 11) must have a return path to the power ground. The return line from the load may be connected to the power ground, or to the -15 V supply based upon the size of the load to be driven, and on power dissipation considerations.

SINGLE-SUPPLY DIGITAL TO 4–20 MA INTERFACE

A 12 bit input to 4–20 mA output interface can be constructed that operates on a single 15 V supply. The DAC is operated in

its voltage switching mode; this allows the DAC, when supplied with a voltage reference of less than 2.5 V, to provide an output voltage that is proportional to the digital input code and ranges from 0 V to V_{REF} . The AD694 voltage reference is connected to supply 2 V and the input stage is set to a 2 V full scale; the input buffer amplifier serves to buffer the voltage output from the DAC. Connected in this manner, a full-scale DAC input code will result in a 20 mA output and an all 0 code will result in a 4 mA output. The loading on the AD694 voltage reference is code dependent, and the response time of the circuit will be determined by the reaction of the voltage reference. The supply voltage to the [AD7541A](#) should be kept close to 15 V. If V_S is reduced significantly from 15 V the differential nonlinearity of the DAC will increase and the linearity will be degraded.

In some applications it is desirable to have some underrange and overrange in the 4–20 mA output. For example, assume an over and under range capability of $\pm 5\%$ of span is needed, then the output current range corresponding to the full scale of the DAC is 3.2 mA to 20.8 mA. To accomplish this, the span of the AD694 would be increased 10% to 17.6 mA by adding a noninverting gain of 1.1 to the buffer amplifier. The 4 mA offset would then be reduced by 0.8 mA, by utilizing the adjustment scheme explained in Adjusting 4 mA Zero section. Then a digital input from all zero code to full scale would result in an output current of 3.2 mA to 20.8 mA.




Figure 18. Digital to 4–20 mA Interface Using a Current Steering DAC

APPLICATIONS INFORMATION




Figure 19. Single-Supply Digital Input to 4–20 mA Output

APPLICATIONS INFORMATION

LOW COST SENSOR TRANSMITTER

Sensor bridges typically output differential signals in the 10 mV to 100 mV full-scale range. With an AD694, a dual op amp, and some resistors, an instrumentation amplifier front end can be added which easily handles these types of low level signals.

The traditional 3 op amp instrumentation amplifier is built using an AD708 dual op amp for the front end, and the AD694's buffer amplifier is used for the subtractor circuit, as shown in Figure 20. The AD694's 2 V reference is used to provide a "ground" of 2 V that ensures proper operation of the in amp over a wide common mode range. The reference pin of the subtractor circuit is tied to the 2 V reference (point C). A 2 kΩ pull-down resistor ensures that the voltage reference will be able to sink any subtractor current. The 2 V FS (Pin 4) is attached to the 2 V reference; this offsets the input range of the V/I converter 2 volts positive, to match the "ground" of the in amp.

The AD694 will now output a 4–20 mA output current for a 0 V to 2 V differential swing across V_A . The gain of the in amp front end

is adjusted so that the desired full-scale input signal at V_{IN} results in a V_A of 2 V. For example a sensor that has a 100 mV full scale will require a gain of 20 in the front end. The gain is determined according to the equation:

$$G = [2R_S/R_g] + 1 \quad (17)$$

The circuit shown, will convert a positive differential signal at V_{IN} to a 4–20 mA current. The circuit has common-mode range of 3 V to 8 V. The low end of the common-mode range is limited by the AD708's ability to pull down on R_S . A single supply amplifier could be used instead to extend the common-mode range down to about 1.5 V.

As shown, the circuit handles positive differential signals (V_{IN} positive). To handle bipolar differential signals (V_{IN} is positive or negative), the reference pin of the in amp (Point C) must be offset positively from the 2 V reference. For example, disconnecting Point C from the 2 V reference and connecting it to a 3 V source would result in a V_A of 1 V (or half scale) for a zero volt differential input from the sensor.




Figure 20. Low Cost Sensor Transmitter

OUTLINE DIMENSIONS

Package Drawing (Option)	Package Type	Package Description
Q-16	CERDIP	16-Lead Ceramic DIP-Glass Hermetic Seal Package
N-16	PDIP	16-Lead Plastic Dual-in-Line Package
RW-16	SOIC	16-Lead Standard Small Outline Package

For the latest package outline information and land patterns (footprints), go to [Package Index](#).

Updated: April 29, 2024

ORDERING GUIDE

Model ¹	Temperature Range	Package Description	Packing Quantity	Package Option
AD694AQ	-40°C to +85°C	16-Lead CerDIP	TUBE, 25	Q-16
AD694ARZ	-40°C to +85°C	16-Lead SOIC Wide	TUBE, 47	RW-16
AD694BQ	-40°C to +85°C	16-Lead CerDIP	TUBE, 25	Q-16
AD694BRZ	-40°C to +85°C	16-Lead SOIC Wide	TUBE, 47	RW-16
AD694JNZ	0°C to +70°C	16-Lead PDIP	TUBE, 25	N-16
AD694ARZ-REEL	-40°C to +85°C	16-Lead SOIC Wide	REEL, 1000	RW-16
AD694BRZ-REEL	-40°C to +85°C	16-Lead SOIC Wide	REEL, 1000	RW-16
AD694BRZ-REEL7	-40°C to +85°C	16-Lead SOIC Wide	REEL, 400	RW-16

¹ Z = RoHS Compliant Part.

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

[Analog Devices Inc.:](#)

[AD694ARZ](#) [AD694JNZ](#) [AD694BRZ](#) [AD694BQ](#) [AD694AQ](#)