

# 16-Bit, 2 MSPS/1 MSPS, Precision, Differential SAR ADCs

Data Sheet AD4001/AD4005

#### **FEATURES**

#### **Easy Drive**

**Greatly reduced input kickback** 

Input current reduced to 0.5 µA/MSPS

Enhanced acquisition phase, ≥79% of cycle time at 1 MSPS

First conversion accurate, no latency or pipeline delay

Input span compression for single-supply operation

Fast conversion allows low SPI clock rates

Input overvoltage clamp protection sinks up to 50 mA

SPI-/QSPI-/MICROWIRE-/DSP-compatible serial interface

#### **High performance**

Differential analog input range:  $\pm V_{REF}$ ,  $V_{REF}$  from 2.4 V to 5.1 V

Throughput: 2 MSPS/1 MSPS options

INL: ±0.4 LSB maximum

Guaranteed 16-bit, no missing codes

SNR: 96.2 dB at  $f_{IN} = 1 \text{ kHz}$ ,  $V_{REF} = 5 \text{ V}$ 

THD:  $-123 \, dB \, at \, f_{IN} = 1 \, kHz$ ,  $-99 \, dB \, at \, f_{IN} = 100 \, kHz$ 

SINAD: 88.5 dB at  $f_{IN} = 1$  MHz (see Figure 17)

Oversampled dynamic range

99.3 dB for OSR = 2

126 dB for OSR = 1024

#### Low power

Single 1.8 V supply operation with 1.71 V to 5.5 V logic interface

4.9 mW at 1 MSPS (VDD only)

80 µW at 10 kSPS, 16 mW at 2 MSPS (total power)

10-lead packages: 3 mm × 3 mm LFCSP, 3 mm × 4.90 mm MSOP


Pin compatible with AD4003/AD4007/AD4011 family

Guaranteed operation: -40°C to +125°C

#### **APPLICATIONS**

Automated test equipment
Machine automation
Medical equipment
Battery-powered equipment
Precision data acquisition systems
Instrumentation and control systems

#### **FUNCTIONAL BLOCK DIAGRAM**



# Rev. C Document Feedback Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners

#### **GENERAL DESCRIPTION**

The AD4001/AD4005 are high accuracy, high speed, low power, 16-bit, Easy Drive, precision successive approximation register (SAR) analog-to-digital converters (ADCs) that operate from a single power supply, VDD. The reference voltage,  $V_{\text{REF}}$ , is applied externally and can be set independent of the supply voltage. The AD4001/AD4005 power scales linearly with throughput.

Easy Drive features reduce both signal chain complexity and power consumption while enabling higher channel density. The reduced input current, particularly in high-Z mode, coupled with a long signal acquisition phase, eliminates the need for a dedicated ADC driver. Easy Drive broadens the range of companion circuitry that is capable of driving these ADCs (see Figure 2).

Input span compression eliminates the need to provide a negative supply to the ADC driver amplifier while preserving access to the full ADC code range. The input overvoltage clamp protects the ADC inputs against overvoltage events, minimizing disturbances on the reference pin and eliminating the need for external protection diodes.

Fast device throughput up to 2 MSPS allows users to accurately capture high frequency signals and to implement oversampling techniques to alleviate the challenges associated with antialias filter designs. Decreased serial peripheral interface (SPI) clock rate requirements reduce digital input and output power consumption, broadens digital host options, and simplifies the task of sending data across digital isolation. The SPI-compatible serial user interface is compatible with 1.8 V, 2.5 V, 3 V, and 5 V logic by using the separate VIO logic supply.




Figure 2. Input Current vs. Input Differential Voltage

# **TABLE OF CONTENTS**

Features	Driver Amplifier Choice	22
Applications1	Ease of Drive Features	24
Functional Block Diagram 1	Voltage Reference Input	25
General Description	Power Supply	25
Revision History	Digital Interface	25
Specifications	Register Read/Write Functionality	27
Timing Specifications	Status Bits	
Absolute Maximum Ratings	CS Mode, 3-Wire Turbo Mode	30
Thermal Resistance	CS Mode, 3-Wire Without Busy Indicator	
ESD Caution9	CS Mode, 3-Wire with Busy Indicator	
Pin Configurations and Function Descriptions	<u> </u>	
Typical Performance Characteristics	CS Mode, 4-Wire Turbo Mode	
Terminology	CS Mode, 4-Wire Without Busy Indicator	
	CS Mode, 4-Wire with Busy Indicator	35
Theory of Operation	Daisy-Chain Mode	36
Circuit Information	Layout Guidelines	37
Converter Operation	Evaluating the AD4001/AD4005 Performance	37
Transfer Functions	Outline Dimensions	
Applications Information	Ordering Guide	
Typical Application Diagrams20	Ordering duide	57
Analog Inputs21		
REVISION HISTORY		
2/2021—Rev. B to Rev. C	Changes to Input Span Compression Section, High-Z Mode	
Changes to Features Section, Applications Section, General	Section, Figure 46 Caption, and Figure 47 Caption	
Description Section, and Figure 2	Changes Long Acquisition Phase Section, Voltage Reference	
Changes to Specifications Section and Table 14	Input Section, and Digital Interface Section	
Changes to Timing Specifications Section	Deleted Table 12; Renumbered Sequentially	
Added Note 1 to Table 2; Renumbered Sequentially	Added Configuration Register Details Section, Serial Clock	
Changes to Note 3, Table 2	Frequency Requirements Section, and Table 12; Renumbered	d
Deleted Figure 3; Renumbered Sequentially7	Sequentially	
Added Note 1 to Table 3	Added Table 13 and Register Read/Write Functionality Section	
Added Note 2, Table 59	Changes to Figure 48 and Figure 49	
Changes to Thermal Resistance Section9	Changed Status Word Section to Status Bits Section	
Changes to Table 7	Changes to Status Bits Section, Table 15, and Figure 51	
Changes to Typical Performance Characteristics Section 11	Changes to CS Mode, 3-Wire Turbo Mode Section and	
Changes to Terminology Section	Figure 52	30
Changes to Circuit Information Section and Table 8	Changes to CS Mode, 3-Wire Without Busy Indicator Section	
Changes to Typical Application Diagram Section	and Figure 54	
Changes to Input Overvoltage Clamp Circuit Section	Changes to CS Mode, 3-Wire With Busy Indicator Section a	
Changes to Driver Amplifier and Table 10	•	
Changes to Single to Differential Driver Section, High	Figure 56 and Figure 57	32
Frequency Input Signals Section, and Multiplexed Applications	Changes to CS Mode, 4-Wire Turbo Mode Section and	
Section	Figure 58	
23	Changes to Figure 56 and Figure 57	
	Changes to Figure 58	33

Changes to CS Mode, 4-Wire Without Busy Indicator Section
and Figure 6034
Changes to $\overline{\text{CS}}$ Mode, 4-Wire With Busy Indicator Section and
Figure 63
Changes to Daisy-Chain Mode and Figure 6436
Changes to Layout Guidelines Section and Evaluating the
AD4001-AD4005 Performance Section37
Updated Outline Dimensions38
Changes to Ordering Guide39
8/2017—Rev. A to Rev. B
Changes to General Description Section1
Changes to Table 16
Changes to Endnote 3, Table 27
Changes to Table 48
Change to Pin 3 Description and Pin 4 Description, Table 710
Reorganized Typical Performance Characteristics Section 13 $$
Changes to Figure 17, Figure 19, and Figure 2113
Added Figure 23; Renumbered Sequentially14
Changes to Figure 2715
Changes to Circuit Information Section and Table 817
Changes to Endnote 1 and Endnote 2, Table 918
Changes to Figure 37 Caption and RC Filter Values Section21 $$
Changes to High Frequency Input Signals Section, Figure 38
Caption, and Figure 39 Caption22
Added Multiplexed Applications Section and Figure 4022
Changes to Figure 41 and Figure 42 Caption23
Changes to Figure 43, Figure 44 Caption, Figure 45, and Voltage $$
Reference Input Section
Changes to Power Supply Section, Figure 46, Figure 47, Digital
Interface Section, and Table 1125
Changes to <u>CS</u> Mode, 3-Wire Turbo Mode Section29
Changes to $\overline{\text{CS}}$ Mode, 3-Wire with Busy Induction Section and
Figure 56
Changes to CS Mode, 4-Wire Turbo Mode Section and
Figure 58
Changes to $\overline{\text{CS}}$ Mode, 4-Wire with Busy Indicator Section and
Figure 6234

4/2017—Rev. 0 to Rev. A	
Added AD4005Uni	versal
Changes to Title, Features Section, General Description Se	ction,
and Figure 1	1
Changes to Table 1	3
Changes to Table 2	6
Changes to Table 4	7
Changes to Figure 19 Caption and Figure 21	12
Changes to Figure 24	13
Added Figure 25; Renumbered Sequentially	13
Changes to Circuit Information Section and Table 8	16
Changes to RC Filter Values Section	20
Changes to High Frequency Input Signals Section	21
Changes to High-Z Mode Section and Figure 41	22
Changes to Long Acquisition Phase Section	23
Changes to Digital Interface Section and Register Read/Wi	rite
Functionality Section	24
Changes to CS Mode, 3-Wire Turbo Mode Section	27
Changes to CS Mode, 4-Wire Turbo Mode Section	30
Changes to Layout Guidelines Section and Evaluating the	
AD4001/AD4005 Performance Section	34
Updated Outline Dimensions	35
Changes to Ordering Guide	35

#### 1/2017—Revision 0: Initial Version

# **SPECIFICATIONS**

 $VDD = 1.71\ V\ to\ 1.89\ V, VIO = 1.71\ V\ to\ 5.5\ V, REF = V_{REF} = 5\ V, all\ specifications\ T_{MIN}\ to\ T_{MAX}, high-Z\ mode\ disabled,\ span\ compression\ disabled,\ turbo\ mode\ enabled,\ and\ sampling\ frequency\ (f_S) = 2\ MSPS\ for\ the\ AD4001\ and\ f_S = 1\ MSPS\ for\ the\ AD4005,\ unless\ otherwise\ noted.$ 

Table 1.

Parameter	<b>Test Conditions/Comments</b>	Min	Тур	Max	Unit
RESOLUTION		16			Bits
ANALOG INPUT					
Voltage Range	$IN+$ voltage $(V_{IN+})-IN-$ voltage $(V_{IN-})$	$-V_{REF}$		$+V_{REF}$	V
	Span compression enabled	$-V_{REF} \times 0.8$		$+V_{\text{REF}}\times0.8$	V
Operating Input Voltage	V <sub>IN+</sub> , V <sub>IN-</sub> to GND	-0.1		$V_{\text{REF}} + 0.1$	V
	Span compression enabled	$0.1 \times V_{REF}$		$0.9 \times V_{REF}$	V
Common-Mode Input Range		$V_{REF}/2 - 0.125$	$V_{\text{REF}}/2$	$V_{REF}/2 + 0.125$	V
Common-Mode Rejection Ratio (CMRR)	Input frequency (f <sub>IN</sub> ) = 500 kHz		68		dB
Analog Input Current	Acquisition phase, T = 25°C		0.3		nA
	High-Z mode enabled, converting dc input at 2 MSPS		1		μΑ
THROUGHPUT					
Complete Cycle					
AD4001		500			ns
AD4005		1000			ns
Conversion Time			290	320	ns
Acquisition Phase <sup>1</sup>					
AD4001		290			ns
AD4005		790			ns
Throughput Rate <sup>2</sup> (f <sub>s</sub> )					
AD4001		0		2	MSPS
AD4005		0		1	MSPS
Transient Response <sup>3</sup>			250		ns
DC ACCURACY					
No Missing Codes		16			Bits
Integral Nonlinearity Error (INL)		-0.4	±0.2	+0.4	LSB
Differential Nonlinearity Error (DNL)		-0.5	±0.2	+0.5	LSB
Transition Noise			0.35		LSB
Zero Error		-1.5	±0.1	+1.5	LSB
Zero Error Drift⁴		-0.28		+0.28	ppm/°C
Gain Error		-16.5	±0.4	+16.5	LSB
Gain Error Drift⁴		-0.23		+0.23	ppm/°C
Power Supply Sensitivity	$VDD = 1.8 V \pm 5\%$		0.25		LSB
1/f Noise <sup>5</sup>	Bandwidth = 0.1 Hz to 10 Hz		6		μV р-р
AC ACCURACY					
Dynamic Range			96.3		dB
Oversampled Dynamic Range	Oversampling ratio (OSR) = 2		99.3		dB
	OSR = 256		120		dB
	OSR = 1024		126		dB
Total RMS Noise			54		μV rms

Parameter	Test Conditions/Comments	Min	Тур	Max	Unit
$f_{IN} = 1 \text{ kHz}, -0.5 \text{ dBFS}, V_{REF} = 5 \text{ V}$					
Signal-to-Noise Ratio (SNR)		95.6	96.2		dB
Spurious-Free Dynamic Range (SFDR)			122		dB
Total Harmonic Distortion (THD)			-123		dB
Signal-to-Noise-and-Distortion Ratio (SINAD)		95.5	96		dB
$f_{IN} = 1 \text{ kHz}, -0.5 \text{ dBFS}, V_{REF} = 2.5 \text{ V}$					
SNR		92.1	93.2		dB
SFDR			118		dB
THD			-117		dB
SINAD		92	93		dB
$f_{IN} = 100 \text{ kHz}, -0.5 \text{ dBFS}, V_{REF} = 5 \text{ V}$			,,,		
SNR			95.5		dB
THD			-99		dB
SINAD			93.8		dB
$f_{IN} = 400 \text{ kHz}, -0.5 \text{ dBFS}, V_{REF} = 5 \text{ V}$			93.0		UD
SNR			91		dB
THD			-92		dB
SINAD			89		dB
–3 dB Input Bandwidth			10		MHz
Aperture Delay			1		ns
Aperture Jitter			1		ps rms
REFERENCE					
V <sub>REF</sub> Voltage Range	REF – GND	2.4		5.1	V
Current	$V_{REF} = 5 V$				
AD4001	2 MSPS		1.1		mA
AD4005	1 MSPS		0.5		mA
INPUT OVERVOLTAGE CLAMP					
IN+/IN- Current (I <sub>IN+</sub> /I <sub>IN-</sub> )	$V_{REF} = 5 V$			50	mA
	$V_{REF} = 2.5 V$			50	mA
$V_{\text{IN+}}/V_{\text{IN-}}$ at Maximum $I_{\text{IN+}}/I_{\text{IN-}}$	$V_{REF} = 5 V$		5.4		V
	$V_{REF} = 2.5 V$		3.1		٧
V <sub>IN+</sub> /V <sub>IN-</sub> Clamp On/Off Threshold	$V_{REF} = 5 V$	5.25	5.4		V
·	$V_{REF} = 2.5 V$	2.68	2.8		V
Deactivation Time			360		ns
REF Current at Maximum I <sub>IN+</sub> /I <sub>IN-</sub>	$V_{IN+}/V_{IN-} > V_{REF}$		100		μΑ
DIGITAL INPUTS					
Logic Levels					
Input Voltage, Low (V <sub>IL</sub> )	VIO > 2.7 V	-0.3		+0.3 × VIO	V
input voitage, Low (vil)	VIO ≥ 2.7 V VIO ≤ 2.7 V	-0.3 -0.3		+0.3 × VIO +0.2 × VIO	V
Input Voltage, High (V <sub>IH</sub> )	VIO ≥ 2.7 V VIO > 2.7 V	0.7 × VIO		+0.2 × VIO VIO + 0.3	V
input voitage, nign (viii)		0.7 × VIO 0.8 × VIO			
Investo Commont Level (1)	VIO ≤ 2.7 V			VIO + 0.3	V
Input Current, Low (I <sub>IL</sub> )		-1		+1	μΑ
Input Current, High (I <sub>H</sub> )		-1		+1	μΑ
Input Pin Capacitance			6		pF

Parameter	Test Conditions/Comments	Min	Тур	Max	Unit
DIGITAL OUTPUTS					
Data Format		Serial 16	bits, twos	complement	
Pipeline Delay				ts available r completed ion	
Output Voltage, Low (Vol)	Output current = 500 μA			0.4	V
Output Voltage, High (V <sub>он</sub> )	Output current = -500 μA	VIO - 0.3			V
POWER SUPPLIES					
VDD		1.71	1.8	1.89	V
VIO		1.71		5.5	V
Standby Current	VDD = 1.8 V, VIO = 1.8 V, T = 25°C		1.6		μΑ
Power Dissipation	VDD = 1.8 V, VIO = 1.8 V, V <sub>REF</sub> = 5 V				
	10 kSPS, high-Z mode disabled		80		μW
	1 MSPS, high-Z mode disabled		8	9.3	mW
	2 MSPS, high-Z mode disabled		16	18.5	mW
	1 MSPS, high-Z mode enabled		10	12.3	mW
	2 MSPS, high-Z mode enabled		20	24.5	mW
VDD Only	1 MSPS, high-Z mode disabled		4.9		mW
	2 MSPS, high-Z mode disabled		9.5		mW
REF Only	1 MSPS, high-Z mode disabled		2.8		mW
	2 MSPS, high-Z mode disabled		5.5		mW
VIO Only	1 MSPS, high-Z mode disabled		0.4		mW
	2 MSPS, high-Z mode disabled		1.0		mW
Energy per Conversion			8		nJ/sample
TEMPERATURE RANGE					
Specified Performance	T <sub>MIN</sub> to T <sub>MAX</sub>	-40		+125	°C

<sup>&</sup>lt;sup>1</sup> The acquisition phase is the time available for the input sampling capacitors to acquire a new input with the ADC running at a throughput rate of 2 MSPS for the AD4001 and 1 MSPS for the AD4005.

<sup>&</sup>lt;sup>2</sup> A throughput rate of 2 MSPS can only be achieved with turbo mode enabled and a minimum SCK rate of 70 MHz. Refer to Table 4 for the maximum achievable throughput for different modes of operation.

 $<sup>^3</sup>$  Transient response is the time required for the ADC to acquire a full-scale input step to  $\pm 1$  LSB accuracy.

<sup>&</sup>lt;sup>4</sup> The minimum and maximum values are guaranteed by characterization, but not production tested.

<sup>&</sup>lt;sup>5</sup> See the 1/f noise plot in Figure 25.

#### **TIMING SPECIFICATIONS**

VDD = 1.71 V to 1.89 V, VIO = 1.71 V to 5.5 V,  $V_{REF} = 5$  V, all specifications  $T_{MIN}$  to  $T_{MAX}$ , high-Z mode disabled, span compression disabled, turbo mode enabled, and sampling frequency ( $f_S$ ) = 2 MSPS for the AD4001 and  $f_S = 1$  MSPS for the AD4005, unless otherwise noted. See Figure 48 to Figure 51, Figure 53, Figure 55, Figure 57, Figure 59, Figure 61, Figure 63, and Figure 65.

**Table 2. Digital Interface Timing** 

CONVERSION TIME—CNV RISING EDGE TO DATA AVAILABLE         tcow         270         290         320         ns           ACQUISITION PHASE?         txcq         290         """<"">"""         """	Parameter <sup>1</sup>	Symbol	Min	Тур	Max	Unit	
AD4001 AD4005 TIME BETWEEN CONVERSIONS AD4005 TOWN BETWEEN CONVERSIONS AD4005 TOWN BETWEEN CONVERSIONS AD4005 TOWN BETWEEN WIDTH (CS MODE)3 TOWN PULSE WIDTH (CS MODE)4 TO	CONVERSION TIME—CNV RISING EDGE TO DATA AVAILABLE	t <sub>CONV</sub>	270	290	320	ns	
AD4005         tcxc         790         ns           TIME BETWEEN CONVERSIONS         tcxc         500         ns           AD4001         500         ns           AD4005         1000         ns           CNV PULSE WIDTH (CS MODE)³         tcxwl         10         ns           SCK PERIOD (CS MODE)⁴         txx         9.8         ns           VIO > 2.7 V         9.8         ns         ns           VIO > 2.7 V         20         ns           VIO > 2.7 V         20         ns           VIO > 1.7 V         25         ns           SCK LOW TIME         txxx         3         ns           SCK FALLING EDGE TO DATA REMAINS VALID DELAY         txxxx         1.5         ns           SCK FALLING EDGE TO DATA VALID DELAY         txxxxx         7.5         ns           VIO > 2.7 V         txxxx         1.5         nx           VIO > 2.7 V         txxxx         1.5         nx           VIO > 1.7 V         txxxx         1.5         nx           XIV OX SDI LOW TO SDO D15 MOST SIGNIFICANT BIT (MSB) VALID DELAY (CS MODE)         txxxx         1.0         nx           XIV OX SDI LOW TO SDO D15 MOST SIGNIFICANT BIT (MSB) VALID DELAY (CS MODE)         txxxx <td>ACQUISITION PHASE<sup>2</sup></td> <td>t<sub>ACQ</sub></td> <td></td> <td></td> <td></td> <td></td>	ACQUISITION PHASE <sup>2</sup>	t <sub>ACQ</sub>					
TIME BETWEEN CONVERSIONS	AD4001		290			ns	
AD4001 AD4005 AD4005 AD4006 AD5006 AD	AD4005		790			ns	
AD4005	TIME BETWEEN CONVERSIONS	<b>t</b> cyc					
CNV PULSE WIDTH (CS MODE)³         tcNWH         10         ns           SCK PERIOD (CS MODE)⁴         tsox         9.8         ns           VIO > 2.7 V         9.8         ns           VIO > 1.7 V         12.3         ns           SCK PERIOD (DAISY-CHAIN MODE)⁵         tsox         20         ns           VIO > 2.7 V         25         ns           SCK LOW TIME         tsoxL         3         ns           SCK HIGH TIME         tsoxL         3         ns           SCK FALLING EDGE TO DATA REMAINS VALID DELAY         tbsDo         1.5         ns           SCK FALLING EDGE TO DATA VALID DELAY         tbsDo         1.5         ns           SCK FALLING EDGE TO DATA VALID DELAY         tbsDo         1.5         ns           SCK FALLING EDGE TO DATA VALID DELAY         tbsDo         1.5         ns           SCK YOLD SDO D15 MOST SIGNIFICANT BIT (MSB) VALID DELAY (CS MODE)         ten         10         ns           VIO > 2.7 V         tbsD         10         ns           VIO > 2.7 V         tbsD         10         ns           VIO > 2.7 V         tbsD         10         ns           VIO > 1.7 V         tbsD         10         ns           <	AD4001		500			ns	
SCK PERIOD (CS MODE) <sup>4</sup> tsck         9.8         ns           VIO > 2.7 V         9.8         ns           VIO > 1.7 V         12.3         ns           SCK PERIOD (DAISY-CHAIN MODE) <sup>5</sup> tsck         20         ns           VIO > 2.7 V         20         ns         sck           VIO > 1.7 V         25         ns         sck           SCK LOWTIME         tscore         3         ns         sck           SCK HGHLING EDGE TO DATA REMAINS VALID DELAY         trisso         1.5         ns           SCK FALLING EDGE TO DATA VALID DELAY         trisso         1.5         ns           SCN POR SDI LOW TO SDO D15 MOST SIGNIFICANT BIT (MSB) VALID DELAY (CS MODE)         ten         10.5         ns           VIO > 2.7 V         10         ns         13         ns           VIO > 2.7 V         10.5         ns         10.5         ns           VIO > 2.7 V         10         ns         10.5         ns           VIO > 2.7 V         10         ns         13         ns           VIO > 2.7 V         10         ns         13         ns           VIO > 1.7 V         10         ns         13         ns           CNV RIS	AD4005		1000			ns	
VIO > 2.7 V       9.8       ns         VIO > 1.7 V       12.3       ns         SCK PERIOD (DAISY-CHAIN MODE) <sup>5</sup> tscx       20       ns         VIO > 2.7 V       20       ns         VIO > 1.7 V       25       ns         SCK LOW TIME       tscxi.       3       ns         SCK HIGH TIME       tscxi.       3       ns         SCK FALLING EDGE TO DATA REMAINS VALID DELAY       thspo       1.5       ns         SCK FALLING EDGE TO DATA VALID DELAY       tpspo       1.5       ns         VIO > 2.7 V       tpspo       10.5       ns         VIO > 2.7 V       10.5       ns       10.5       ns         CNV OR SDI LOW TO SDO D15 MOST SIGNIFICANT BIT (MSB) VALID DELAY (CS MODE)       ten       10       ns         VIO > 2.7 V       10       ns       10       ns         VIO > 2.7 V       10       ns       10       ns         VIO > 1.7 V       10       ns       ns         CNV RISING EDGE TO FIRST SCK RISING EDGE DELAY       tquiet       190       ns         LAST SCK FALLING EDGE TO CNV RISING EDGE DELAY <sup>6</sup> tquiet       60       ns         CNV OR SDI HIGH OR LAST SCK FALLING EDGE TO SDO HIGH IMPEDANCE (CS MODE) <td>CNV PULSE WIDTH (CS MODE)<sup>3</sup></td> <td>tcnvh</td> <td>10</td> <td></td> <td></td> <td>ns</td>	CNV PULSE WIDTH (CS MODE) <sup>3</sup>	tcnvh	10			ns	
VIO > 1.7 V         12.3         ns           SCK PERIOD (DAISY-CHAIN MODE) <sup>5</sup> tscx         20         ns           VIO > 2.7 V         20         ns           VIO > 1.7 V         25         ns           SCK LOW TIME         tscx         3         ns           SCK HIGH TIME         tscx         3         ns           SCK FALLING EDGE TO DATA REMAINS VALID DELAY         tscx         1.5         ns           SCK FALLING EDGE TO DATA VALID DELAY         tscx         7.5         ns           VIO > 2.7 V         tscx         10.5         ns           VIO > 2.7 V         10.5         ns         10.5         ns           CNV OR SDI LOW TO SDO D15 MOST SIGNIFICANT BIT (MSB) VALID DELAY (CS MODE)         tsn         10         ns           VIO > 2.7 V         10         ns         10         ns           VIO > 2.7 V         10         ns         ns           VIO > 2.7 V         10	SCK PERIOD (CS MODE)⁴	<b>t</b> sck					
SCK PERIOD (DAISY-CHAIN MODE) <sup>5</sup> tsck       20       ns         VIO > 2.7 V       25       ns         SCK LOW TIME       tsck       3       ns         SCK HIGH TIME       tsck       3       ns         SCK FALLING EDGE TO DATA REMAINS VALID DELAY       thsbo       1.5       ns         SCK FALLING EDGE TO DATA VALID DELAY       tbsbo       7.5       ns         VIO > 2.7 V       7.5       ns       ns         CNV OR SDI LOW TO SDO D15 MOST SIGNIFICANT BIT (MSB) VALID DELAY (CS MODE)       ten       10       ns         VIO > 2.7 V       10       ns       10       ns         VIO > 2.7 V       10       ns       ns         VIO > 1.7 V       10       ns       ns         CNV RISING EDGE TO FIRST SCK RISING EDGE DELAY       touler:       190       ns         LAST SCK FALLING EDGE TO CNV RISING EDGE DELAY       touler:       60       ns         CNV OR SDI HIGH OR LAST SCK FALLING EDGE TO SDO HIGH IMPEDANCE (CS MODE)       tos       20       ns         SDI VALID SETUP TIME FROM CNV RISING EDGE (CS MODE)       thsocnw       2       ns         SCK VALID HOLD TIME FROM CNV RISING EDGE (DAISY-CHAIN MODE)       thsocnw       1       ns         SDI VALID SETUP T	VIO > 2.7 V		9.8			ns	
VIO > 2.7 V       20       ns         VIO > 1.7 V       25       ns         SCK LOW TIME       tsckL       3       ns         SCK HIGH TIME       tsckH       3       ns         SCK FALLING EDGE TO DATA REMAINS VALID DELAY       thsbo       1.5       ns         SCK FALLING EDGE TO DATA VALID DELAY       tbsbo       7.5       ns         VIO > 2.7 V       7.5       ns       ns         VIO > 2.7 V       10.5       ns         VIO > 2.7 V       10       ns         VIO > 2.7 V       10       ns         VIO > 1.7 V       10       ns         CNV RISING EDGE TO FIRST SCK RISING EDGE DELAY       touer1       190       ns         LAST SCK FALLING EDGE TO CNV RISING EDGE DELAY6       touer1       190       ns         CNV OR SDI HIGH OR LAST SCK FALLING EDGE TO SDO HIGH IMPEDANCE (CS MODE)       tois       20       ns         SDI VALID SETUP TIME FROM CNV RISING EDGE       tssncw       2       ns         SCK VALID HOLD TIME FROM CNV RISING EDGE (DAISY-CHAIN MODE)       thssckow       2       ns         SCK VALID SETUP TIME FROM SCK RISING EDGE (DAISY-CHAIN MODE)       tssncky       2       ns	VIO > 1.7 V		12.3			ns	
VIO > 1.7 V         25         ns           SCK LOW TIME         tsckl         3         ns           SCK HIGH TIME         tsckH         3         ns           SCK FALLING EDGE TO DATA REMAINS VALID DELAY         thsDO         1.5         ns           SCK FALLING EDGE TO DATA VALID DELAY         tbSDO         7.5         ns           VIO > 2.7 V         10.5         ns         10.5         ns           VIO > 1.7 V         10.5         ns         10.5         ns           CNV OR SDI LOW TO SDO D15 MOST SIGNIFICANT BIT (MSB) VALID DELAY (CS MODE)         ten         10         ns           VIO > 2.7 V         10         ns         13         ns           VIO > 2.7 V         10         ns         13         ns           VIO > 1.7 V         10         ns         13         ns           CNV RISING EDGE TO FIRST SCK RISING EDGE DELAY         tquiet         190         ns           LAST SCK FALLING EDGE TO CNV RISING EDGE DELAY <sup>6</sup> tquiet         60         ns           CNV OR SDI HIGH OR LAST SCK FALLING EDGE TO SDO HIGH IMPEDANCE (CS MODE)         tbis         2         ns           SDI VALID SETUP TIME FROM CNV RISING EDGE (CS MODE)         thspicnv         2         ns	SCK PERIOD (DAISY-CHAIN MODE) <sup>5</sup>	<b>t</b> sck					
SCK LOW TIME         tsckL         3         ns           SCK HIGH TIME         tsckH         3         ns           SCK FALLING EDGE TO DATA REMAINS VALID DELAY         thsbo         1.5         ns           SCK FALLING EDGE TO DATA VALID DELAY         tbsbo         7.5         ns           SCK FALLING EDGE TO DATA VALID DELAY         7.5         ns           VIO > 2.7 V         10.5         ns           VIO > 2.7 V         10.5         ns           VIO > 2.7 V         10         ns           VIO > 1.7 V         13         ns           CNV RISING EDGE TO FIRST SCK RISING EDGE DELAY         tquieti         190         ns           LAST SCK FALLING EDGE TO CNV RISING EDGE DELAY         tquieti         190         ns           CNV OR SDI HIGH OR LAST SCK FALLING EDGE TO SDO HIGH IMPEDANCE (CS MODE)         tois         20         ns           SDI VALID SETUP TIME FROM CNV RISING EDGE         CS MODE)         thsoicnv         2         ns           SCK VALID HOLD TIME FROM CNV RISING EDGE (DAISY-CHAIN MODE)         thsoicnv         12         ns           SDI VALID SETUP TIME FROM SCK RISING EDGE (DAISY-CHAIN MODE)         tssbisck         2         ns	VIO > 2.7 V		20			ns	
SCK HIGH TIME         tsckh         3         ns           SCK FALLING EDGE TO DATA REMAINS VALID DELAY         thsdo         1.5         ns           SCK FALLING EDGE TO DATA VALID DELAY         tosdo         7.5         ns           VIO > 2.7 V         7.5         ns           VIO > 1.7 V         10.5         ns           CNV OR SDI LOW TO SDO D15 MOST SIGNIFICANT BIT (MSB) VALID DELAY (CS MODE)         ten         10         ns           VIO > 2.7 V         10         ns         13         ns           CNV RISING EDGE TO FIRST SCK RISING EDGE DELAY         tquiet1         190         ns           LAST SCK FALLING EDGE TO CNV RISING EDGE DELAY <sup>6</sup> tquiet2         60         ns           CNV OR SDI HIGH OR LAST SCK FALLING EDGE TO SDO HIGH IMPEDANCE (CS MODE)         tois         20         ns           SDI VALID SETUP TIME FROM CNV RISING EDGE         tssdicnv         2         ns           SDI VALID HOLD TIME FROM CNV RISING EDGE (CS MODE)         thscknv         2         ns           SCK VALID HOLD TIME FROM CNV RISING EDGE (DAISY-CHAIN MODE)         thscknv         12         ns           SDI VALID SETUP TIME FROM SCK RISING EDGE (DAISY-CHAIN MODE)         thscknv         12         ns	VIO > 1.7 V		25			ns	
SCK FALLING EDGE TO DATA REMAINS VALID DELAY       thsdo       1.5       ns         SCK FALLING EDGE TO DATA VALID DELAY       tdsdo       7.5       ns         VIO > 2.7 V       7.5       ns         VIO > 1.7 V       10.5       ns         CNV OR SDI LOW TO SDO D15 MOST SIGNIFICANT BIT (MSB) VALID DELAY (CS MODE)       ten       10       ns         VIO > 2.7 V       10       ns       13       ns         CNV RISING EDGE TO FIRST SCK RISING EDGE DELAY       tquiet1       190       ns         LAST SCK FALLING EDGE TO CNV RISING EDGE DELAY6       tquiet2       60       ns         CNV OR SDI HIGH OR LAST SCK FALLING EDGE TO SDO HIGH IMPEDANCE (CS MODE)       tdis       20       ns         SDI VALID SETUP TIME FROM CNV RISING EDGE       tssdicnv       2       ns         SDI VALID HOLD TIME FROM CNV RISING EDGE (DAISY-CHAIN MODE)       thssdicnv       12       ns         SCK VALID HOLD TIME FROM CNV RISING EDGE (DAISY-CHAIN MODE)       thssdick       2       ns         SDI VALID SETUP TIME FROM SCK RISING EDGE (DAISY-CHAIN MODE)       tssdick       2       ns	SCK LOW TIME	<b>t</b> sckl	3			ns	
SCK FALLING EDGE TO DATA VALID DELAY  VIO > 2.7 V  VIO > 1.7 V  CNV OR SDI LOW TO SDO D15 MOST SIGNIFICANT BIT (MSB) VALID DELAY (CS MODE)  VIO > 2.7 V  VIO > 10 ns  VIO > 1.7 V  10 ns  VIO > 1.7 V  11 ns  CNV RISING EDGE TO FIRST SCK RISING EDGE DELAY  LAST SCK FALLING EDGE TO CNV RISING EDGE DELAY  CNV OR SDI HIGH OR LAST SCK FALLING EDGE TO SDO HIGH IMPEDANCE (CS MODE)  SDI VALID SETUP TIME FROM CNV RISING EDGE  SDI VALID HOLD TIME FROM CNV RISING EDGE (CS MODE)  SCK VALID HOLD TIME FROM CNV RISING EDGE (DAISY-CHAIN MODE)  SDI VALID SETUP TIME FROM SCK RISING EDGE (DAISY-CHAIN MODE)  SDI VALID SETUP TIME FROM SCK RISING EDGE (DAISY-CHAIN MODE)  TSSDISCK 2 ns	SCK HIGH TIME	<b>t</b> sckH	3			ns	
VIO > 2.7 V VIO > 1.7 V  CNV OR SDI LOW TO SDO D15 MOST SIGNIFICANT BIT (MSB) VALID DELAY (CS MODE)  VIO > 2.7 V VIO > 1.7 V  CNV RISING EDGE TO FIRST SCK RISING EDGE DELAY  LAST SCK FALLING EDGE TO CNV RISING EDGE DELAY  CNV OR SDI HIGH OR LAST SCK FALLING EDGE TO SDO HIGH IMPEDANCE (CS MODE)  SDI VALID SETUP TIME FROM CNV RISING EDGE (CS MODE)  SCK VALID HOLD TIME FROM CNV RISING EDGE (DAISY-CHAIN MODE)  SDI VALID SETUP TIME FROM CNV RISING EDGE (DAISY-CHAIN MODE)  SDI VALID SETUP TIME FROM SCK RISING EDGE (DAISY-CHAIN MODE)  SDI VALID SETUP TIME FROM SCK RISING EDGE (DAISY-CHAIN MODE)  TESDISCK  TEN  TEN  TO  TO  TO  TO  TO  TO  TO  TO  TO  T	SCK FALLING EDGE TO DATA REMAINS VALID DELAY	t <sub>HSDO</sub>	1.5			ns	
VIO > 1.7 V  CNV OR SDI LOW TO SDO D15 MOST SIGNIFICANT BIT (MSB) VALID DELAY (CS MODE)  VIO > 2.7 V  10 ns  VIO > 1.7 V  13 ns  CNV RISING EDGE TO FIRST SCK RISING EDGE DELAY  LAST SCK FALLING EDGE TO CNV RISING EDGE DELAY  CNV OR SDI HIGH OR LAST SCK FALLING EDGE TO SDO HIGH IMPEDANCE (CS MODE)  SDI VALID SETUP TIME FROM CNV RISING EDGE  SDI VALID HOLD TIME FROM CNV RISING EDGE (CS MODE)  SCK VALID HOLD TIME FROM CNV RISING EDGE (DAISY-CHAIN MODE)  SDI VALID SETUP TIME FROM SCK RISING EDGE (DAISY-CHAIN MODE)  SDI VALID SETUP TIME FROM SCK RISING EDGE (DAISY-CHAIN MODE)  TEN  SDI VALID SETUP TIME FROM SCK RISING EDGE (DAISY-CHAIN MODE)  TEN  SDI VALID SETUP TIME FROM SCK RISING EDGE (DAISY-CHAIN MODE)  TEN  TON  TON  TON  TON  TON  TON  TON	SCK FALLING EDGE TO DATA VALID DELAY	t <sub>DSDO</sub>					
CNV OR SDI LOW TO SDO D15 MOST SIGNIFICANT BIT (MSB) VALID DELAY (CS MODE)  VIO > 2.7 V  10 ns  VIO > 1.7 V  13 ns  CNV RISING EDGE TO FIRST SCK RISING EDGE DELAY  LAST SCK FALLING EDGE TO CNV RISING EDGE DELAY  CNV OR SDI HIGH OR LAST SCK FALLING EDGE TO SDO HIGH IMPEDANCE (CS MODE)  SDI VALID SETUP TIME FROM CNV RISING EDGE  SDI VALID HOLD TIME FROM CNV RISING EDGE (CS MODE)  SCK VALID HOLD TIME FROM CNV RISING EDGE (DAISY-CHAIN MODE)  SDI VALID SETUP TIME FROM SCK RISING EDGE (DAISY-CHAIN MODE)  TENDE TO THE STORY OF	VIO > 2.7 V				7.5	ns	
VIO > 2.7 V  VIO > 1.7 V  13 ns  CNV RISING EDGE TO FIRST SCK RISING EDGE DELAY  LAST SCK FALLING EDGE TO CNV RISING EDGE DELAY <sup>6</sup> LAST SCK FALLING EDGE TO CNV RISING EDGE DELAY <sup>6</sup> CNV OR SDI HIGH OR LAST SCK FALLING EDGE TO SDO HIGH IMPEDANCE (CS MODE)  SDI VALID SETUP TIME FROM CNV RISING EDGE  SDI VALID HOLD TIME FROM CNV RISING EDGE (CS MODE)  SCK VALID HOLD TIME FROM CNV RISING EDGE (DAISY-CHAIN MODE)  SDI VALID SETUP TIME FROM SCK RISING EDGE (DAISY-CHAIN MODE)  THSCKCNV  12 ns  SDI VALID SETUP TIME FROM SCK RISING EDGE (DAISY-CHAIN MODE)  TSSDI VALID SETUP TIME FROM SCK RISING EDGE (DAISY-CHAIN MODE)  TSSDI VALID SETUP TIME FROM SCK RISING EDGE (DAISY-CHAIN MODE)	VIO > 1.7 V				10.5	ns	
VIO > 1.7 V  CNV RISING EDGE TO FIRST SCK RISING EDGE DELAY  LAST SCK FALLING EDGE TO CNV RISING EDGE DELAY  CNV OR SDI HIGH OR LAST SCK FALLING EDGE TO SDO HIGH IMPEDANCE (CS MODE)  SDI VALID SETUP TIME FROM CNV RISING EDGE  SDI VALID HOLD TIME FROM CNV RISING EDGE (CS MODE)  SCK VALID HOLD TIME FROM CNV RISING EDGE (DAISY-CHAIN MODE)  SDI VALID SETUP TIME FROM SCK RISING EDGE (DAISY-CHAIN MODE)  THSCKCNV  12  ns  SDI VALID SETUP TIME FROM SCK RISING EDGE (DAISY-CHAIN MODE)  THSCKCNV  12  ns	CNV OR SDI LOW TO SDO D15 MOST SIGNIFICANT BIT (MSB) VALID DELAY (CS MODE)	t <sub>EN</sub>					
CNV RISING EDGE TO FIRST SCK RISING EDGE DELAY  LAST SCK FALLING EDGE TO CNV RISING EDGE DELAY  CNV OR SDI HIGH OR LAST SCK FALLING EDGE TO SDO HIGH IMPEDANCE (CS MODE)  SDI VALID SETUP TIME FROM CNV RISING EDGE  SDI VALID HOLD TIME FROM CNV RISING EDGE (CS MODE)  SCK VALID HOLD TIME FROM CNV RISING EDGE (DAISY-CHAIN MODE)  SDI VALID SETUP TIME FROM SCK RISING EDGE (DAISY-CHAIN MODE)  THSCKCNV  12  RS  SDI VALID SETUP TIME FROM SCK RISING EDGE (DAISY-CHAIN MODE)  THSCKCNV  12  RS  SDI VALID SETUP TIME FROM SCK RISING EDGE (DAISY-CHAIN MODE)  TESSDISCK  2  RS	VIO > 2.7 V				10	ns	
LAST SCK FALLING EDGE TO CNV RISING EDGE DELAY6  CNV OR SDI HIGH OR LAST SCK FALLING EDGE TO SDO HIGH IMPEDANCE (CS MODE)  SDI VALID SETUP TIME FROM CNV RISING EDGE  SDI VALID HOLD TIME FROM CNV RISING EDGE (CS MODE)  SCK VALID HOLD TIME FROM CNV RISING EDGE (DAISY-CHAIN MODE)  SCK VALID SETUP TIME FROM SCK RISING EDGE (DAISY-CHAIN MODE)  THIS CROWN TO THE FROM SCK RISING EDGE (DAISY-CHAIN MODE)  TO SETUP TIME FROM SCK RISING EDGE (DAISY-CHAIN MODE)  TO SETUP TIME FROM SCK RISING EDGE (DAISY-CHAIN MODE)  TO SETUP TIME FROM SCK RISING EDGE (DAISY-CHAIN MODE)	VIO > 1.7 V				13	ns	
CNV OR SDI HIGH OR LAST SCK FALLING EDGE TO SDO HIGH IMPEDANCE (CS MODE)  SDI VALID SETUP TIME FROM CNV RISING EDGE  \$\text{tssdicnv} 2 & ns \$  SDI VALID HOLD TIME FROM CNV RISING EDGE (CS MODE)  \$\text{thsdicnv} 2 & ns \$  \$\text{SCK VALID HOLD TIME FROM CNV RISING EDGE (DAISY-CHAIN MODE)}  t\text{thsckcnv} 2 & ns \$  \$\text{SDI VALID SETUP TIME FROM SCK RISING EDGE (DAISY-CHAIN MODE)}  t\text{tssdisck} 2 & ns \$  \$\text{SDI VALID SETUP TIME FROM SCK RISING EDGE (DAISY-CHAIN MODE)}  t\text{ssdisck} 2 & ns \$  \$\text{SDI VALID SETUP TIME FROM SCK RISING EDGE (DAISY-CHAIN MODE)}  t\text{ssdisck} 2 & ns \$  \$\text{SDI VALID SETUP TIME FROM SCK RISING EDGE (DAISY-CHAIN MODE)}  t\text{ssdisck} 2 & ns \$  \$\text{SDI VALID SETUP TIME FROM SCK RISING EDGE (DAISY-CHAIN MODE)}  t\text{ssdisck} 2 & ns \$  \$\text{SDI VALID SETUP TIME FROM SCK RISING EDGE (DAISY-CHAIN MODE)}  t\text{ssdisck} 2 & ns \$  \$\text{SDI VALID SETUP TIME FROM SCK RISING EDGE (DAISY-CHAIN MODE)}  t\text{ssdisck} 2 & ns \$  \$\text{SDI VALID SETUP TIME FROM SCK RISING EDGE (DAISY-CHAIN MODE)}  t\text{ssdisck} 2 & ns \$  \$\text{SDI VALID SETUP TIME FROM SCK RISING EDGE (DAISY-CHAIN MODE)}  t\text{ssdisck} 2 & ns \$  \$\text{SDI VALID SETUP TIME FROM SCK RISING EDGE (DAISY-CHAIN MODE)}  t\text{ssdisck} 2 & ns \$  \$\text{SDI VALID SETUP TIME FROM SCK RISING EDGE (DAISY-CHAIN MODE)}  t\text{ssdisck} 2 & ns \$  \$\text{SDI VALID SETUP TIME FROM SCK RISING EDGE (DAISY-CHAIN MODE)}  t\text{ssdisck} 2 & ns \$  \$\text{SDI VALID SETUP TIME FROM SCK RISING EDGE (DAISY-CHAIN MODE)}  t\text{ssdisck} 2 & ns \$  \$\text{SDI VALID SETUP TIME FROM SCK RISING EDGE (DAISY-CHAIN MODE)}  t\text{ssdisck} 2 & ns \$  \$\text{SDI VALID SETUP TIME FROM SCK RISING EDGE (DAISY-CHAIN MODE)}  t\text{scdisck} 2 & ns \$  \$\text{SDI VALID SETUP TIME FROM SCK RISING EDGE (DAISY-CHAIN MODE)}  t\text{scdisck} 2 & ns \$  \$\text{SDI VALID SETUP TIME FROM SCK RISING EDGE (DAISY-CHAIN MODE)}  tscdisck Particle Partic	CNV RISING EDGE TO FIRST SCK RISING EDGE DELAY	t <sub>QUIET1</sub>	190			ns	
SDI VALID SETUP TIME FROM CNV RISING EDGE   SDI VALID HOLD TIME FROM CNV RISING EDGE (CS MODE)  SCK VALID HOLD TIME FROM CNV RISING EDGE (DAISY-CHAIN MODE)  SDI VALID SETUP TIME FROM SCK RISING EDGE (DAISY-CHAIN MODE)  To solivation of the setup time from sck rising edge (Daisy-Chain Mode)  To solivation the setup time from sck rising edge (Daisy-Chain Mode)  To solivation the setup time from sck rising edge (Daisy-Chain Mode)  To solivation the setup time from sck rising edge (Daisy-Chain Mode)	LAST SCK FALLING EDGE TO CNV RISING EDGE DELAY <sup>6</sup>	t <sub>QUIET2</sub>	60			ns	
SDI VALID HOLD TIME FROM CNV RISING EDGE (CS MODE)  SCK VALID HOLD TIME FROM CNV RISING EDGE (DAISY-CHAIN MODE)  SCK VALID SETUP TIME FROM SCK RISING EDGE (DAISY-CHAIN MODE)  thsckcnv  tssdisck  2 ns	CNV OR SDI HIGH OR LAST SCK FALLING EDGE TO SDO HIGH IMPEDANCE (CS MODE)	t <sub>DIS</sub>			20	ns	
SCK VALID HOLD TIME FROM CNV RISING EDGE (DAISY-CHAIN MODE)  SDI VALID SETUP TIME FROM SCK RISING EDGE (DAISY-CHAIN MODE)  this control of the control of th	SDI VALID SETUP TIME FROM CNV RISING EDGE	tssdicnv	2			ns	
SDI VALID SETUP TIME FROM SCK RISING EDGE (DAISY-CHAIN MODE) t <sub>SSDISCK</sub> 2 ns	SDI VALID HOLD TIME FROM CNV RISING EDGE (CS MODE)	thsdicnv	2			ns	
	SCK VALID HOLD TIME FROM CNV RISING EDGE (DAISY-CHAIN MODE)	t <sub>HSCKCNV</sub>	12			ns	
	SDI VALID SETUP TIME FROM SCK RISING EDGE (DAISY-CHAIN MODE)	<b>t</b> ssdisck	2			ns	
	SDI VALID HOLD TIME FROM SCK RISING EDGE (DAISY-CHAIN MODE)		2			ns	

<sup>&</sup>lt;sup>1</sup> Timing parameters measured with respect to a falling edge are defined as triggered at x% VIO. Timing parameters measured with respect to a rising edge are defined as triggered at y% VIO. For VIO ≤ 2.7 V, x = 80 and y = 20. For VIO > 2.7 V, x = 70 and y = 30. The minimum V<sub>H</sub> and maximum V<sub>L</sub> are used. See digital inputs specifications in Table 1.

<sup>&</sup>lt;sup>2</sup> The acquisition phase is the time available for the input sampling capacitors to acquire a new input with the ADC running at a throughput rate of 2 MSPS for the AD4001 and 1 MSPS for the AD4005.

 $<sup>^3</sup>$  For turbo mode,  $t_{\text{CNVH}}$  must match the  $t_{\text{QUIET1}}$  minimum.

<sup>&</sup>lt;sup>4</sup> A throughput rate of 2 MSPS can only be achieved with turbo mode enabled and a minimum SCK frequency of 70 MHz. Refer to Table 4 for the maximum achievable throughput for different modes of operation. See the Serial Clock Frequency Requirements section for guidelines on determining the minimum SCK rate required for a given throughput.

<sup>&</sup>lt;sup>5</sup> A 50% duty cycle is assumed for SCK.

<sup>&</sup>lt;sup>6</sup> See Figure 24 for SINAD vs. t<sub>QUIET2</sub>.

Table 3. Register Read/Write Timing

Parameter	Symbol <sup>1</sup>	Min	Тур	Max	Unit
READ/WRITE OPERATION					
CNV Pulse Width <sup>2</sup>	t <sub>CNVH</sub>	10			ns
SCK Period	t <sub>SCK</sub>				
VIO > 2.7 V		9.8			ns
VIO > 1.7 V		12.3			ns
SCK Low Time	<b>t</b> <sub>SCKL</sub>	3			ns
SCK High Time	t <sub>SCKH</sub>	3			ns
READ OPERATION					
CNV Low to SDO D15 MSB Valid Delay	t <sub>EN</sub>				
VIO > 2.7 V				10	ns
VIO > 1.7 V				13	ns
SCK Falling Edge to Data Remains Valid	t <sub>HSDO</sub>	1.5			ns
SCK Falling Edge to Data Valid Delay	t <sub>DSDO</sub>				
VIO > 2.7 V				7.5	ns
VIO > 1.7 V				10.5	ns
CNV Rising Edge to SDO High Impedance	t <sub>DIS</sub>			20	ns
WRITE OPERATION					
SDI Valid Setup Time from SCK Rising Edge	<b>t</b> ssdisck	2			ns
SDI Valid Hold Time from SCK Rising Edge	thsdisck	2			ns
CNV Rising Edge to SCK Edge Hold Time	t <sub>HCNVSCK</sub>	0			ns
CNV Falling Edge to SCK Active Edge Setup Time	t <sub>SCNVSCK</sub>	6			ns

<sup>&</sup>lt;sup>1</sup> See Figure 48 to Figure 51, Figure 53, Figure 55, Figure 57, Figure 59, Figure 61, Figure 63, and Figure 65.

Table 4. Achievable Throughput for Different Modes of Operation

Parameter	Test Conditions/Comments	Min	Тур	Max	Unit
THROUGHPUT, CS MODE					
3-Wire and 4-Wire Turbo Mode	$f_{SCK} = 100 \text{ MHz, VIO} \ge 2.7 \text{ V}$			2	MSPS
	$f_{SCK} = 80 \text{ MHz, VIO} < 2.7 \text{ V}$			2	MSPS
3-Wire and 4-Wire Turbo Mode and Six Status Bits	$f_{SCK} = 100 \text{ MHz, VIO} \ge 2.7 \text{ V}$			2	MSPS
	$f_{SCK} = 80 \text{ MHz, VIO} < 2.7 \text{ V}$			1.86	MSPS
3-Wire and 4-Wire Mode	$f_{SCK} = 100 \text{ MHz, VIO} \ge 2.7 \text{ V}$			1.82	MSPS
	$f_{SCK} = 80 \text{ MHz, VIO} < 2.7 \text{ V}$			1.69	MSPS
3-Wire and 4-Wire Mode and Six Status Bits	$f_{SCK} = 100 \text{ MHz, VIO} \ge 2.7 \text{ V}$			1.64	MSPS
	$f_{SCK} = 80 \text{ MHz, VIO} < 2.7 \text{ V}$			1.5	MSPS

<sup>&</sup>lt;sup>2</sup> For turbo mode, t<sub>CNVH</sub> must match the t<sub>QUIET1</sub> minimum.

## **ABSOLUTE MAXIMUM RATINGS**

Note that the input overvoltage clamp cannot sustain the overvoltage condition for an indefinite amount of time.

Table 5.

Parameter	Rating
Analog Inputs	
IN+, IN- to GND <sup>1</sup>	$-0.3 \text{ V to V}_{REF} + 0.4 \text{ V}$ or $\pm 50 \text{ mA}^2$
Supply Voltage	
REF, VIO to GND	−0.3 V to +6.0 V
VDD to GND	−0.3 V to +2.1 V
VDD to VIO	−6 V to +2.4 V
Digital Inputs to GND	-0.3 V to VIO + 0.3 V
Digital Outputs to GND	-0.3 V to VIO + 0.3 V
Storage Temperature Range	−65°C to +150°C
Junction Temperature	150°C
Lead Temperature Soldering	260°C reflow as per JEDEC J-STD-020
ESD Ratings	
Human Body Model	4 kV
Machine Model	200 V
Field Induced Charged Device Model	1.25 kV

<sup>&</sup>lt;sup>1</sup> See the Analog Inputs section for an explanation of IN+ and IN-.

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

#### THERMAL RESISTANCE

Thermal performance is directly linked to printed circuit board (PCB) design and operating environment. Careful attention to PCB thermal design is required.

 $\theta_{JA}$  is the natural convection junction-to-ambient thermal resistance measured in a one cubic foot sealed enclosure.  $\theta_{JC}$  is the junction-to-case thermal resistance.

**Table 6. Thermal Resistance** 

Package Type <sup>1</sup>	θ <sub>JA</sub>	θ <sub>JC</sub>	Unit
RM-10	147	38	°C/W
CP-10-9	114	33	°C/W

<sup>&</sup>lt;sup>1</sup> Test Condition 1: thermal impedance simulated values are based upon use of 2S2P JEDEC PCB. See the Ordering Guide.

#### **ESD CAUTION**



**ESD** (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

<sup>&</sup>lt;sup>2</sup>Current condition tested over a 10 ms time interval.

# PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS



Figure 3. 10-Lead MSOP Pin Configuration




Figure 4. 10-Lead LFCSP Pin Configuration

**Table 7. Pin Function Descriptions** 

Pin No.	Mnemonic	Type <sup>1</sup>	Description
1	REF	AI	Reference Input Voltage. The $V_{REF}$ range is 2.4 V to 5.1 V. This pin is referred to the GND pin and must be decoupled closely to the GND pin with a 10 $\mu$ F, X7R ceramic capacitor.
2	VDD	Р	1.8 V Power Supply. The VDD range is 1.71 V to 1.89 V. Bypass VDD to GND with a 0.1 μF ceramic capacitor.
3	IN+	Al	Differential Positive Analog Input. See the Differential Input Considerations section.
4	IN-	Al	Differential Negative Analog Input. See the Differential Input Considerations section.
5	GND	Р	Power Supply Ground. Connect to the ground plane of the board.
6	CNV	DI	Convert Input. This input has multiple functions. On its leading edge, the input initiates the conversions and selects the interface mode of the device, which is either daisy-chain mode or $\overline{CS}$ mode. In $\overline{CS}$ mode, the SDO pin is enabled when CNV is low. In daisy-chain mode, the data is read when CNV is high.
7	SDO	DO	Serial Data Output. The conversion result is output on this pin. The SDO pin is synchronized to the SCK signal on the SCK pin.
8	SCK	DI	Serial Data Clock Input. When the device is selected, the conversion result is shifted out by this clock.
9	SDI	DI	Serial Data Input. This input provides multiple features and selects the interface mode of the ADC as follows:
			Daisy-chain mode is selected if SDI is low during the CNV rising edge. In this mode, SDI is used as a data input to daisy-chain the conversion results of two or more ADCs onto a single SDO line. The digital data level on SDI is output on SDO with a delay of 16 SCK cycles.
			CS mode is selected if SDI is high during the CNV rising edge. In this mode, either SDI or CNV can enable the serial output signals when low. If SDI or CNV is low when the conversion is complete, the busy indicator feature is enabled. With CNV low, program the device by clocking in a 16-bit word on SDI on the rising edge of SCK.
10	VIO	Р	Input/Output Interface Digital Power. Nominally, this pin is at the same supply as the host interface (1.8 V, 2.5 V, 3 V, or 5 V). Bypass VIO to GND with a 0.1 µF ceramic capacitor.
N/A <sup>2</sup>	EPAD	Р	Exposed Pad. Connect the exposed pad to GND. This connection is not required to meet the specified performance. Note that the exposed pad only applies to the LFCSP.

<sup>&</sup>lt;sup>1</sup> Al is analog input, P is power, DI is digital input, and DO is digital output.

<sup>&</sup>lt;sup>2</sup> N/A means not applicable.

# TYPICAL PERFORMANCE CHARACTERISTICS

 $VDD = 1.8 \text{ V}, VIO = 3.3 \text{ V}, V_{REF} = 5 \text{ V}, T = 25^{\circ}\text{C}, \text{high-Z mode disabled, span compression disabled, turbo mode enabled, and } f_{S} = 2 \text{ MSPS for the AD4001 and } f_{S} = 1 \text{ MSPS for the AD4005, unless otherwise noted.}$ 




Figure 5. INL vs. Code for Various Temperatures,  $V_{REF} = 5 V$ 




Figure 6. INL vs. Code for Various Temperatures,  $V_{REF} = 2.5 V$ 




Figure 7. INL vs. Code for High-Z and Span Compression Modes Enabled,  $V_{REF} = 5 V$ 




Figure 8. DNL vs. Code for Various Temperatures,  $V_{REF} = 5 V$ 




Figure 9. DNL vs. Code for Various Temperatures,  $V_{REF} = 2.5 V$ 




Figure 10. DNL vs. Code for High-Z and Span Compression Modes Enabled,  $V_{\it REF} = 5~V$ 




Figure 11. Histogram of a DC Input at Code Center,  $V_{REF} = 2.5 V$ and  $V_{REF} = 5 V$ 




Figure 12. 1 kHz, -0.5 dBFS Input Tone Fast Fourier Transform (FFT),  $V_{\it REF} = 5~V$ 




Figure 13. 100 kHz, -0.5 dBFS Input Tone FFT




Figure 14. Histogram of a DC Input at Code Transition,  $V_{REF} = 2.5 V$ and  $V_{REF} = 5 V$ 




Figure 15. 1 kHz, -0.5 dBFS Input Tone FFT,  $V_{REF} = 2.5 \text{ V}$ 




Figure 16. 400 kHz, -0.5 dBFS Input Tone FFT




Figure 17. SNR, SINAD, and Effective Number of Bits (ENOB) vs. Input Frequency




Figure 18. SNR, SINAD, and ENOB vs. Reference Voltage,  $f_{IN} = 1 \text{ kHz}$ 




Figure 19. SNR, SINAD, and ENOB vs. Temperature,  $f_{\rm IN}=1~{\rm kHz}$ 




Figure 20. THD and SFDR vs. Input Frequency




Figure 21. THD and SFDR vs. Reference Voltage,  $f_{IN} = 1 \text{ kHz}$ 




Figure 22. THD and SFDR vs. Temperature,  $f_{IN} = 1 \text{ kHz}$ 




Figure 23. SNR vs. Decimation Rate for Various Input Frequencies, 2 MSPS




Figure 24. SINAD vs. tQUIET2




Figure 25. 1/f Noise for 0.1 Hz to 10 Hz Bandwidth, 50 kSPS, 2500 Samples Averaged per Reading




Figure 26. THD vs. Input Frequency for Various Source Impedances




Figure 27. Zero Error and Gain Error vs. Temperature (PFS is Positive Full Scale and NFS is Negative Full Scale)




Figure 28. Analog Input Current vs. Input Differential Voltage




Figure 29. Operating Current vs. Temperature, AD4001, 2 MSPS




Figure 30. Operating Current vs. Temperature, AD4005, 1 MSPS




Figure 31. Power Dissipation vs. Throughput




Figure 32. CMRR vs. Frequency




Figure 33. PSRR vs. Frequency




Figure 34. Reference Current vs. Reference Voltage




Figure 35. Standby Current vs. Temperature




Figure 36.  $t_{DSDO}$  vs. Load Capacitance

### **TERMINOLOGY**

#### **Integral Nonlinearity Error (INL)**

INL is the deviation of each individual code from a line drawn from negative full scale through positive full scale. The point used as negative full scale occurs ½ LSB before the first code transition. Positive full scale is defined as a level 1½ LSB beyond the last code transition. The deviation is measured from the middle of each code to the true straight line (see Figure 38).

#### Differential Nonlinearity Error (DNL)

In an ideal ADC, code transitions are 1 LSB apart. DNL is the maximum deviation from this ideal value. It is often specified in terms of resolution for which no missing codes are guaranteed.

#### Zero Error

Zero error is the difference between the ideal voltage that results in the first code transition (½ LSB above analog ground) and the actual voltage producing that code.

#### **Gain Error**

The first transition (from  $100 \dots 00$  to  $100 \dots 01$ ) occurs at a level ½ LSB above nominal negative full scale (-4.999981 V for the  $\pm 5$  V range). The last transition (from  $011 \dots 10$  to  $011 \dots 11$ ) occurs for an analog voltage  $1\frac{1}{2}$  LSB below the nominal full scale (+4.999943 V for the  $\pm 5$  V range). The gain error is the deviation of the difference between the actual level of the last transition and the actual level of the first transition from the difference between the ideal levels.

#### Spurious-Free Dynamic Range (SFDR)

SFDR is the difference, in decibels (dB), between the rms amplitude of the input signal and the peak spurious signal.

#### **Effective Number of Bits (ENOB)**

ENOB is a measurement of the resolution with a sine wave input. It is related to SINAD as follows:

$$ENOB = (SINAD - 1.76)/6.02$$

ENOB is expressed in bits, and SINAD is expressed in dB.

#### **Total Harmonic Distortion (THD)**

THD is the ratio of the rms sum of the first five harmonic components to the rms value of a full-scale input signal and is expressed in decibels.

#### **Dynamic Range**

Dynamic range is the ratio of the rms value of the full scale to the total rms noise measured. The value for dynamic range is expressed in decibels. It is measured with a signal at  $-60~\mathrm{dBFS}$  so that it includes all noise sources and DNL artifacts.

#### Signal-to-Noise Ratio (SNR)

SNR is the ratio of the rms value of the actual input signal to the rms sum of all other spectral components below the Nyquist frequency, excluding harmonics and dc. The value for SNR is expressed in decibels.

#### Signal-to-Noise-and-Distortion Ratio (SINAD)

SINAD is the ratio of the rms value of the actual input signal to the rms sum of all other spectral components that are less than the Nyquist frequency, including harmonics but excluding dc. The value of SINAD is expressed in decibels.

#### **Aperture Delay**

Aperture delay is the measure of the acquisition performance and is the time between the rising edge of the CNV input and when the input signal is held for a conversion.

#### **Transient Response**

Transient response is the time required for the ADC to acquire a full-scale input step to  $\pm 1$  LSB accuracy.

#### Common-Mode Rejection Ratio (CMRR)

CMRR is the ratio of the power in the ADC output at the frequency, f, to the power of a 200 mV p-p sine wave applied to the common-mode voltage of IN+ and IN- of frequency, f.

$$CMRR$$
 (dB) =  $10log(P_{ADC\_IN}/P_{ADC\_OUT})$ 

where:

 $P_{ADC\_IN}$  is the common-mode power at the frequency, f, applied to the IN+ and IN- inputs.

 $P_{ADC\_OUT}$  is the power at the frequency, f, in the ADC output.

#### Power Supply Rejection Ratio (PSRR)

PSRR is the ratio of the power in the ADC output at the frequency, f, to the power of a 200 mV p-p sine wave applied to the ADC VDD supply of frequency, f.

$$PSRR (dB) = 10 \log(P_{VDD\_IN}/P_{ADC\_OUT})$$

where:

 $P_{VDD\_IN}$  is the power at the frequency, f, at the VDD pin.  $P_{ADC\_OUT}$  is the power at the frequency, f, in the ADC output.

#### THEORY OF OPERATION




Figure 37. ADC Simplified Schematic

#### CIRCUIT INFORMATION

The AD4001/AD4005 are high speed, low power, single-supply, precise, 16-bit differential ADCs based on a SAR architecture.

The AD4001 is capable of converting 2,000,000 samples per second (2 MSPS), the AD4005 is capable of converting 1,000,000 samples per second (1 MSPS). The power consumption of the AD4001/AD4005 scales with throughput because they power down in between conversions. For example, when operating at 10 kSPS, the devices typically consume 80  $\mu$ W, making them ideal for battery-powered applications. The AD4001/AD4005 also have a valid first conversion after being powered down for long periods, which can further reduce power consumed in applications in which the ADC does not need to be constantly converting.

The AD4001/AD4005 provide the user with an on-chip trackand-hold and do not exhibit any pipeline delay or latency, making them ideal for multiplexed applications.

The AD4001/AD4005 incorporate a multitude of unique, easy to use features that result in a lower system power and smaller footprint.

The AD4001/AD4005 each have an internal voltage clamp that protects the device from overvoltage damage on the analog inputs.

The analog input incorporates circuitry that reduces the nonlinear charge kickback seen from a typical switched capacitor SAR input. This reduction in kickback, combined with a longer acquisition phase, allows the use of lower bandwidth and lower power amplifiers as drivers. This combination has the additional benefit of allowing a larger resistor value in the input RC filter and a corresponding smaller capacitor, which results in a smaller RC load for the amplifier, improving stability and power dissipation.

High-Z mode can be enabled via the SPI interface by programming a register bit (see Table 12). When high-Z mode is enabled, the ADC input has a low input charging current at low input signal frequencies, as well as improved distortion over a wide frequency range up to 100 kHz. For frequencies greater than 100 kHz and multiplexing functionality, disable high-Z mode.

For single-supply applications, a span compression feature creates additional headroom and footroom for the driving amplifier to access the full range of the ADC.

The fast conversion time of the AD4001/AD4005, along with turbo mode, allows low clock rates to read back conversions, even when running at their respective maximum throughput rates of 2 MSPS/1 MSPS. Note that, for the AD4001, the full throughput rate of 2 MSPS can be achieved only with turbo mode enabled.

The AD4001/AD4005 can interface with any 1.8 V to 5 V digital logic family. These devices are available in a 10-lead MSOP or a tiny 10-lead LFCSP that allows space savings and flexible configurations.

The AD4001/AD4005 are pin for pin compatible with some of the 14-/16-/18-/20-bit precision SAR ADCs listed in Table 8.

Table 8. MSOP and LFCSP 14-/16-/18-/20-Bit Precision SAR ADCs

Bits	100 kSPS	250 kSPS	400 kSPS to 500 kSPS	≥1000 kSPS
20 <sup>1</sup>	Not applicable	Not applicable	AD4022 <sup>2</sup>	AD4020 <sup>2</sup> , AD4021 <sup>2</sup>
18¹	AD7989-1 <sup>2</sup>	AD7691 <sup>2</sup>	AD4011 <sup>2</sup> , AD7690 <sup>2</sup> , AD7989-5 <sup>2</sup>	AD4003 <sup>2</sup> , AD4007 <sup>2</sup> , AD7982 <sup>2</sup> , AD7984 <sup>2</sup>
18³			AD4010 <sup>2</sup>	AD4002 <sup>2</sup> , AD4006 <sup>2</sup>
16¹	AD7684	AD7687 <sup>2</sup>	AD7688 <sup>2</sup> , AD7693 <sup>2,</sup> AD7916 <sup>2</sup>	AD4001, AD4005, AD7915 <sup>2</sup>
16³	AD7680, AD7683, AD7988-1 <sup>2</sup>	AD7685 <sup>2</sup> , AD7694	AD4008 <sup>2</sup> , AD7686 <sup>2</sup> , AD7988-5 <sup>2</sup>	AD4000 <sup>2</sup> , AD4004 <sup>2</sup> , AD7980 <sup>2</sup> , AD7983 <sup>2</sup>
14³	AD7940	AD7942 <sup>2</sup>	AD7946 <sup>2</sup>	Not applicable

<sup>&</sup>lt;sup>1</sup> True differential.

 $<sup>^{\</sup>rm 2}$  Pin for pin compatible.

<sup>&</sup>lt;sup>3</sup> Pseudo differential.

#### **CONVERTER OPERATION**

The AD4001/AD4005 are SAR-based ADCs using a charge redistribution sampling digital-to-analog converter (DAC). Figure 37 shows the simplified schematic of the ADC. The capacitive DAC consists of two identical arrays of 16 binary weighted capacitors, which are connected to the comparator inputs.

During the acquisition phase, terminals of the array tied to the input of the comparator are connected to ground via the SW+ and SW- switches (see Figure 37). All independent switches connect the other terminal of each capacitor to the analog inputs. The capacitor arrays are used as sampling capacitors and acquire the analog signal on the IN+ and IN- inputs.

When the acquisition phase is complete and the CNV input goes high, a conversion phase initiates. When the conversion phase begins, SW+ and SW- are opened first. The two capacitor arrays are then disconnected from the inputs and connected to the GND input. The differential voltage between the IN+ and IN- inputs captured at the end of the acquisition phase is applied to the comparator inputs, causing the comparator to become unbalanced. By switching each element of the capacitor array between GND and  $V_{REF}$ , the comparator input varies by binary weighted voltage steps ( $V_{REF}/2$ ,  $V_{REF}/4$ , ...,  $V_{REF}/65,536$ ). The control logic toggles these switches, starting with the MSB, to bring the comparator back into a balanced condition. After

the process completes, the control logic generates the ADC output code and a busy signal indicator.

Because the AD4001 and the AD4005 have on-board conversion clocks, the serial clock, SCK, is not required for the conversion process.

#### TRANSFER FUNCTIONS

The ideal transfer characteristics for the AD4001/AD4005 are shown in Figure 38 and Table 9.




Figure 38. ADC Ideal Transfer Function (FSR Is Full-Scale Range)

Table 9. Output Codes and Ideal Input Voltages

Description	Analog Input, $V_{REF} = 5 V$	V <sub>REF</sub> = 5 V with Span Compression Enabled	Digital Output Code (Hex)
+FSR – 1 LSB	+4.999847 V	+3.999878 V	0x7FFF <sup>1</sup>
Midscale + 1 LSB	+152.6 μV	+122.1 μV	0x0001
Midscale	ov	0 V	0x0000
Midscale – 1 LSB	–152.6 μV	–122.1 μV	0xFFFF
–FSR + 1 LSB	-4.999847 V	-3.999878 V	0x8001
–FSR	-5 V	-4 V	0x8000 <sup>2</sup>

<sup>&</sup>lt;sup>1</sup> This output code is also the code for an overranged analog input ( $V_{IN+} - V_{IN-}$  above  $V_{REF}$  with span compression disabled and above  $0.8 \times V_{REF}$  with span compression enabled).

<sup>&</sup>lt;sup>2</sup> This output code is also the code for an underranged analog input ( $V_{IN+} - V_{IN-}$  below  $-V_{REF}$  with span compression disabled and below  $-0.8 \times V_{REF}$  with span compression enabled).

# APPLICATIONS INFORMATION TYPICAL APPLICATION DIAGRAMS

Figure 39 shows an example of the recommended connection diagram for the AD4001/AD4005 when multiple supplies, V+ and V-, are available. This configuration is used for optimal performance because the amplifier supplies can be selected to allow the maximum signal range (see Figure 39 for the range).

Figure 40 shows a recommended connection diagram when using a single-supply system. This setup is preferable when only a limited number of rails are available in the system and power dissipation is of critical importance.

Figure 41 shows a typical application diagram when using a fully differential amplifier (FDA).





Figure 39. Typical Application Diagram with Multiple Supplies



<sup>1</sup>SEE THE VOLTAGE REFERENCE INPUT SECTION FOR REFERENCE SELECTION. C<sub>REF</sub> IS USUALLY A 10µF CERAMIC CAPACITOR (X7R). <sup>2</sup>SPAN COMPRESSION MODE ENABLED. <sup>3</sup>SEE TABLE 10 FOR RC FILTER AND AMPLIFIER SELECTION.

Figure 40. Typical Application Diagram with a Single Supply




Figure 41. Typical Application Diagram with a Fully Differential Amplifier

#### **ANALOG INPUTS**

Figure 42 shows an equivalent circuit of the analog input structure, including the overvoltage clamp of the AD4001/AD4005.




Figure 42. Equivalent Analog Input Circuit

#### Input Overvoltage Clamp Circuit

Most ADC analog inputs, IN+ and IN-, have no overvoltage protection circuitry apart from ESD protection diodes. During an overvoltage event, an ESD protection diode from an analog input pin (IN+ or IN-) to REF forward biases and shorts the input pin to REF, potentially overloading the reference or damaging the device. The AD4001/AD4005 internal overvoltage clamp circuit with a larger external resistor ( $R_{\rm EXT}=200~\Omega$ ) eliminates the need for external protection diodes and protects the ADC inputs against dc overvoltages.

In applications where the amplifier rails are greater than  $V_{\text{REF}}$  and less than ground, it is possible for the output to exceed the input voltage range (specified in Table 1) of the device. In this case, the AD4001/AD4005 internal overvoltage clamp circuit ensures that the voltage on the input pin does not exceed  $V_{\text{REF}} + 0.4 \ V$  and prevents damage to the device by clamping the input voltage in a safe operating range and avoiding disturbance of the

reference, which is particularly important for systems that share the reference among multiple ADCs.

If the analog input exceeds the reference voltage by 0.4 V, the internal clamp circuit turns on and the current flows through the clamp into ground, preventing the input from rising further and potentially causing damage to the device. The clamp turns on before D1 (see Figure 42) and can sink up to 50 mA of current.

When the clamp is active, it sets the overvoltage  $(\overline{OV})$  clamp flag bit in the configuration register that is accessed with a  $\underline{16}$ -bit SPI read command or via the  $\overline{OV}$  in the status bits. The  $\overline{OV}$  clamp flag gives an indication of overvoltage condition when it is set to 0. The  $\overline{OV}$  clamp flag is a read only sticky bit, and is cleared only if the register is read while the overvoltage condition is no longer present.

The clamp circuit does not dissipate static power in the off state. Note that the clamp cannot sustain the overvoltage condition for an indefinite amount of time.

The external RC filter, formed by the Rext resistor and the Cext capacitor (see Figure 42), is usually present at the ADC input to band limit the input signal. During an overvoltage event, excessive voltage is dropped across Rext, and Rext becomes part of a protection circuit. The Rext value can vary from 200  $\Omega$  to 20 k $\Omega$  for 15 V protection. The Cext value can be as low as 100 pF for correct operation of the clamp. See Table 1 for input overvoltage clamp specifications.

#### **Differential Input Considerations**

The analog input structure allows the sampling of the true differential signal between IN+ and IN−. By using these differential inputs, signals common to both inputs are rejected. Figure 32 shows the common-mode rejection capability of the AD4001/AD4005 over frequency. It is important to note that the differential input signals must be truly antiphase in nature,  $180^{\circ}$  out of phase, which is required to keep the common-mode voltage of the input signal within the specified range around  $V_{\text{REF}}/2$  as shown in Table 1.

#### **Switched Capacitor Input**

During the acquisition phase, the impedance of the analog inputs (IN+ or IN–) can be modeled as a parallel combination of Capacitor  $C_{\text{PIN}}$  and the network formed by the series connection of  $R_{\text{IN}}$  and  $C_{\text{IN}}$ .  $C_{\text{PIN}}$  is primarily the pin capacitance.  $R_{\text{IN}}$  is typically 400  $\Omega$  and is a lumped component composed of serial resistors and the on resistance of the switches.  $C_{\text{IN}}$  is typically 40 pF and is mainly the ADC sampling capacitor.

During the conversion phase, where the switches are open, the input impedance is limited to  $C_{\text{PIN}}$ .  $R_{\text{IN}}$  and  $C_{\text{IN}}$  make a single-pole, low-pass filter that reduces undesirable aliasing effects and limits noise.

#### **RC Filter Values**

The RC filter value (represented by R and C in Figure 39 to Figure 43) and driving amplifier can be selected depending on the input signal bandwidth of interest at the full throughput. Lower input signal bandwidth means that the RC cutoff can be lower, thereby reducing noise into the converter. For optimum performance at various throughputs, use the recommended RC values (200  $\Omega$ , 180 pF) and the ADA4807-1.

The RC values shown in Table 10 are chosen for ease of drive considerations and greater ADC input protection. The combination of a large R value (200  $\Omega$ ) and small C value results in a reduced dynamic load for the amplifier to drive. The smaller value of C means fewer stability and phase margin concerns with the amplifier. The large value of R limits the current into the ADC input when the amplifier output exceeds the ADC input range.

#### **DRIVER AMPLIFIER CHOICE**

Although the AD4001/AD4005 are easy to drive, the driver amplifier must meet the following requirements:

• The noise generated by the driver amplifier must be kept low enough to preserve the SNR and transition noise performance of the AD4001/AD4005. The noise from the driver is filtered by the single-pole, low-pass filter of the AD4001/AD4005 analog input circuit made by  $R_{\rm IN}$  and  $C_{\rm IN}$ , or by the external filter, if one is used. Because the typical noise of the AD4001/AD4005 is 54  $\mu V$  rms, the SNR degradation due to the amplifier is the following:

$$SNR_{LOSS} = 20 \log \left( \frac{54 \mu V}{\sqrt{54 \mu V^2 + \frac{\pi}{2} f_{-3dB} (Ne_N)^2}} \right)$$

where:

 $f_{-3 dB}$  is the input bandwidth, in megahertz, of the AD4001/AD4005 (10 MHz) or the cutoff frequency of the input filter, if one is used.

N is the noise gain of the amplifier (for example, 1 in buffer configuration).

 $e_N$  is the equivalent input noise voltage of the operational amplifier in nV/ $\sqrt{\text{Hz}}$ .

- For ac applications, the driver must have a THD performance commensurate with the AD4001/AD4005.
- For multichannel multiplexed applications, the driver amplifier and the analog input circuit of the AD4001/AD4005 must settle for a full-scale step onto the capacitor array at a 16-bit level (0.0001525%, 15.25 ppm). In amplifier data sheets, settling at 0.1% to 0.01% is more commonly specified. Settling at 0.1% to 0.01% may differ significantly from the settling time at a 16-bit level and must be verified prior to driver selection.

The Precision ADC Driver Tool can be used to model the settling behavior and estimate ac performance of the AD4001/AD4005 with a selected driver amplifier and RC filter. Once the Precision ADC Driver Tool has modelled a specific circuit, the circuit can be exported for simulation in LTspice.

Table 10. RC Filter and Amplifier Selection for Various Input Bandwidths

Input Signal Bandwidth (kHz)	ADC	R (Ω)	C (F)	Recommended Amplifier	Precision ADC Driver Tool
<10	AD4001 (2 MSPS)	200	180 p	ADA4807-1/ADA4807-2	ADC Driver Tool Example
	AD4005 (1 MSPS)	680	180 p	ADA4807-1/ADA4807-2	ADC Driver Tool Example
	AD4001 (2 MSPS)	200	180 p	ADA4945-1	ADC Driver Tool Example
	AD4005 (1 MSPS)	680	180 p	ADA4945-1	ADC Driver Tool Example
<100	AD4001 (2 MSPS)	200	180 p	ADA4807-1/ADA4807-2	ADC Driver Tool Example
	AD4005 (1 MSPS)	200	360 p	ADA4807-1/ADA4807-2	ADC Driver Tool Example
	AD4001 (2 MSPS)	200	180 p	ADA4945-1	ADC Driver Tool Example
	AD4005 (1 MSPS)	200	360 p	ADA4945-1	ADC Driver Tool Example

Input Signal Bandwidth (kHz)	ADC	R (Ω)	C (F)	Recommended Amplifier	Precision ADC Driver Tool
≥100	AD4001 (2 MSPS)	120	180 p	ADA4897-1/ADA4897-2	ADC Driver Tool Example
	AD4005 (1 MSPS)	200	180 p	ADA4897-1/ADA4897-2	ADC Driver Tool Example
	AD4001 (2 MSPS)	120	180 p	ADA4932-1	ADC Driver Tool Example
	AD4005 (1 MSPS)	120	180 p	ADA4932-1	ADC Driver Tool Example
Multiplexed	AD4001 (2 MSPS)	100	180 p	ADA4897-1/ADA4897-2	ADC Driver Tool Example
	AD4005 (1 MSPS)	200	180 p	ADA4897-1/ADA4897-2	ADC Driver Tool Example
	AD4001 (2 MSPS)	100	180 p	ADA4932-1	ADC Driver Tool Example
	AD4005 (1 MSPS)	120	180 p	ADA4932-1	ADC Driver Tool Example




Figure 43. Typical Application Diagram for Single-Ended to Differential Conversion with a Fully Differential Amplifier

#### Single to Differential Driver

The AD4001/AD4005 requires a differential input signal for proper operation. For applications using a single-ended analog signal, either bipolar or unipolar, a fully differential amplifier, such as the ADA4940-1 or ADA4945-1, can be used to convert the single-ended signal to a differential signal, as shown in Figure 43.

#### **High Frequency Input Signals**

The AD4001/AD4005 ac performance over a wide input frequency range is shown in Figure 17 and Figure 20. Unlike other traditional SAR ADCs, the AD4001/AD4005 maintain exceptional ac performance for input frequencies up to the Nyquist frequency with minimal performance degradation. Note that the input frequency is limited to the Nyquist frequency of the sample rate in use.

#### **Multiplexed Applications**

The AD4001/AD4005 significantly reduce system complexity for multiplexed applications that require superior performance in terms of noise, power, and throughput. Figure 44 shows a simplified block diagram of a multiplexed data acquisition system including a multiplexer, an ADC driver, and the precision SAR ADC.




Figure 44. Multiplexed Data Acquisition Signal Chain Using the AD4001/AD4005

Switching multiplexer channels typically results in large voltage steps at the ADC inputs. To ensure an accurate conversion result, the step must be given adequate time to settle before the ADC samples its inputs (on the rising edge of CNV). The settling time error is dependent on the drive circuitry (multiplexer and ADC driver), RC filter values, and the time when the multiplexer channels are switched. Switch the multiplexer channels immediately after  $t_{\rm QUIET1}$  has elapsed from the start of the conversion to maximize settling time and to prevent corruption of the conversion result. To avoid conversion corruption, do not switch the channels during the  $t_{\rm QUIET1}$  time. If the analog inputs are multiplexed during the quiet conversion time ( $t_{\rm QUIET1}$ ), the current conversion is possibly corrupted.

#### **EASE OF DRIVE FEATURES**

#### **Input Span Compression**

In single-supply applications, it is recommended to use the full range of the ADC. However, the amplifier can have some headroom and footroom requirements, which can be a problem, even if it is a rail-to-rail input and output amplifier. The AD4001/AD4005 include a span compression feature, which increases the headroom and footroom available to the amplifier by reducing the input range by 10% from the top and bottom of the range while still accessing all available ADC codes (see Figure 45). The SNR decreases by approximately 1.9 dB ( $20 \times \log(8/10)$ ) for the reduced input range when span compression is enabled. Span compression is disabled by default but is enabled by writing to the relevant register bit (see the Digital Interface section).




Figure 45. Span Compression

#### High-Z Mode

The AD4001/AD4005 incorporate high-Z mode, which reduces the nonlinear charge kickback when the capacitor DAC switches back to the input at the start of acquisition. Figure 28 shows the analog input current of the AD4001/AD4005 with high-Z mode enabled and disabled. The low input current makes the ADC easier to drive than the traditional SAR ADCs, even with high-Z mode disabled. The input current reduces further to submicroampere range when high-Z mode is enabled. High-Z mode is disabled by default but can be enabled by writing to the configuration register (see Table 12). Disable high-Z mode for input frequencies above 100 kHz or when multiplexing.

To achieve the optimal data sheet performance from traditional high resolution precision SAR ADCs, system designers must often use a dedicated high power, high speed amplifier to drive the switched capacitor SAR ADC inputs. High-Z mode allows a choice of lower power and lower bandwidth precision amplifiers with a lower RC filter cutoff to drive the ADC, removing the need for dedicated high speed ADC drivers, which saves system power, size, and cost in precision, low bandwidth applications. High-Z mode allows the amplifier and RC filter in front of the ADC to be chosen based on the signal bandwidth of interest, rather than the settling requirements of the switched capacitor SAR ADC inputs. High-Z mode also improves THD performance and reduces analog input current for input signals up to 100 kHz.

Additionally, the AD4001/AD4005 can be driven with a much higher source impedance than traditional SARs, which means the resistor in the RC filter can have a value 10 times larger than previous SAR designs and with high-Z mode enabled, can tolerate

even greater impedance. Figure 26 shows the THD performance for various source impedances with high-Z mode disabled and enabled.

Figure 46 and Figure 47 show the AD4001 SNR and THD performance using the ADA4077-1 (supply current per amplifier ( $I_{SY}$ ) = 400  $\mu$ A) and ADA4610-1 ( $I_{SY}$  = 1.50 mA) precision amplifiers when driving the AD4001 at full throughput for high-Z mode both enabled and disabled with various RC filter values. These amplifiers achieve 93 dB to 96 dB typical SNR and close to –110 dB typical THD with high-Z mode enabled for a 2.27 MHz RC bandwidth. The THD is improved by approximately 10 dB with high-Z mode enabled, even for large R values greater than 200 $\Omega$ . SNR maintains close to 96 dB, even with a low RC filter cutoff. The ADA4077-1 and ADA4610-1 data sheets of the selected precision amplifiers (see Figure 46 and Figure 47) show that their own noise and distortion performance dominates the SNR and THD specification at a certain input frequency.




Figure 46. SNR vs. RC Filter Bandwidths for Various Precision ADC Drivers for the AD4001,  $f_{IN} = 1$  kHz (See the Typical Performance Characteristics Section for Operating Conditions)




Figure 47. THD vs. RC Filter Bandwidths for Various Precision ADC Drivers for the AD4001,  $f_{\rm IN} = 1\,$  kHz (See the Typical Performance Characteristics Section for Operating Conditions)

For applications that require a programmable gain instrumentation amplifier (PGIA), the LTC6373 can directly drive the AD4001/AD4005 without the need for a dedicated ADC driver. The LTC6373 data sheet shows ac performance results of an example circuit of the LTC6373 directly interfacing with the AD4020.

When high-Z mode is enabled, the ADC consumes approximately 2 mW per MSPS of extra power. However, this additional power is still significantly lower than using dedicated ADC drivers like the ADA4807-1.

#### **Long Acquisition Phase**

The AD4001/AD4005 also feature a fast conversion time of 290 ns. which results in a long acquisition phase. The acquisition is further extended by a key feature of the AD4001/AD4005. The ADC returns to the acquisition phase typically 100 ns before the end of the conversion. This feature provides an even longer time for the ADC to acquire the new input voltage. A longer acquisition phase reduces the settling requirement on the driving amplifier, and a lower power and lower bandwidth amplifier can be chosen. The longer acquisition phase means that a lower RC filter (represented by R and C in Figure 39 to Figure 41 and Figure 43) cutoff can be used, which means a noisier amplifier can also be tolerated. A larger value of R can be used in the RC filter with a corresponding smaller value of C, reducing amplifier stability concerns without affecting distortion performance significantly. A larger value of R also results in reduced dynamic power dissipation in the amplifier.

See Table 10 for details on setting the RC filter bandwidth and choosing a suitable amplifier.

#### **VOLTAGE REFERENCE INPUT**

A 10  $\mu$ F (X7R, 0805 size) ceramic chip capacitor is appropriate for the optimum performance of the reference input.

For higher performance and lower drift, use a reference such as the ADR4550. Using a low power reference such as the ADR3450 can result in a slight decrease in the noise performance. It is recommended to use a reference buffer, such as the ADA4807-1, between the reference and the ADC reference input. It is important to consider the optimum capacitance necessary to keep the reference buffer stable as well as to meet the minimum ADC requirement stated previously in this section (that is, a  $10~\mu F$  ceramic chip capacitor,  $C_{REF}$ ).

#### **POWER SUPPLY**

The AD4001/AD4005 use two power supply pins: a core supply (VDD) and a digital input/output interface supply (VIO). VIO allows direct interface with any logic between 1.8 V and 5.5 V. To reduce the number of supplies needed, VIO and VDD can be tied together for 1.8 V operation. The ADP7118 low noise, CMOS, low dropout (LDO) linear regulator is recommended to power

the VDD and VIO pins. The AD4001/AD4005 are independent of power supply sequencing between VIO and VDD.

Additionally, the AD4001/AD4005 are insensitive to power supply variations over a wide frequency range, as shown in Figure 33.

The AD4001/AD4005 power down automatically at the end of each conversion phase. Therefore, the power scales linearly with the sampling rate. This feature makes the device ideal for low sampling rates (even a few samples per second) and battery-powered applications. Figure 31 shows the AD4001/AD4005 total power dissipation and individual power dissipation for each rail.

#### **DIGITAL INTERFACE**

The AD4001/AD4005 digital interface is used to perform analog to digital conversions and to enable and disable various features. The AD4001/AD4005 are compatible with SPI, QSPI™, and MICROWIRE® digital hosts and DSPs. SCK must be set with clock polarity (CPOL) = clock phase (CPHA) = 0. A 3-wire interface using the CNV, SCK, and SDO signals minimizes wiring connections, which is useful in applications with digital isolation. A 4-wire interface using the SDI, CNV, SCK, and SDO signals allows CNV, which initiates the conversions, to be independent of the readback timing (SDI). This interface is useful in low jitter sampling or simultaneous sampling applications. In either 3-wire or 4-wire CS mode, a busy signal can be enabled to indicate when the conversion result is ready. The busy signal acts as an interrupt to the digital host to initiate data readback.

The AD4001/AD4005 digital interface also supports daisy-chaining multiple devices to read back results from multiple ADCs over a single SPI bus.

Timing diagrams and explanations for each digital interface mode are given in the digital modes of operation sections (see the  $\overline{\text{CS}}$  Mode, 3-Wire Turbo Mode section through the Daisy-Chain Mode section).

Turbo mode allows the use of slower SPI clock rates by extending the amount of time available to clock out conversion results. Turbo mode is enabled by setting the Turbo Mode Enable field to 1 in the configuration register and replaces the busy indicator feature when enabled. The maximum throughput of 2 MSPS for the AD4001 can be achieved only with turbo mode enabled and a minimum SCK frequency of 70 MHz (see the  $\overline{\text{CS}}$  Mode, 3-Wire Turbo Mode section). See the  $\overline{\text{CS}}$  Mode, 4-Wire Turbo Mode for descriptions of turbo mode operation.

Status bits can also be clocked out at the end of the conversion data if the status bits are enabled in the configuration register (see the Status Bits section).

For isolated systems, the ADuM141D is recommended, which can support the 70 MHz SCK frequency required to run the AD4001 at its full throughput of 2 MSPS.

The state of SDO on power-up is either low or high-Z, depending on the states of CNV and SDI, as shown in Table 11.

Table 11. State of SDO on Power-Up

CNV	SDI	SDO
0	0	Low
0	1	Low
1	0	Low
1	1	High-Z

#### **Configuration Register Details**

The AD4001/AD4005 features are controlled via the configuration register. The configuration register is eight bits wide and contains enable bits for the status bits, span compression, high-Z mode, and turbo mode, as well as an overvoltage detection flag. The 16-bit SPI instructions are used to read from and write to the contents in the configuration register. Table 12 shows the locations and descriptions of each field in the configuration register.

#### **Serial Clock Frequency Requirements**

The AD4001/AD4005 digital interface minimizes the SCK frequency required for reading back conversion results, even when operating at a high throughput. The minimum SCK frequency required for a given application depends on the number of bits

being read on SDO, whether turbo mode is enabled or disabled, and the throughput in use.

See Table 13 for several examples of SCK frequency requirements for different throughputs.

Note that the SCK frequency must obey the minimum SCK period specification for the given VIO level and interface mode (see t<sub>SCK</sub> in Table 2).

The minimum SCK frequency ( $f_{SCK}$ ) required to access the conversion result plus status bits when turbo mode is enabled is calculated with the following equation:

$$f_{SCK} > \frac{N_D + N_S}{t_{CYC} - t_{QUIET1} - t_{EN} - t_{QUIET2}} \label{eq:fsck}$$

where:

 $N_D$  is the ADC resolution (16 bits).

N<sub>S</sub> is the number of status bits being accessed.

 $t_{\text{CYC}}$ ,  $t_{\text{QUIET1}}$ ,  $t_{\text{EN}}$  and  $t_{\text{QUIET2}}$  correspond to timing specifications described in Table 2.

The minimum SCK frequency required to access the conversion result plus status bits when turbo mode is not enabled is calculated with the following equation:

$$f_{SCK} > \frac{N_D + N_S}{t_{CYC} - t_{CONV} - t_{EN} - t_{QUIET2}}$$

Where  $t_{CONV}$  corresponds to the conversion time, and is described in Table 2.

Table 12. AD4001/AD4005 Configuration Register

Bits	Bit Name	Description	Reset	Access <sup>1</sup>
[7:5]	Reserved	Reserved memory.	0x0	R
4	Status bits enable	Enables status bits (see the Status Bits section).	0x0	R/W
		0: disables status bits.		
		1: enables status bits.		
3	Span compression enable	Enables span compression (see the Input Span Compression section).	0x0	R/W
		0: disables span compression.		
		1: enables span compression.		
2	High-Z mode enable	Enables high-Z mode (see the High-Z Mode section).	0x0	R/W
		0: disables high-Z mode.		
		1: enables high-Z mode.		
1	Turbo mode enable	Enables turbo mode.	0x0	R/W
		0: disables turbo mode.		
		1: enables turbo mode.		
0	OV clamp flag	Indicates an overvoltage event triggered the input overvoltage clamp circuit (see	0x1	R
		the Input Overvoltage Clamp Circuit section). This bit is sticky, and clears only when read after the overvoltage event has ended.		
		0: indicates an overvoltage event has occurred.		
		1: indicates no overvoltage event has occurred.		

<sup>&</sup>lt;sup>1</sup> R stands for read-only and R/W stands for read/write. Read-only bits cannot be updated with a register write operation. Read/write bits can be updated with a register write operation.

Table 13. SCK Frequency Requirements for Various Throughputs

CS Mode	Throughput	Minimum SCK Frequency (MHz)
3-Wire and 4-Wire Turbo Modes	2 MSPS (AD4001)	70
	1 MSPS (AD4001/AD4005)	22
	500 kSPS (AD4001/AD4005)	10
	100 kSPS (AD4001/AD4005)	2
3-Wire and 4-Wire Turbo Modes with Six Status Bits <sup>1</sup>	2 MSPS (AD4001)	93
	1 MSPS (AD4001/AD4005)	30
	500 kSPS (AD4001/AD4005)	13
	100 kSPS (AD4001/AD4005))	2.5
3-Wire and 4-Wire Modes	1.8 MSPS (AD4001)	100
	1 MSPS (AD4001/AD4005)	27
	500 kSPS (AD4001/AD4005)	10
	100 kSPS (AD4001/AD4005)	2
3-Wire and 4-Wire Modes with Six Status Bits <sup>1</sup>	1.6 MSPS (AD4001)	95
	1 MSPS (AD4001/AD4005)	37
	500 kSPS (AD4001/AD4005)	14
	100 kSPS (AD4001/AD4005)	2.5

<sup>&</sup>lt;sup>1</sup> It is not necessary to clock out all six status bits. The minimum required SCK frequency is reduced when clocking out fewer than six status bits. See the Serial Clock Frequency Requirements and Status Bits sections.

**Table 14. Register Access Command** 

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
WEN	R/W	0	1	0	1	0	0

#### **REGISTER READ/WRITE FUNCTIONALITY**

The AD4001/AD4005 configuration register is read from and written to with a 16-bit SPI instruction. The state of the fields in the configuration register determine which of the device features are enabled or disabled (see the Configuration Register Details section).


The 16-bit SPI instructions consist of the 8-bit register access command (see Table 14) followed by the register data. When performing register read and write operations, CNV is analogous to a chip select signal, and CNV must be brought low to access the configuration register contents. Data on SDI is latched in on each SCK rising edge. Data is shifted out on SDO on each SCK falling edge. SDO returns to a high impedance state when CNV is brought high.

The first bit read on SDI after a CNV falling edge (represented by  $\overline{WEN}$  in Table 14) must be a 0 to initiate the register access command. The next bit (R/W) determines whether the instruction is a write or a read. The following six bits must match the values for Bit 5 through Bit 0 shown in Table 14 to perform the SPI read/write.

When performing a write operation, the new register contents are written over SDI, MSB-first, and the writeable bits in the configuration register are updated after the device receives the full byte. When performing a read operation, the current register contents are shifted out on SDO MSB-first. Figure 48 and Figure 49 show timing diagrams for register read and write operations when using any of the CS modes. Figure 50 shows the timing diagram for performing a register write operation to multiple devices connected in daisy-chain mode. Register reads are not supported when daisy-chaining multiple devices (see the Daisy-Chain Mode section). To verify the contents of the configuration register, enable and read the status bits.

The LSB of the configuration register (Bit 0) is a read only bit that allows digital hosts to ensure the desired digital interface mode is selected in the frame immediately following a register write operation. For digital hosts that are limited to 16-bit SPI frames (such as some microcontrollers), set this bit accordingly to ensure SDI is at the desired level on the rising edge of CNV. For example, set this bit to 1 and/or set the idle state of SDI to 1 when using any of the  $\overline{\text{CS}}$  modes.

SPI write instructions can be performed in the same frame as reading a conversion result. To ensure the conversion is executed correctly, the CNV signal must obey the timing requirements for the selected interface mode.



1THE CNV HIGH TIME MUST FOLLOW THEt<sub>CONV</sub> SPECIFICATION TO GENERATE A VALID CONVERSION RESULT
2THE SCK FALLING EDGE TO CNV RISING EDGE DELAY MUST FOLLOW THEt<sub>QUIET2</sub> SPECIFICATION TO ENSURE SPECIFIED PERFORMANCE

Figure 48. Register Read Timing Diagram




Figure 50. Register Write Timing Diagram, Daisy-Chain Mode

#### **STATUS BITS**

A set of six optional status bits can be appended to the end of each conversion result. The status bits allow the digital host to check the state of the input overvoltage protection circuit and verify that the ADC features are configured correctly without interrupting conversions. The status bits are enabled when the status bits enable bit in the configuration register is set to 1 (see the Configuration Register Details section). Table 15 shows a description of each status bit.

When enabled, the status bits are clocked out MSB first starting on the SCK falling edge immediately following the LSB of the conversion result. The SDO line returns to high impedance after the sixth status bit is clocked out (except in daisy-chain mode). The user is not required to clock out all status bits to start the next conversion. For example, if the digital host must monitor the  $\overline{\rm OV}$  clamp flag but also must minimize the SCK frequency, the remaining status bits can be ignored to limit the number of SCK pulses required per conversion period. When using multiple AD4001/AD4005 devices in daisy-chain mode, however, all six status bits must be clocked out for each connected device.

Figure 51 shows the serial interface timing for  $\overline{\text{CS}}$  mode, 3-wire without busy indicator with all six status bits clocked out.

**Table 15. Status Bit Descriptions** 

Bit	Bit Name	Description			
5	OV clamp flag	Indicates the state of the OV clamp flag in the configuration register.			
4	Span compression	Indicates the state of the span compression enable field in the configuration register.			
3	High-Z mode	Indicates the state of the High-Z mode enable field in the configuration register.			
2	Turbo mode	Indicates the state of the turbo mode enable field in the configuration register.			
[1:0]	Reserved	Reserved.			




Figure 51.  $\overline{\text{CS}}$  Mode, 3-Wire Without Busy Indicator Serial Interface Timing Diagram, Including Status Bits

#### **CS MODE, 3-WIRE TURBO MODE**

This mode is typically used when a single AD4001/AD4005 device is connected to an SPI-compatible digital host. Turbo mode allows lower SCK frequencies by increasing the time that the ADC conversion result can be clocked out. The AD4001 can achieve a throughput rate of 2 MSPS only when turbo mode is enabled and using a minimum SCK frequency of 70 MHz (see the Serial Clock Frequency Requirements). The connection diagram is shown in Figure 52, and the corresponding timing diagram is shown in Figure 53.

To enable turbo mode, set the turbo mode enable bit in the configuration register to 1 (see Table 12). This mode replaces the 3-wire with busy indicator mode when turbo mode is enabled. Writing to the user configuration register requires SDI to be connected to the digital host (see the Register Read/Write Functionality section). When turbo mode is enabled, the conversion result read on SDO corresponds to the result of the previous conversion. When performing conversions in this mode, SDI must be held high. A CNV rising edge initiates a

conversion and forces SDO to high impedance. The user must wait  $t_{QUIET1}$  time after the CNV rising edge before bringing CNV low to clock out the previous conversion result. When the conversion is complete (after  $t_{CONV}$ ), the AD4001/AD4005 enter the acquisition phase and power-down.

When CNV goes low, the MSB is output to SDO. The remaining data bits are clocked by subsequent SCK falling edges. The data is valid on both SCK edges. Although the rising edge can capture the data, a digital host using the SCK falling edge allows a faster reading rate, provided it has an acceptable hold time, as dictated by  $t_{\rm HSDO}$  (see Table 2). If the status bits are not enabled, SDO returns to high impedance after the  $16^{th}$  SCK falling edge. If the status bits are enabled, they are shifted out on SDO on the  $17^{th}$  through the  $22^{nd}$  SCK falling edges (see the Status Bits section). SDO returns to high impedance after the final SCK falling edge, or when CNV goes high (whichever occurs first). The user must also provide a delay of  $t_{\rm QUIET2}$  between the final SCK falling edge and the next CNV rising edge to ensure specified performance.




Figure 52. CS Mode, 3-Wire Turbo Mode Connection Diagram




Figure 53. CS Mode, 3-Wire Turbo Mode Serial Interface Timing Diagram (Status Bits Not Shown)

#### **CS MODE, 3-WIRE WITHOUT BUSY INDICATOR**

This mode is typically used when a single AD4001/AD4005 is connected to an SPI-compatible digital host. The connection diagram is shown in Figure 54, and the corresponding timing diagram is shown in Figure 55.

Turbo mode must be disabled to use this mode. To disable turbo mode, set the turbo mode enable bit in the configuration register to 0 (see Table 12). Turbo mode is disabled by default.

When performing conversions in this mode, SDI must be held high. SDI can be connected to VIO if register reading and writing is not required. A rising edge on CNV initiates a conversion and forces SDO to high impedance. After a conversion is initiated, it continues until completion irrespective of the state of CNV. This feature can be useful when bringing CNV low to select other SPI devices, such as analog multiplexers. However, CNV must be returned high before the minimum conversion time (tconv) elapses and then held high for the maximum possible

conversion time to avoid the generation of the busy signal indicator. When the conversion is complete, the AD4001/AD4005 enter the acquisition phase and power-down. There must not be any digital activity on SCK during the conversion.

When CNV goes low, the MSB is output onto SDO. The remaining data bits are clocked out on SDO by subsequent SCK falling edges. The data is valid on both SCK edges. Although the rising edge can capture the data, a digital host using the SCK falling edge allows a faster reading rate, provided it has an acceptable hold time, as dictated by t<sub>HSDO</sub> (see Table 2). If the status bits are not enabled, SDO returns to high impedance after the 16<sup>th</sup> SCK falling edge. If the status bits are enabled, they are shifted out on SDO on the 17<sup>th</sup> through the 22<sup>nd</sup> SCK falling edges (see the Status Bits section). SDO returns to high impedance after the final SCK falling edge, or when CNV goes high (whichever occurs first).




Figure 54. CS Mode, 3-Wire Without Busy Indicator Connection Diagram




Figure 55. CS Mode, 3-Wire Without Busy Indicator Serial Interface Timing Diagram (Status Bits Not Shown)

#### **CS MODE, 3-WIRE WITH BUSY INDICATOR**

This mode is typically used when a single AD4001/AD4005 is connected to an SPI-compatible digital host with an interrupt input  $(\overline{IRQ})$ . The connection diagram is shown in Figure 56, and the corresponding timing diagram is shown in Figure 57.

Turbo mode must be disabled to use this mode. To disable turbo mode, set the turbo mode enable bit in the configuration register to 0 (see Table 12). Turbo mode is disabled by default.

When performing conversions in this mode, SDI must be held high. SDI can be connected to VIO if register reading and writing is not required. A rising edge on CNV initiates a conversion and forces SDO to high impedance. SDO remains high impedance until the completion of the conversion, irrespective of the state of CNV. Prior to the minimum conversion time, CNV can select other SPI devices, such as analog multiplexers. However, CNV must be returned low before the minimum conversion time ( $t_{\text{CONV}}$ ) elapses and then held low for the maximum possible conversion time to guarantee the generation of the busy signal indicator. When the conversion is complete, the AD4001/AD4005 then enter the acquisition phase and power down. There must not be any digital activity on the SCK during the conversion.

When the conversion is complete, SDO is driven low. With a pull-up resistor (for example, 1 k $\Omega$ ) on the SDO line, this transition can be used as an interrupt signal to initiate the data reading controlled by the digital host. The data bits are then clocked out MSB first on SDO by subsequent SCK falling edges. The data is valid on both SCK edges. Although the rising edge can capture the data, a digital host using the SCK falling edge allows a faster reading rate, provided it has an acceptable hold time, as dictated by  $t_{\rm HSDO}$  (see Table 2). The conversion result is clocked out on SDO on the first 16 SCK falling edges. If the status bits are enabled, they are clocked out on SDO on the  $17^{\rm th}$  through the  $22^{\rm nd}$  SCK falling edges (see the Status Bits section). SDO returns to high impedance after an optional additional SCK falling edge or the next CNV rising edge (whichever occurs first).

If multiple AD4001/AD4005 devices are selected at the same time, the SDO output pin handles this contention without damage or induced latch-up. It is recommended to keep this contention as short as possible to limit extra power dissipation.




Figure 56. CS Mode, 3-Wire with Busy Indicator Connection Diagram




Figure 57. CS Mode, 3-Wire with Busy Indicator Serial Interface Timing Diagram (Status Bits Not Shown)

#### **CS MODE, 4-WIRE TURBO MODE**

This mode is typically used when a single AD4001/AD4005 device is connected to an SPI-compatible digital host. Turbo mode allows lower SCK frequencies by increasing the time that the ADC conversion result can be clocked out. The AD4001 can achieve a throughput rate of 2 MSPS only when turbo mode is enabled and using a minimum SCK frequency of 70 MHz (see the Serial Clock Frequency Requirements section). The connection diagram is shown in Figure 58, and the corresponding timing diagram is shown in Figure 59.

To enable turbo mode, set the turbo mode enable bit in the configuration register to 1 (see Table 12). This mode replaces the 4-wire with busy indicator mode when turbo mode is enabled. The digital host must be able to write data over SDI to perform register reads and writes (see the Register Read/Write Functionality section). When turbo mode is enabled, the conversion result read on SDO corresponds to the result of the previous conversion.

A rising edge on CNV initiates a conversion and forces SDO to high impedance. CNV must be held high throughout the conversion and data readback phase. When performing

conversions in this mode, SDI must be high during the CNV rising edge. The user must wait  $t_{\text{QUIET}1}$  time after the CNV rising edge before bringing SDI low to clock out the previous conversion result. When the conversion is complete (after  $t_{\text{CONV}}$ ), the AD4001/AD4005 enter the acquisition phase and power-down.

SDI is analogous to a chip select input, and bringing SDI low outputs the MSB of the conversion result on SDO. The remaining data bits are clocked out on SDO by subsequent SCK falling edges. The data is valid on both SCK edges. Although the rising edge can capture the data, a digital host using the SCK falling edge allows a faster reading rate, provided it has an acceptable hold time, as dictated by these (see Table 2). The conversion result is clocked out on SDO on the first 16 SCK falling edges. If the status bits are enabled, they are shifted out on SDO on the 17th through the 22nd SCK falling edges (see the Status Bits section). SDO returns to high impedance after the final SCK falling edge, or when CNV goes high (whichever occurs first). The user must also provide a delay of tquietz between the final SCK falling edge and the next CNV rising edge to ensure specified performance.




Figure 58. CS Mode, 4-Wire Turbo Mode Connection Diagram




Figure 59. CS Mode, 4-Wire Turbo Mode Timing Diagram (Status Bits Not Shown)

Rev. C | Page 33 of 39

#### **CS MODE, 4-WIRE WITHOUT BUSY INDICATOR**

This mode is typically used when multiple AD4001/AD4005 devices are connected to an SPI-compatible digital host. A connection diagram example using two AD4001/AD4005 devices is shown in Figure 60, and the corresponding timing diagram is shown in Figure 61.

Turbo mode must be disabled to use this mode. To disable turbo mode, set the turbo mode enable bit in the configuration register to 0 (see Table 12). Turbo mode is disabled by default.

A rising edge on CNV initiates a conversion and forces SDO to high impedance. When performing conversions in this mode, SDI must be high during the CNV rising edge. CNV must be held high throughout the conversion and data readback phase. When performing conversions in this mode, SDI must be high during the CNV rising edge. Prior to the minimum conversion time ( $t_{\text{CONV}}$ ), SDI can select other SPI devices, such as analog multiplexers. However, SDI must be returned high before the minimum conversion time elapses and then held high for the maximum possible conversion time to avoid the generation of

the busy signal indicator. When the conversion is complete, the AD4001/AD4005 enter the acquisition phase and power down. There must not be any digital activity on SCK during the conversion.

SDI is analogous to a chip select input, and each ADC result can be read by bringing the corresponding SDI input low. Bringing SDI low on each device outputs the MSB of the conversion result on the corresponding SDO pin. The remaining data bits are clocked out on SDO by subsequent SCK falling edges. The data is valid on both SCK edges. The conversion result is clocked out on SDO on the first 16 SCK falling edges. If the status bits are enabled, they are shifted out on SDO on the 17<sup>th</sup> through the 22<sup>nd</sup> SCK falling edges (see the Status Bits section). SDO returns to high impedance after the final SCK falling edge, or when SDI goes high (whichever occurs first). If the SDO of each device is tied together, ensure SDI is only low for one device at a time. The user must also provide a delay of tquietz between the final SCK falling edge and the next CNV rising edge to ensure specified performance.




Figure 60. CS Mode, 4-Wire Without Busy Indicator Connection Diagram




Figure 61. CS Mode, 4-Wire Without Busy Indicator Serial Interface Timing Diagram (Status Bits Not Shown)

#### **CS MODE, 4-WIRE WITH BUSY INDICATOR**

This mode is typically used when a single AD4001/AD4005 device is connected to an SPI-compatible digital host with an interrupt input (IRQ), and when CNV, which samples the analog input, is required to be independent of the signal used to select the data reading. This independence is particularly important in applications where low jitter on CNV is desired. The connection diagram is shown in Figure 62, and the corresponding timing diagram is shown in Figure 63.

Turbo mode must be disabled to use this mode. To disable turbo mode, set the turbo mode enable bit in the configuration register to 0 (see Table 12). Turbo mode is disabled by default.

A rising edge on CNV initiates a conversion and forces SDO to high impedance. When performing conversions in this mode, SDI must be high during the CNV rising edge. CNV must be held high throughout the conversion and data readback phase. When performing conversions in this mode, SDI must be high during the CNV rising edge. Prior to the minimum conversion time ( $t_{\rm CONV}$ ), SDI can select other SPI devices, such as analog

multiplexers. However, SDI must be returned low before the minimum conversion time elapses and then held low for the maximum possible conversion time to guarantee the generation of the busy signal indicator. When the conversion is complete, the AD4001/AD4005 enter the acquisition phase and power down. There must not be any digital activity on SCK during the conversion.

When the conversion is complete, SDO is driven low. With a pull-up resistor (for example, 1 k $\Omega$ ) on the SDO line, this transition can be used as an interrupt signal to initiate the data reading controlled by the digital host. The data bits are then clocked out MSB first on SDO by subsequent SCK falling edges. The data is valid on both SCK edges. Although the rising edge can capture the data, a digital host using the SCK falling edge allows a faster reading rate, provided it has an acceptable hold time, as dictated by  $t_{\rm HSDO}$  (see Table 2). The conversion result is clocked out on SDO on the first 16 SCK falling edges. If the status bits are enabled, they are clocked out on SDO on the  $17^{\rm th}$  through the  $22^{\rm nd}$  SCK falling edges (see the Status Bits section). SDO returns to high impedance after an optional additional SCK falling edge or the next CNV rising edge (whichever occurs first).




Figure 62. CS Mode, 4-Wire with Busy Indicator Connection Diagram




Figure 63. CS Mode, 4-Wire with Busy Indicator Serial Interface Timing Diagram (Status Bits Not Shown

#### **DAISY-CHAIN MODE**

Use this mode to daisy-chain multiple AD4001/AD4005 devices on a 3-wire or 4-wire serial interface. This feature is useful for reducing component count and wiring connections such as cases with isolated multiconverter applications or for systems with a limited interfacing capacity. Data readback is analogous to clocking a shift register. A connection diagram example using two AD4001/AD4005 devices is shown in Figure 64, and the corresponding timing diagram is shown in Figure 65.

Turbo mode must be disabled to use this mode. To disable turbo mode, set the turbo mode enable bit in the configuration register to 0 (see Table 12). Writing to the user configuration register requires SDI to be connected to the digital host (see the Register Read/Write Functionality section). Turbo mode is disabled by default.


When SDI and CNV are low, SDO is driven low. A rising edge on CNV initiates a conversion and SDO remains low. When performing conversions in this mode, SDI and SCK must be low during the CNV rising edge. CNV must be held high throughout the conversion and data readback phase.

When the conversion is complete, the MSB is output onto the SDO of each device, and the AD4001/AD4005 enter the acquisition phase and power down. The remaining data bits are clocked out on SDO by subsequent SCK falling edges.

For each ADC, SDI feeds the input of the internal shift register and is clocked in on each SCK rising edge. Results are therefore passed through each device until they are all received by the digital host. When the status bits are disabled,  $16 \times N$  clocks are required to read back N ADCs. When the status bits are enabled,  $22 \times N$  clocks are required to read back the conversion data and status bits for N ADCs. The data is valid on both SCK edges.

The maximum achievable conversion rate when using daisy-chain mode is typically less than when reading a single device because the number of bits to clock out is larger (see the Serial Clock Frequency Requirements section).

It is possible to write to each ADC register in daisy-chain mode. The timing diagram is shown in Figure 50. This mode requires 4-wire operation because data is clocked in on the SDI line with CNV held low. The same command byte and register data can be shifted through the entire chain to program all ADCs in the chain with the same register contents, which requires  $8 \times (N+1)$  clocks for N ADCs. It is possible to write different register contents to each ADC in the chain by first writing to the furthest ADC in the chain first, using  $8 \times (N+1)$  clocks, and then the second furthest ADC with  $8 \times N$  clocks, and so forth until reaching the nearest ADC in the chain, which requires 16 clocks for the command and register data. It is not possible to read register contents in daisy-chain mode.



<sup>1</sup>SDI MUST BE CONNECTED TO THE DIGITAL HOST DATA OUT TO WRITE TO THE CONFIGURATION REGISTER
Figure 64. Daisy-Chain Mode Connection Diagram




Figure 65. Daisy-Chain Mode Serial Interface Timing Diagram (Status Bits Not Shown)

#### **LAYOUT GUIDELINES**

The PCB that houses the AD4001/AD4005 must be designed so that the analog and digital sections are physically separated, such as on opposite sides of the device as shown in Figure 66. The pinout of the AD4001/AD4005, with the analog signals on the left side and the digital signals on the right side, helps to separate the analog and digital signals.

Avoid running digital lines under the device because they couple noise onto the die, unless a ground plane under the AD4001/AD4005 is used as a shield. Fast switching signals, such as CNV or clocks, must not run near analog signal paths. Avoid crossover of digital and analog signals.

At least one ground plane must be used. The ground plane can be common or split between the digital and analog sections. In the latter case, join the planes underneath the AD4001/AD4005 devices.

The AD4001/AD4005 voltage reference input (REF) has a dynamic input impedance. Decouple the REF pin with minimal parasitic inductances by placing the reference decoupling ceramic capacitor close to (ideally right up against) the REF and GND pins and connect them with wide, low impedance traces.

Finally, decouple the VDD and VIO power supplies of the AD4001/AD4005 with ceramic capacitors, typically 0.1  $\mu\text{F},$  placed close to the AD4001/AD4005 and connected using short, wide traces to provide low impedance paths and to reduce the effect of glitches on the power supply lines.

An example of the AD4001 layout following these rules is shown in Figure 66 and Figure 67. Note that the AD4005 layout is equivalent to the AD4001 layout.

#### **EVALUATING THE AD4001/AD4005 PERFORMANCE**

Other recommended layouts for the AD4001/AD4005 are outlined in the user guide of the evaluation board for the AD4001 (EVAL-AD4001FMCZ). The evaluation board package includes a fully assembled and tested evaluation board with the AD4001, the UG-1042 user guide, and software for controlling the board from a PC via the EVAL-SDP-CH1Z. The EVAL-AD4001FMCZ can also be used to evaluate the AD4005 by limiting the throughput to 1 MSPS in the software (see UG-1042).




Figure 66. Example Layout of the AD4001 (Top Layer)




Figure 67. Example Layout of the AD4001 (Bottom Layer)

68-039

## **OUTLINE DIMENSIONS**




Figure 68. 10-Lead Mini Small Outline Package [MSOP] (RM-10) Dimensions shown in millimeters




Figure 69. 10-Lead Lead Frame Chip Scale Package [LFCSP] 3 mm × 3 mm Body and 0.75 mm Package Height (CP-10-9) Dimensions shown in millimeters

#### **ORDERING GUIDE**

	Integral	Temperature		Ordering	Package	
Model <sup>1, 2</sup>	Nonlinearity (INL)	Range	Package Description	Quantity	Option	Branding
AD4001BRMZ	±0.4 LSB	−40°C to +125°C	10-Lead MSOP, Tube	50	RM-10	C8H
AD4001BRMZ-RL7	±0.4 LSB	-40°C to +125°C	10-Lead MSOP, Reel	1000	RM-10	C8H
AD4001BCPZ-RL7	±0.4 LSB	−40°C to +125°C	10-Lead LFCSP, Reel	1500	CP-10-9	C8H
AD4005BRMZ	±0.4 LSB	-40°C to +125°C	10-Lead MSOP, Tube	50	RM-10	C8T
AD4005BRMZ-RL7	±0.4 LSB	-40°C to +125°C	10-Lead MSOP, Reel	1000	RM-10	C8T
AD4005BCPZ-RL7	±0.4 LSB	-40°C to +125°C	10-Lead LFCSP, Reel	1500	CP-10-9	C8T
EVAL-AD4001FMCZ			AD4001 Evaluation Board			
			Compatible with EVAL-SDP-CH1Z			

 $<sup>^{1}</sup>$  Z = RoHS Compliant Part.

<sup>&</sup>lt;sup>2</sup> The EVAL-AD4001FMCZ can also be used to evaluate the AD4005 by setting the throughput to 1 MSPS in its software (see UG-1042).

# **Mouser Electronics**

**Authorized Distributor** 

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

# Analog Devices Inc.:

<u>AD4001BRMZ-RL7</u> <u>AD4001BRMZ</u> <u>AD4001BCPZ-RL7</u> <u>EVAL-AD4001FMCZ</u> <u>AD4005BCPZ-RL7</u> <u>AD4005BRMZ</u> AD4005BRMZ-RL7 AD4001BCPZ