

Dual Programmable Gain Amplifiers with Serial Digital Interface

FEATURES

- 2 Channels with Independent Gain Control LTC6912-1: (0, 1, 2, 5, 10, 20, 50, and 100V/V) LTC6912-2: (0, 1, 2, 4, 8, 16, 32, and 64V/V)
- Offset Voltage = 2mV Max (-40°C to 85°C)
- Channel-to-Channel Gain Matching of 0.1dB Max
- 3-Wire SPI[™] Interface
- Extended Gain-Bandwidth at High Gains
- Wired-OR Outputs Possible (2:1 Analog MUX Function)
- Low Power Hardware Shutdown (GN-16 Only, 2µA Max at 2.7V)
- Rail-to-Rail Input Range
- Rail-to-Rail Output Swing
- Single or Dual Supply: 2.7V to 10.5V Total
- Input Noise: 12.6nV/√Hz
- Total System Dynamic Range to 115dB
- 16-Pin GN (SSOP) or 12-Pin DFN Package Options

APPLICATIONS

- Data Acquisition Systems
- Dynamic Gain Changing
- Automatic Ranging Circuits
- Automatic Gain Control

DESCRIPTION


The LTC®6912 is a family of dual channel, low noise, digitally programmable gain amplifiers (PGA) that are easy to use and occupy very little PC board space. The gains for both channels are independently programmable using a 3-wire SPI interface to select voltage gains of 0, 1, 2, 5, 10, 20, 50, and 100V/V (LTC6912-1); and 0, 1, 2, 4, 8, 16, 32, and 64V/V (LTC6912-2). All gains are inverting.

The LTC6912 family consists of 2 matched amplifiers with rail-to-rail outputs. When operated with unity gain, they will also process rail-to-rail input signals. A half-supply reference generated internally at the AGND pin supports single power supply applications. Operating from single or split supplies from 2.7V to 10.5V total, the LTC6912-X family is offered in tiny SSOP and DFN-12 Packages.


(7), LTC and LT are registered trademarks of Linear Technology Corporation. All other trademarks are the property of their respective owners.

TYPICAL APPLICATION

A Dual, Matched Low Noise PGA (16-Lead SSOP Package)







6912fa

ABSOLUTE MAXIMUM RATINGS


(Note 1)

Total Supply Voltage (V+ to V-)	11V
Input Current	±10mA
Operating Temperature Range (Note 2))
LTC6912C-1, LTC6912C-2	40°C to 85°C
LTC6912I-1, LTC6912I-2	40°C to 85°C
LTC6912H-1, LTC6912H-2	
(GN-16 Only)	40°C to 125°C

Specified Temperature Range (Note 3))
LTC6912C-1, LTC6912C-2	40°C to 85°C
LTC6912I-1, LTC6912I-2	40°C to 85°C
LTC6912H-1, LTC6912H-2	
(GN-16 Only)	40°C to 125°C
Storage Temperature Range	65°C to 150°C
UE Package	–65°C to 125°C
Lead Temperature (Soldering, 10sec).	300°C

PACKAGE/ORDER INFORMATION

Lead Free Part Marking: http://www.linear.com/leadfree/



Consult LTC Marketing for parts specified with wider operating temperature ranges. *The temperature grade is identified by a label on the shipping container.



GAIN SETTINGS AND PROPERTIES

Table 1. LTC6912-1 GAIN SETTINGS AND PROPERTIES

		LOWER BLE		NOM Voltag		MAXIMUM I	LINEAR INPUT F	ANGE (V _{P-P})		
Q7 Q3	Q6 Q2	Q5 Q1	Q4 Q0	Volts/Volt	dB	Dual 5V Supply	Single 5V Supply	Single 3V Supply	NOMINAL INPUT IMPEDANCE ($k\Omega$)	NOMINAL OUTPUT IMPEDANCE (Ω)
0	0	0	0	0	-120	10	5	3	(Open)	0.4
0	0	0	1	-1	0	10	5	3	10	0.7
0	0	1	0	-2	6	5	2.5	1.5	5	3.4
0	0	1	1	-5	14	2	1	0.6	2	3.4
0	1	0	0	-10	20	1	0.5	0.3	1	3.4
0	1	0	1	-20	26	0.5	0.25	0.15	1	6.4
0	1	1	0	-50	34	0.2	0.1	0.06	1	15
0	1	1	1	-100	40	0.1	0.05	0.03	1	30
1	0	Χ	Χ	0	-120	10	5	3	(Open)	(Open)
1	1	Χ	Χ		N	ot Used (Note 1	1)		Not	Used

Table 2. LTC6912-2 GAIN SETTINGS AND PROPERTIES

	UPPER/ NIB			NOM Voltag		MAXIMUM L	INEAR INPUT R	ANGE (V _{P-P})		
Q7 Q3	Q6 Q2	Q5 Q1	Q4 Q0	Volts/Volt	dB	Dual 5V Supply	Single 5V Supply	Single 3V Supply	NOMINAL INPUT IMPEDANCE ($k\Omega$)	NOMINAL OUTPUT IMPEDANCE (Ω)
0	0	0	0	0	-120	10	5	3	(Open)	0.4
0	0	0	1	-1	0	10	5	3	10	0.7
0	0	1	0	-2	6	5	2.5	1.5	5	3.4
0	0	1	1	-4	12	2.5	1.25	0.75	2.5	3.4
0	1	0	0	-8	18.1	1.25	0.625	0.375	1.25	3.4
0	1	0	1	-16	24.1	0.625	0.3125	0.188	1.25	6.4
0	1	1	0	-32	30.1	0.3125	0.156	0.094	1.25	15
0	1	1	1	-64	36.1	0.156	0.078	0.047	1.25	30
1	0	Х	Х	0	-120	10	5	3	(Open)	(Open)
1	1	Х	Х		N	ot Used (Note 1	1)		Not	Used

			C	, I GRAD	ES		H GRADE		
PARAMETER	CONDITIONS		MIN	TYP	MAX	MIN	TYP	MAX	UNITS
Specifications for Both the LTC6912-	and the LTC6912-2								
Total Supply Voltage (V _S)		•	2.7		10.5	2.7		10.5	V
Supply Current per Channel	Both Amplifiers Active (Gain = 1)								
	$V_S = 2.7V$, $V_{INA} = V_{INB} = V_{AGND}$	•		1.75	2.75		1.75	3.0	mA
	$V_S = 5V$, $V_{INA} = V_{INB} = V_{AGND}$	•		2.0	3.0		2.0	3.25	mA
	$V_S = \pm 5V$, $V_{INA} = V_{INB} = 0V$	•		2.25	3.5		2.25	3.75	mA
Supply Current per Channel	Both Amplifiers Inactive (State 1000)								
(Software Shutdown)	$V_S = 2.7V$, $V_{INA} = V_{INB} = V_{AGND}$	•		150	255		150	280	μA
	$V_S = 5V$, $V_{INA} = V_{INB} = V_{AGND}$	•		200	325		200	350	μA
	$V_S = \pm 5V$, $V_{INA} = V_{INB} = 0V$	•		265	750		265	750	μΑ
Total-Supply Current	$V_S = 2.7V, V_{SHDN} = 2.43V$	•		0.3	2		0.3	5	μA
(Hardware Shutdown,	$V_S = 5V$, $V_{SHDN} = 4.5V$	•		3.6	10		3.6	10	μA
GN-16 Package Only)	$V_S = \pm 5V$, $V_{SHDN} = 4.5V$	•		20	50		20	50	μΑ
Output Voltage Swing LOW	$V_S = 2.7V$, $R_L = 10k$ Tied to Midsupply Point	•		12	30		12	35	mV
(Note 4)	$V_S = 2.7V$, $R_L = 500\Omega$ Tied to Midsupply Point	•		60	110		50	125	mV
	$V_S = 5V$, $R_L = 10k$ Tied to Midsupply Point	•		20	40		20	45	mV
	$V_S = 5V$, $R_L = 500\Omega$ Tied to Midsupply Point	•		100	170		90	190	mV
	$V_S = \pm 5V$, $R_L = 10k$ Tied to $0V$	•		30	50		30	60	mV
	$V_S = \pm 5V$, $R_L = 500\Omega$ Tied to 0V	•		190	260		80	290	mV
Output Voltage Swing HIGH	$V_S = 2.7V$, $R_I = 10k$ Tied to Midsupply Point	•		10	20		10	25	mV
(Note 4)	$V_S = 2.7V$, $R_L = 500\Omega$ Tied to Midsupply Point	•		50	80		50	90	mV
	$V_S = 5V$, $R_L = 10k$ Tied to Midsupply Point	•		15	30		15	35	mV
	$V_S = 5V$, $R_L = 500\Omega$ Tied to Midsupply Point	•		90	160		80	175	mV
	$V_S = \pm 5V$, $R_L = 10k$ Tied to $0V$	•		20	40		20	45	mV
	$V_S = \pm 5V$, $R_L = 500\Omega$ Tied to 0V	•		180	250		180	270	mV
Output Short-Circuit Current	V _S = 2.7V	•		±27			±27		mA
(Note 5)	$V_S = \pm 5V$	•		±35			±35		mA
AGND Open-Circuit Voltage	V_S = Single 5V Supply, V_{SHDN} = 0.5V	•	2.45	2.5	2.55	2.45	2.5	2.55	V
(GN-16 Package Only)	$V_S = Single 5V Supply, V_{SHDN} = 4.5V$		2.10	2.65	2.00	2.10	2.65	2.00	v
AGND (Common Mode)	V _S = Single 2.7V Supply	•	0.55		1.6	0.55		1.6	V
Input Voltage Range	$V_S = Single 5V Supply$	•	0.75		3.65	0.75		3.65	V
pus seringe similge	$V_S = \pm 5V$	•	-4.3		3.2	-4.3		3.2	V
AGND Rejection (i.e., Common	V _S = 2.7V, V _{AGND} = 1.1V to 1.6V		55	80		50	80		dB
Mode Rejection or CMRR)	$V_{S} = \pm 5V$, $V_{AGND} = -2.5V$ to 2.5V	•	55	75		50	75		dB
Power Supply Rejection Ratio (PSRR)	V _S =2.7V to ±5V	•	60	80		57	80		dB
Slew Rate	Gain = 1								
Olow Hato	$V_S = 5V$, $V_{OUTA} = V_{OUTB} = 1.1V$ to 3.9V			12			12		V/µs
	$V_S = \pm 5V$, $V_{OUTA} = V_{OUTB} = \pm 1.4V$			16			16		V/µs
	Gain = 10 (-1), Gain = 8 (-2)								<u> </u>
	$V_S = 5V$, $V_{OUTA} = V_{OUTB} = 1.1V$ to 3.9V			20			20		V/µs
	$V_S = \pm 5V$, $V_{OUTA} = V_{OUTB} = \pm 1.4V$			26			26		V/µs
Signal Attenuation at Gain = 0 Setting	Gain = 0 (Digital Inputs 0000),			-120			-120		dB
<u> </u>	f = 200kHz								
Signal Attenuation in Software	(State = 1000)	•		-120			-120		dB
Shutdown									

LINEAR

				C, I GRADE	S		H GRADE		
PARAMETER	CONDITIONS		MIN	TYP	MAX	MIN	TYP	MAX	UNITS
Specifications for Both the LTC691	2-1 and the LTC6912-2								
SHDN Input High Voltage	V _S = Single 2.7V	•	2.43			2.43			V
(GN-16 Package Only)	$V_S = Single 5V$	•	4.5			4.5			V
3,	$V_S = \pm 5V$	•	4.5			4.5			V
SHDN Input Low Voltage	V _S = Single 2.7V	•			0.27			0.27	V
(GN-16 Package Only)	V_S = Single 5V	•			0.5			0.5	V
, ,	$V_S = \pm 5V$	•			0.5			0.5	V
SHDN Pin 5, Input High Current	V _S = Single 2.7V			0.2			0.2		μА
(GN-16 Package Only)	$V_S = Single 5V$			1			1		μA
	$V_S = \pm 5V$			1			1		μΑ
SHDN Pin 5, Input Low Current	V _S = Single 2.7V			0.2			0.2		μΑ
(GN-16 Package Only)	V_S = Single 5V			1			1		μA
	$V_S = \pm 5V$			1			1		μА
Specifications for the LTC6912-1 (DNLY								
Voltage Gain (Note 6)	$V_S = 2.7V$, Gain = 1, $R_L = 10k$	•	-0.07	0	0.07	-0.08	0	0.07	dB
	$V_S = 2.7V$, Gain = 1, $R_L = 500\Omega$	•	-0.11	-0.02	0.07	-0.13	-0.02	0.07	dB
	$V_S = 2.7V$, Gain = 2, $R_L = 10k$	•	5.94	6.01	6.08	5.93	6.01	6.08	dB
	$V_S = 2.7V$, Gain = 5, $R_L = 10k$	•	13.85	13.95	14.05	13.8	13.95	14.05	dB
	$V_S = 2.7V$, Gain = 10, $R_L = 10k$	•	19.7	19.93	20.1	19.65	19.93	20.1	dB
	$V_S = 2.7V$, Gain = 10, $R_L = 500\Omega$	•	19.55	19.85	20.05	19.35	19.85	20.05	dB
	$V_S = 2.7V$, Gain = 20, $R_L = 10k$	•	25.75	25.94	26.1	25.65	25.94	26.1	dB
	$V_S = 2.7V$, Gain = 50, $R_L = 10k$	•	33.5	33.8	34.05	33.40	33.8	34.05	dB
	$V_S = 2.7V$, Gain = 100, $R_L = 10k$	•	39.2	39.6	40.0	39.0	39.6	40.0	dB
	$V_S = 2.7V$, Gain = 100, $R_L = 500\Omega$	•	37.3	38.9	39.7	36.20	38.9	39.7	dB
	$V_S = 5V$, Gain = 1, $R_L = 10k$	•	-0.08	0.01	0.08	-0.09	0.01	0.08	dB
	$V_S = 5V$, Gain = 1, $R_L = 500\Omega$	•	-0.11	-0.01	0.07	-0.13	-0.01	0.07	dB
	$V_S = 5V$, Gain = 2, $R_L = 10k$	•	5.95	6.02	6.09	5.94	6.02	6.09	dB
	$V_S = 5V$, Gain = 5, $R_L = 10k$	•	13.8	13.96	14.1	13.78	13.96	14.1	dB
	$V_S = 5V$, Gain = 10, $R_L = 10k$	•	19.8	19.94	20.1	19.75	19.94	20.1	dB
	$V_S = 5V$, Gain = 10, $R_L = 500\Omega$		19.6 25.78	19.87 25.94	20.1 26.08	19.45 25.75	19.87 25.94	20.1 26.08	dB dB
	$V_S = 5V$, Gain = 20, $R_L = 10k$ $V_S = 5V$, Gain = 50, $R_L = 10k$		33.5	33.84	34.1	33.4	33.84	34.1	dB
	$V_S = 5V$, Gain = 100, $R_L = 10k$		39.3	39.7	40.1	39.1	39.7	40.1	dB
	$V_S = 5V$, Gain = 100, $R_L = 500\Omega$		37.75	39.2	39.85	36.6	39.2	39.85	dB dB
	$V_S = \pm 5V$, Gain = 1, $R_L = 10k$		-0.06	0.01	0.08	-0.07	0.01	0.08	dB
	$V_S = \pm 5V$, Gain = 1, $R_L = 500\Omega$		-0.10	0.01	0.08	-0.11	0.01	0.08	dB
	$V_S = \pm 5V$, Gain = 2, $R_1 = 10k$		5.95	6.02	6.09	5.94	6.02	6.09	dB
	$V_S = \pm 5V$, Gain = 5, R _I = 10k	•	13.8	13.96	14.1	13.79	13.96	14.1	dB
	$V_S = \pm 5V$, Gain = 10, $R_L = 10k$	•	19.78	19.94	20.08	19.75	19.94	20.08	dB
	$V_S = \pm 5V$, Gain = 10, $R_L = 500\Omega$	•	19.68	19.91	20.05	19.58	19.91	20.05	dB
	$V_S = \pm 5V$, Gain = 20, $R_L = 10k$	•	25.78	25.95	26.08	25.73	25.95	26.08	dB
	$V_S = \pm 5V$, Gain = 50, $R_L = 10k$	•	33.65	33.87	34.05	33.60	33.87	34.05	dB
	$V_S = \pm 5V$, Gain = 100, $R_L = 10k$	•	39.4	39.8	40.2	39.25	39.8	40.2	dB
	$V_S = \pm 5V$, Gain = 100, $R_L = 500\Omega$	•	38.6	39.5	39.9	37.6	39.5	39.9	dB



				C, I GRADE			H GRADE		
PARAMETER	CONDITIONS		MIN	TYP	MAX	MIN	TYP	MAX	UNITS
Specifications for the LTC6912	-1 ONLY								
Channel-to-Channel	$V_S = 2.7V$, Gain = 1, $R_L = 10k$	•	-0.1	±0.02	0.1	-0.1	±0.02	0.1	dB
Voltage Gain Match	$V_S = 2.7V$, Gain = 1, $R_L = 500\Omega$	•	-0.1	± 0.02	0.1	-0.1	±0.02	0.1	dB
(Note 6)	$V_S = 2.7V$, Gain = 2, $R_L = 10k$	•	-0.1	± 0.02	0.1	-0.1	± 0.02	0.1	dB
	$V_S = 2.7V$, Gain = 5, $R_L = 10k$	•	-0.15	± 0.02	0.15	-0.15	±0.02	0.15	dB
	$V_S = 2.7V$, Gain = 10, $R_L = 10k$	•	-0.15	± 0.02	0.15	-0.15	±0.02	0.15	dB
	$V_S = 2.7V$, Gain = 10, $R_L = 500\Omega$	•	-0.15	± 0.02	0.15	-0.2	±0.02	0.2	dB
	$V_S = 2.7V$, Gain = 20, $R_L = 10k$	•	-0.15	± 0.02	0.15	-0.15	±0.02	0.15	dB
	$V_S = 2.7V$, Gain = 50, $R_L = 10k$	•	-0.15	± 0.02	0.15	-0.15	±0.02	0.15	dB
	$V_S = 2.7V$, Gain = 100, $R_L = 10k$	•	-0.2	± 0.02	0.2	-0.2	±0.02	0.2	dB
	$V_S = 2.7V$, Gain = 100, $R_L = 500\Omega$	•	-1.0	±0.02	1.0	-1.5	±0.02	1.5	dB
	$V_S = 5V$, Gain = 1, $R_L = 10k$	•	-0.1	±0.02	0.1	-0.1	±0.02	0.1	dB
	$V_S = 5V$, Gain = 1, $R_L = 500\Omega$	•	-0.1	±0.02	0.1	-0.1	±0.02	0.1	dB
	$V_S = 5V$, Gain = 2, $R_L = 10k$	•	-0.1	±0.02	0.1	-0.1	±0.02	0.1	dB
	$V_S = 5V$, Gain = 5, $R_L = 10k$	•	-0.15	±0.02	0.15	-0.15	±0.02	0.15	dB
	$V_S = 5V$, Gain = 10, $R_L = 10k$	•	-0.15	±0.02	0.15	-0.15	±0.02	0.15	dB
	$V_S = 5V$, Gain = 10, $R_L = 500\Omega$	•	-0.15	±0.02	0.15	-0.15	±0.02	0.15	dB
	$V_S = 5V$, Gain = 20, $R_L = 10k$	•	-0.15	±0.02	0.15	-0.15	±0.02	0.15	dB
	$V_S = 5V$, Gain = 50, $R_L = 10k$	•	-0.15	±0.02	0.15	-0.15	±0.02	0.15	dB
	$V_S = 5V$, Gain = 100, $R_L = 10k$	•	-0.2	±0.02	0.2	-0.2	±0.02	0.2	dB
	$V_S = 5V$, Gain = 100, $R_L = 500\Omega$	•	-0.8	±0.02	8.0	-1.2	±0.02	1.2	dB
	$V_S = \pm 5V$, Gain = 1, $R_L = 10k$	•	-0.1	±0.02	0.1	-0.1	±0.02	0.1	dB
	$V_S = \pm 5V$, Gain = 1, $R_L = 500\Omega$	•	-0.1	±0.02	0.1	-0.1	±0.02	0.1	dB
	$V_S = \pm 5V$, Gain = 2, $R_L = 10k$	•	-0.1	±0.02	0.1	-0.1	±0.02	0.1	dB
	$V_S = \pm 5V$, Gain = 5, $R_L = 10k$	•	-0.15	±0.02	0.15	-0.15	±0.02	0.15	dB
	$V_S = \pm 5V$, Gain = 10, $R_L = 10k$	•	-0.15	±0.02	0.15	-0.15	±0.02	0.15	dB
	$V_S = \pm 5V$, Gain = 10, $R_L = 500\Omega$	•	-0.15	±0.02	0.15	-0.15	±0.02	0.15	dB
	$V_S = \pm 5V$, Gain = 20, $R_L = 10k$	•	-0.15	± 0.02	0.15	-0.15	±0.02	0.15	dB
	$V_S = \pm 5V$, Gain = 50, $R_L = 10k$	•	-0.15	± 0.02	0.15	-0.15	±0.02	0.15	dB
	$V_S = \pm 5V$, Gain = 100, $R_L = 10k$	•	-0.2	± 0.02	0.2	-0.2	±0.02	0.2	dB
	$V_S = \pm 5V$, Gain = 100, $R_L = 500\Omega$	•	-0.6	±0.02	0.6	-0.9	±0.02	0.9	dB
Gain Temperature Coefficient	$V_S = 5V$, Gain = 1, $R_L = OPEN$			2			2		ppm/°C
(Note 6)	$V_S = 5V$, Gain = 2, $R_L = OPEN$			-1.5			-1.5		ppm/°C
,	$V_S = 5V$, Gain = 5, $R_L = OPEN$			-11			-11		ppm/°C
	$V_S = 5V$, Gain = 10, $R_L = OPEN$			-30			-30		ppm/°C
	$V_S = 5V$, Gain = 20, $R_L = OPEN$			-40			-40		ppm/°C
	$V_S = 5V$, Gain = 50, $R_L = 0$ PEN			-70			-70		ppm/°C
	$V_S = 5V$, Gain = 100, $R_L = OPEN$			-140			-140		ppm/°C
Channel-to-Channel Gain	$V_S = 5V$, Gain = 1, $R_I = OPEN$			1			1		ppm/°C
Temperature Coefficient Match	$V_S = 5V$, Gain = 2, $R_L = 0$ PEN			1			1		ppm/°C
(Gain Specified in dB's)	$V_S = 5V$, Gain = 5, $R_L = OPEN$			0.2			0.2		ppm/°C
(Note 6)	$V_S = 5V$, Gain = 10, $R_L = OPEN$			-1			-1		ppm/°C
,	$V_S = 5V$, Gain = 20, $R_L = OPEN$			-1			-1		ppm/°C
	$V_S = 5V$, Gain = 50, $R_I = 0$ PEN			-3			-3		ppm/°C
	$V_S = 5V$, Gain = 100, $R_L = OPEN$			-3			-3		ppm/°C
Channel-to-Channel Isolation	f = 200kHz,								
(Note 7)	$V_S = 5V$, Gain = 1, R _L = 10k			113			113		dB
(- -)	$V_{S} = 5V$, Gain = 10, R _L = 10k			108			108		dB
	$V_S = 5V$, Gain = 100, $R_L = 10k$		1	89		1	89		dB

			C, I SUFFIX	ES		H SUFFIX		
PARAMETER	CONDITIONS		MIN TYP	MAX	MIN	TYP	MAX	UNITS
Specifications for the LTC6912-1 0	NLY							
Offset Voltage Magnitude (Internal Op-Amp, Note 8)	Gain = 1	•	0.125	2		0.125	3.5	mV
Offset Voltage Magnitude	Gain = 1	•	0.25	3.5		0.25	6.5	mV
Referred to INA or INB Pins (Note 8)	Gain = 10	•	0.14	2		0.14	4	mV
Input Offset Voltage Drift, Internal Op Amp			6			10		μV/°C
DC Input Resistance at	DC V _{INA} or V _{INB} = 0V							
INA or INB Pins (Note 9)	Gain = 0	•	>10			>10		MΩ
	State = 8, Software Shutdown		>10			>10		MΩ
	Gain = 1		10			10		kΩ
	Gain = 2		5			5		kΩ
	Gain = 5 Gain > 5		2			2 1		kΩ kΩ
DC Input Resistance Drift at	Gain = 1	+	85			95		ppm/°C
INA or INB Pins (Note 9)	Gain = 2		90			100		ppm/°C
nur or mas r mo (note o)	Gain = 5		100			110		ppm/°C
	Gain = 10		120			130		ppm/°C
	Gain = 20		130			140		ppm/°C
	Gain = 50		150			160		ppm/°C
	Gain = 100		190			200		ppm/°C
DC Input Resistance Match	Gain = 1	•	10			10		Ω
R _{INA} -R _{INB}	Gain = 2	•	5			5		Ω
	Gain = 5	•	5			5		Ω
	Gain > 5	•	5			5		Ω
DC Small Signal Output Resistance	DC V _{INA} or V _{INB} = 0V					2.4		
at OUT A or OUT B Pins	Gain = 0		0.4			0.4		Ω
	Gain = 1		0.7			0.7		Ω
	Gain = 2 Gain = 5		1.0 1.9			1.0 1.9		Ω
	Gain = 3		3.4			3.4		Ω
	Gain = 20		6.4			6.4		Ω
	Gain = 50		15			15		Ω
	Gain = 100		30			30		Ω
	State = 8, Software Shutdown	•	>1			>1		MΩ
Gain Bandwidth Product	Gain = 100	•	18 33	50	16	33	50	MHz
Wideband Noise	f = 1kHz to 200kHz							
(Referred to Input)	Gain = 0 (Output Noise only)		8.9			8.9		μV_{RMS}
	Gain = 1		15.6			15.6		μV_{RMS}
	Gain = 2		11.1			11.1		μV_{RMS}
	Gain = 5		8.3			8.3		μV _{RMS}
	Gain = 10		7.4			7.4		μV _{RMS}
	Gain = 20		7.0			7.0		μV _{RMS}
	Gain = 50		6.7			6.7		μV _{RMS}
	Gain = 100		6.3			6.3		μV _{RMS}



			(C, I GRADE	S		T		
PARAMETER	CONDITIONS		MIN	TYP	MAX	MIN	TYP	MAX	UNITS
Specifications for the LTC6912	2-1 ONLY								
Voltage Noise Density (Referred to Input)	f = 50kHz Gain = 1 Gain = 2 Gain = 5 Gain = 10 Gain = 20 Gain = 50			35.6 24.8 19.1 16.7 16 15.4			35.6 24.8 19.1 16.7 16 15.4		nV/√Hz nV/√Hz nV/√Hz nV/√Hz nV/√Hz
	Gain = 100			15.1			15.1		nV/√Hz
Total Harmonic Distortion	Gain = 10, f_{IN} = 10kHz, V_{OUT} = 1 V_{RMS}			-90 0.003			-90 0.003		dB %
	Gain = 10, f_{IN} = 100kHz, V_{OUT} = 1 V_{RMS}			-82 0.008			-82 0.008		dB %
Specifications for the LTC6912	2-2 ONLY								
Voltage Gain (Note 6)	$\begin{split} &V_S = 2.7V, \text{Gain} = 1, R_L = 10k \\ &V_S = 2.7V, \text{Gain} = 1, R_L = 500\Omega \\ &V_S = 2.7V, \text{Gain} = 2, R_L = 10k \\ &V_S = 2.7V, \text{Gain} = 4, R_L = 10k \\ &V_S = 2.7V, \text{Gain} = 8, R_L = 10k \\ &V_S = 2.7V, \text{Gain} = 8, R_L = 500\Omega \\ &V_S = 2.7V, \text{Gain} = 16, R_L = 10k \\ &V_S = 2.7V, \text{Gain} = 32, R_L = 10k \\ &V_S = 2.7V, \text{Gain} = 34, R_L = 10k \\ &V_S = 2.7V, \text{Gain} = 64, R_L = 10k \\ &V_S = 2.7V, \text{Gain} = 64, R_L = 10k \\ &V_S = 5V, \text{Gain} = 1, R_L = 500\Omega \\ &V_S = 5V, \text{Gain} = 1, R_L = 10k \\ &V_S = 5V, \text{Gain} = 2, R_L = 10k \\ &V_S = 5V, \text{Gain} = 8, R_L = 10k \\ &V_S = 5V, \text{Gain} = 8, R_L = 10k \\ &V_S = 5V, \text{Gain} = 8, R_L = 10k \\ &V_S = 5V, \text{Gain} = 16, R_L = 10k \\ &V_S = 5V, \text{Gain} = 32, R_L = 10k \\ &V_S = 5V, \text{Gain}$	•	-0.07 -0.11 5.94 11.9 17.8 17.65 23.8 29.7 35.4 34.15 -0.08 -0.1 5.95 11.85 17.65 23.85 29.70	0 -0.02 6.01 12.02 18.0 17.94 24.01 30.0 35.8 35.3 0 -0.01 6.02 12.02 18.01 17.96 24.02 30.02	0.07 0.07 6.08 12.12 18.15 18.15 24.25 30.2 36.2 36.0 0.08 0.08 6.09 12.15 18.15 18.15 24.15 30.2	-0.08 -0.13 5.93 11.88 17.75 17.50 23.75 29.65 35.15 33.40 -0.09 -0.12 5.94 11.83 17.83 17.50 23.80 29.65	0 -0.02 6.01 12.02 18.0 17.94 24.01 30.0 35.8 35.3 0 -0.01 6.02 12.02 18.01 17.96 24.02 30.02	0.07 0.07 6.08 12.12 18.15 18.15 24.25 30.2 36.2 36.0 0.08 0.08 6.09 12.15 18.15 18.15 24.15 30.2	dB dB dB dB dB dB dB dB dB dB dB
	$V_S = 5V$, Gain = 64, $R_L = 10k$ $V_S = 5V$, Gain = 64, $R_L = 500\Omega$ $V_S = \pm 5V$, Gain = 1, $R_L = 10k$ $V_S = \pm 5V$, Gain = 1, $R_L = 500\Omega$ $V_S = \pm 5V$, Gain = 2, $R_L = 10k$	•	35.5 34.6 -0.06 -0.1 5.95	35.9 35.6 0.01 0 6.02	36.25 36.0 0.08 0.08 6.09	35.40 33.8 -0.07 -0.11 5.94	35.9 35.6 0.01 0 6.02	36.25 36.0 0.08 0.08 6.09	dB dB dB dB
	$V_S = \pm 5V$, Gain = 2, $H_L = 10k$ $V_S = \pm 5V$, Gain = 8, $R_L = 10k$ $V_S = \pm 5V$, Gain = 8, $R_L = 500\Omega$ $V_S = \pm 5V$, Gain = 16, $R_L = 10k$ $V_S = \pm 5V$, Gain = 32, $R_L = 10k$ $V_S = \pm 5V$, Gain = 64, $R_L = 10k$ $V_S = \pm 5V$, Gain = 64, $R_L = 10k$	•	11.9 17.85 17.80 23.85 29.85 35.65 35.15	12.03 18.02 17.99 24.03 30.0 36.0 35.8	12.15 18.15 18.15 24.15 30.2 36.20 36.10	11.88 17.83 17.73 23.82 29.8 35.55 34.45	12.03 18.02 17.99 24.03 30.0 36.0 35.8	12.15 18.15 18.15 24.15 30.20 36.20 36.10	dB dB dB dB dB dB

DADAMETED	CONDITIONS			C, I GRADE		0.000	H GRADE	84.537	
PARAMETER	CONDITIONS		MIN	TYP	MAX	MIN	TYP	MAX	UNITS
Specifications for the LTC6912-		-	ı			T			
Channel-to-Channel	$V_S = 2.7V$, Gain = 1, $R_L = 10k$	•	-0.1	±0.02	0.1	-0.1	±0.02	0.1	dB
Voltage Gain Match	$V_S = 2.7V$, Gain = 1, $R_L = 500\Omega$	•	-0.1	±0.02	0.1	-0.1	±0.02	0.1	dB
(Note 6)	$V_S = 2.7V$, Gain = 2, $R_L = 10k$	•	-0.1	±0.02	0.1	-0.1	±0.02	0.1	dB
	$V_S = 2.7V$, Gain = 4, $R_L = 10k$	•	-0.15	±0.02	0.15	-0.15	±0.02	0.15	dB
	$V_S = 2.7V$, Gain = 8, $R_L = 10k$	•	-0.15	±0.02	0.15	-0.15	±0.02	0.15	dB
	$V_S = 2.7V$, Gain = 8, $R_L = 500\Omega$	•	-0.15	±0.02	0.15	-0.2	±0.02	0.2	dB
	$V_S = 2.7V$, Gain = 16, $R_L = 10k$	•	-0.15	±0.02	0.15	-0.15	±0.02	0.15	dB
	$V_S = 2.7V$, Gain = 32, $R_L = 10k$		-0.15	±0.02	0.15	-0.15	±0.02	0.15	dB
	$V_S = 2.7V$, Gain = 64, $R_L = 10k$		-0.2	±0.02	0.2	-0.2	±0.02	0.2	dB
	$V_S = 2.7V$, Gain = 64, $R_L = 500\Omega$	•	-0.7	±0.02	0.7	-1.0	±0.02	1.0	dB
	$V_S = 5V$, Gain = 1, $R_L = 10k$	•	-0.1	±0.02	0.1	-0.1	±0.02	0.1	dB
	$V_S = 5V$, Gain = 1, $R_L = 500\Omega$	•	-0.1	±0.02	0.1	-0.1	±0.02	0.1	dB
	$V_S = 5V$, Gain = 2, $R_L = 10k$		-0.1	±0.02	0.1	-0.1	±0.02	0.1	dB
	$V_S = 5V$, Gain = 4, $R_L = 10k$		-0.15	±0.02	0.15	-0.15	±0.02	0.15	dB
	$V_S = 5V$, Gain = 8, $R_L = 10k$	•	-0.15	±0.02	0.15	-0.15	±0.02	0.15	dB
	$V_S = 5V$, Gain = 8, $R_L = 500\Omega$		-0.15	±0.02	0.15	-0.15	±0.02	0.15	dB
	$V_S = 5V$, Gain = 16, $R_L = 10k$		-0.15	±0.02	0.15	-0.15	±0.02	0.15	dB
	$V_S = 5V$, Gain = 32, $R_L = 10k$		-0.15	±0.02	0.15	-0.15	±0.02	0.15	dB
	$V_S = 5V$, Gain = 64, $R_L = 10k$		-0.15	±0.02	0.15	-0.15	±0.02	0.15	dB
	$V_S = 5V$, Gain = 64, $R_L = 500\Omega$	•	-0.6	±0.02	0.6	-0.8	±0.02	0.8	dB
	$V_S = \pm 5V$, Gain = 1, $R_L = 10k$	•	-0.1	±0.02	0.1	-0.1	±0.02	0.1	dB
	$V_S = \pm 5V$, Gain = 1, $R_L = 500\Omega$		-0.1	±0.02	0.1	-0.1	±0.02	0.1	dB
	$V_S = \pm 5V$, Gain = 2, $R_L = 10k$		-0.1	±0.02	0.1	-0.1	±0.02	0.1	dB
	$V_S = \pm 5V$, Gain = 4, $R_L = 10k$		-0.15	±0.02	0.15	-0.15	±0.02	0.15	dB
	$V_S = \pm 5V$, Gain = 8, R _L = 10k		-0.15	±0.02	0.15	-0.15	±0.02	0.15	dB
	$V_S = \pm 5V$, Gain = 8, $R_L = 500\Omega$ $V_S = \pm 5V$, Gain = 16, $R_L = 10k$		-0.15 -0.15	±0.02 ±0.02	0.15 0.15	-0.15 -0.15	±0.02 ±0.02	0.15 0.15	dB dB
	$V_S = \pm 5V$, Gain = 10, $N_L = 10K$ $V_S = \pm 5V$, Gain = 32, $R_L = 10K$		-0.15	±0.02	0.15	-0.15	±0.02	0.15	dB
	$V_S = \pm 5V$, Gain = 62, $N_L = 10K$		-0.15	±0.02	0.15	-0.15	±0.02	0.15	dB
	$V_S = \pm 5V$, Gain = 64, $R_L = 500\Omega$		-0.13	±0.02	0.13	-0.13	±0.02	0.13	dB
Gain Temperature Coefficient		+	0.4	2	0.4	0.0	2	0.0	ppm/°C
(Note 6)	$V_S = 5V$, Gain = 1, $R_L = 0$ PEN $V_S = 5V$, Gain = 2, $R_L = 0$ PEN			-4			-4		ppm/°C
(Note o)	$V_S = 5V$, Gain = 2, $R_L = 0$ FEN $V_S = 5V$, Gain = 4, $R_L = 0$ FEN			-4 -10			-4 -10		ppm/°C
	$V_S = 5V$, Gain = 8, $R_L = 0$ PEN			-10 -24			-10 -24		ppm/°C
	$V_S = 5V$, Gain = 16, $R_L = 0$ PEN			-30			-30		ppm/°C
	$V_S = 5V$, Gain = 32, $R_L = 0$ PEN			-4 0			-4 0		ppm/°C
	$V_S = 5V$, Gain = 64, $R_L = OPEN$			-120			-120		ppm/°C
Channel-to-Channel Gain	$V_S = 5V$, Gain = 1, $R_L = 0$ PEN			0			0		ppm/°C
Temperature Coefficient Match	$V_S = 5V$, Gain = 2, $R_L = 0$ PEN			-0.5			-0.5		ppm/°C
(Note 6)	$V_S = 5V$, Gain = 2, $R_L = 0$ EN			0.5			0.5		ppm/°C
(Note o)	$V_S = 5V$, Gain = 8, $R_L = 0$ PEN			0			0		ppm/°C
	$V_S = 5V$, Gain = 16, $R_L = 0$ PEN			-1			-1		ppm/°C
	$V_S = 5V$, Gain = 32, $R_L = 0$ PEN			-4			-4		ppm/°C
	$V_S = 5V$, Gain = 64, $R_L = OPEN$			-4			-4		ppm/°C
Channel-to-Channel Isolation	f = 200kHz,								
(Note 7)	$V_S = 5V$, Gain = 1, R _L = 10k			117			117		dB
(/	$V_S = 5V$, Gain = 8, $R_L = 10k$			110			110		dB
	$V_S = 5V$, Gain = 64, $R_L = 10k$			92			92		dB
Offset Voltage Magnitude	Gain = 1			0.125	2		0.125	3.5	mV
(Internal Op-Amp, Note 8)	Sain - 1			0.120	_		0.120	0.0	""
(1		1						L



				I GRADE	S		H GRADE		
PARAMETER	CONDITIONS		MIN	TYP	MAX	MIN	TYP	MAX	UNITS
Specifications for the LTC6912-2 O	NLY								
Offset Voltage Magnitude	Gain = 1	•		0.25	3.5		0.25	6.5	mV
Referred to INA or INB Pins	Gain = 8	•		0.14	2		0.14	4	mV
(Note 8)									1
Input Offset Voltage Drift, Internal Op Amp				6			10		μV/°C
DC Input Resistance at	DC V _{INA} or V _{INB} = 0V Gain = 0			>10			>10		MΩ
INA or INB Pins (Note 9)	State = 8, Software Shutdown			>10			>10 >10		MΩ
	Gain = 1			10			10		kΩ
	Gain = 2			5			5		kΩ
	Gain = 4			2.5			2.5		kΩ
	Gain > 4	•		1.25			1.25		kΩ
DC Input Resistance Drift at	Gain = 1			85			95		ppm/°C
INA or INB Pins (Note 9)	Gain = 2			90			100		ppm/°C
	Gain = 4			95			105		ppm/°C
	Gain = 8			120			130		ppm/°C
	Gain = 16			130			140		ppm/°C
	Gain = 32			140			150		ppm/°C
	Gain = 64			170			180		ppm/°C
DC Input Resistance Match	Gain = 1	•		10			10		Ω
R_{INA} - R_{INB}	Gain = 2	•		5			5		Ω
	Gain = 4			5 5			5 5		Ω
	Gain > 4	•		0			J		Ω
DC Small Signal Output Resistance at OUT A or OUT B Pins	DC V _{INA} or V _{INB} = 0V Gain = 0			0.4			0.4		Ω
at OUT A OF OUT B FILIS	Gain = 0			0.4			0.4		Ω
	Gain = 2			1.0			1.0		Ω
	Gain = 4			1.9			1.9		Ω
	Gain = 8			3.4			3.4		Ω
	Gain = 16			6.4			6.4		Ω
	Gain = 32			15			15		Ω
	Gain = 64			30			30		Ω
	State = 8, Software Shutdown	•		>1			>1		MΩ
Gain Bandwidth Product	Gain = 64	•	17	30	50	15	30	50	MHz
Wideband Noise	f = 1kHz to 200kHz								
(Referred to Input)	Gain = 0 (Output Noise Only)			8.1			8.1		μV _{RMS}
	Gain = 1			13.8			13.8		μV _{RMS}
	Gain = 2			9.6			9.6		μV_{RMS}
	Gain = 4			7.5			7.5		μV _{RMS}
	Gain = 8			6.4			6.4		μV _{RMS}
	Gain = 16			6.0			6.0		μV _{RMS}
	Gain = 32			5.8			5.8		μV _{RMS}
	Gain = 64			5.6			5.6		μV _{RMS}

			C, I GRADE	S		H GRADE			
PARAMETER	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNITS	
Specifications for the LTC691	2-2 ONLY								
Voltage Noise Density	f = 50kHz								
(Referred to Input)	Gain = 1		31.1			31.1		nV/√Hz	
	Gain = 2		22.8			22.8		nV/√Hz	
	Gain = 4		17			17		nV/√Hz	
	Gain = 8		14.6			14.6		nV/√Hz	
	Gain = 16		13.2			13.2		nV/√Hz	
	Gain = 32		12.9			12.9		nV/√Hz	
	Gain = 64		12.6			12.6		nV/√Hz	
Total Harmonic Distortion	Gain = 8, f _{IN} = 10kHz, V _{OUT} = 1V _{RMS}		-84			-84		dB	
			0.006			0.006		%	
	Gain = 8, f_{IN} = 100kHz, V_{OLIT} = 1 V_{RMS}		-82			-82		dB	
			0.008			0.008		%	


SERIAL INTERFACE SPECIFICATIONS

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
Digital I/O Log	jic Levels, All Digital I/O Voltage Refere	nced to DGND					
V _{IH}	Digital Input High Voltage		•	2			V
V _{IL}	Digital Input Low Voltage		•			0.8	V
V _{OH}	Digital Output High Voltage	Sourcing 500μA	•	V+-0.3			V
V _{OL}	Digital Output Low Voltage	Sinking 500μA	•			0.3	V
Serial Interfac	e Timing, $V^+ = 2.7V \sim 4.5V$, $V^- = 0V$ (No	te 10)	·				
t ₁	D _{IN} Valid to CLK Setup		•	60			ns
t ₂	D _{IN} Valid to CLK Hold		•	0			ns
t ₃	CLK Low		•	100			ns
t ₄	CLK High		•	100			ns
t ₅	CS/LD Pulse Width		•	60			ns
t ₆	LSB CLK to CS/LD		•	60			ns
t ₇	CS/LD Low to CLK		•	30			ns
t ₈	D _{OUT} Output Delay	C _L = 15pF	•			125	ns
t ₉	CLK Low to CS/LD Low		•	0			ns
Serial Interfac	e Timing, $V^+ = 4.5V \sim 5.5V$, $V^- = 0V$ (No	te 10)					
t ₁	D _{IN} Valid to CLK Setup		•	30			ns
t ₂	D _{IN} Valid to CLK Hold		•	0			ns
t ₃	CLK Low		•	50			ns
t ₄	CLK High		•	50			ns
t ₅	CS/LD Pulse Width		•	40			ns
t_6	LSB CLK to CS/LD		•	40			ns
t ₇	CS/LD Low to CLK		•	20			ns
t ₈	D _{OUT} Output Delay	C _L = 15pF	•			85	ns
t ₉	CLK Low to CS/LD Low		•	0			ns



SERIAL INTERFACE SPECIFICATIONS

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
Serial Interfac	Serial Interface Timing, Dual ± 4.5 V $\sim \pm 5.5$ V Supplies (Note 10)						
t ₁	D _{IN} Valid to CLK Setup		•	30			ns
t ₂	D _{IN} Valid to CLK Hold		•	0			ns
t ₃	CLK High		•	50			ns
t ₄	CLK Low		•	50			ns
t ₅	CS/LD Pulse Width		•	40			ns
$\overline{t_6}$	LSB CLK to CS/LD		•	40			ns
t ₇	CS/LD Low to CLK		•	20			ns
t ₈	D _{OUT} Output Delay	C _L = 15pF	•			85	ns
t ₉	CLK Low to CS/LD Low		•	0			ns



Note 1: Absolute Maximum Ratings are those values beyond which the life of the device may be impaired.

Note 2: The LTC6912-1C and LTC6912-1I are guaranteed functional over the operating temperature range of -40° C to 85°C. The LTC6912-1H is guaranteed functional over the operating temperature range of -40° C to 125°C.

Note 3: The LTC6912-1C is guaranteed to meet specified performance from 0°C to 70°C. The LTC6912-1C is designed, characterized and expected to meet specified performance from –40°C to 85°C but is not tested or QA sampled at these temperatures. The LTC6912-1I is guaranteed to meet specified performance from –40°C to 85°C. The LTC6912-1H is guaranteed to meet specified performance from –40°C to 125°C.

Note 4: Output voltage swings are measured as differences between the output and the respective supply rail.

Note 5: Extended operation with output shorted may cause junction temperature to exceed the 150°C limit for GN package and 125°C for a DFN package is not recommended.

Note 6: Gain is measured with a large signal DC test using an output excursion between approximately 30% and 70% of supply voltage.

Note 7: Channel-to-channel isolation is measured by applying a 200kHz input signal to one channel so that its output varies $1V_{RMS}$, and measuring the output voltage RMS of the other channel relative to AGND with its input tied to AGND. Isolation is calculated:

$$\begin{split} Isolation_B &= 20 \bullet log^{10}(V_{OUTA}/V_{OUTB}) \ or \\ Isolation_A &= 20 \bullet log^{10}(V_{OUTB}/V_{OUTA}) \end{split}$$

High channel-to-channel isolation is strongly dependent on proper circuit layout. See Applications Information.

Note 8: Offset voltage referred to the INA or INB input is (1 + 1/|GAIN|) times the offset voltage of the internal op amp, where GAIN is the nominal gain magnitude. The typical offset voltage values are for 25°C only. See Applications Information.


Note 9: Input resistance can vary by approximately $\pm 30\%$ part-to-part at a given gain setting.

Note 10: Guaranteed by design, not subject to test.


Note 11: States 13, 14 and 15 (binary 11xx) are not used. Programming a channel to states 8 or higher will configure that particular channel into a low power shutdown state. In addition, programming a channel into state 15 (binary 1111) will cause that particular channel to draw up to 20mA of supply current and is not recommended.

LINEAR


LTC6912-1 Frequency Response




LTC6912-1 Channel Gain Matching vs Frequency




LTC6912-1 –3dB Bandwidth vs Gain Setting




LTC6912-1 Channel Isolation vs Frequency




LTC6912-1 Power Supply Rejection vs Frequency




LTC6912-1 Noise Density vs Frequency




LTC6912-1 Distortion vs Frequency with Light Loading



LTC6912-1 Distortion vs Frequency with Heavy Loading




LTC6912-1 THD Plus Noise vs Input Voltage




6912fa


LTC6912-1 Hardware Shutdown Total Supply Current vs Temperature




LTC6912-1 Software Shutdown Total Supply Current vs Temperature




LTC6912-1 Total Supply Current vs Temperature (Both Amplifiers Active)




LTC6912-1 Gain Shift vs Temperature (Light Load)




LTC6912-1 Gain Shift vs Temperature (Heavy Load)




LTC6912-2 Frequency Response




LTC6912-2 Channel Gain Matching vs Frequency



LTC6912-2 –3dB Bandwidth vs Gain Setting




LTC6912-2 Channel Isolation vs Frequency




6912fa




LTC6912-2 Power Supply Rejection vs Frequency




LTC6912-2 Noise Density vs Frequency




LTC6912-2 Distortion vs Frequency with Light Loading $(R_L = 10k)$




LTC6912-2 Distortion vs Frequency with Heavy Loading ($R_L = 500\Omega$)




LTC6912-2 THD + Noise vs Input Voltage




LTC6912-2 Hardware Shutdown Total Supply Current vs Temperature




LTC6912-2 Software Shutdown Total Supply Current vs Temperature





LTC6912-2 Total Supply Current vs Temperature (Both Amplifiers Active)



LTC6912-2 Gain Shift vs Temperature (Light Load)







PIN FUNCTIONS

INA, INB: Analog Inputs. The input signal to the A channel amplifier of the LTC6912-X is the voltage difference between the INA pin and AGND pin. Likewise, the input signal to the B channel amplifier of the LTC6912-X is the voltage difference between the INB pin and AGND pin. The INA (or INB) pin connects internally to a digitally controlled resistance whose other end is a current summing point at the same potential as the AGND pin (Figure 1). At unity gain, the value of this input resistance is approximately $10k\Omega$ and the INA (or INB) pin voltage range is rail-to-rail (V+ to V⁻). At gain settings above unity, the input resistance falls. The linear input range at INA and INB also falls inversely proportional to the programmed gain. Tables 1 and 2 summarize this behavior. The higher gains are designed to boost lower level signals with good noise performance. In the "zero" gain state (state = 0), or in software shutdown (state = 8) analog switches disconnect the INA or INB pin internally and this pin presents a very high input resistance. In the "zero" gain state (state = 0), the input may vary from rail to rail but the output is insensitive to it and is forced to the AGND potential. Circuitry driving the INA and INB pins must consider the LTC6912-X's input resistance, its process variance, and the variation of this resistance from gain setting to gain setting. Signal sources with significant output resistance may introduce a gain error as the source's output resistance and the LTC6912-X's input resistance forms a voltage divider. This is especially true at higher gain settings where the input resistance is the lowest.

In single supply voltage applications, the LTC6912-X's DC ground reference for both input and output is AGND, not V^- . With increasing gains, the LTC6912-X's input voltage range for an unclipped output is no longer rail-to-rail but diminishes inversely to gain, centered about the AGND potential.




Figure 1. GN-16 Block Diagram

6912fa

PIN FUNCTIONS

AGND: Analog Ground. The AGND pin is at the midpoint of an internal resistive voltage divider, developing a potential halfway between the V⁺ and V⁻ pins. In normal operation. the AGND pin has an equivalent input resistance of nominally 50k (Figure 1). In order to reduce the guiescent supply current in hardware shutdown (SHDN pin pulled to V⁺, GN-16 only), the equivalent series resistance of this pin significantly increases (to a value on the order of $800k\Omega$ with 5V supplies, but is highly supply voltage, temperature, and process dependent). AGND is the noninverting input to both the internal channel A and channel B amplifiers. This makes AGND the ground reference voltage for the INA, INB, OUTA, and OUTB pins. Recommended analog ground plane connection depends on how power is applied to the LTC6912-X (See Figures 2, 3, and 4). Single power supply applications typically use V⁻ for the system signal ground. The analog ground plane in single-supply applications should therefore tie to V⁻, and the AGND pin should be bypassed to this ground plane by a high quality capacitor of at least 0.1µF (Figure 2). The AGND pin provides an internal analog reference voltage at half the V⁺ supply voltage. Dual supply applications with symmetrical supplies (such as ±5V) have a natural system ground plane potential of zero volts, in which the AGND pin can be directly tied to, making the zero volt ground plane the input and output reference voltage for the LTC6912-X (Figure 3), Finally, if dual asymmetrical power supplies are used, the supply ground is still the natural ground plane voltage. To maximize signal swing capability with an

asymmetrical supply, however, it is often desirable to refer the LTC6912-X's analog input and output to a voltage equidistant from the two supply rails V⁺ and V⁻. The AGND pin will provide such a potential when open-circuited and bypassed with a capacitor (Figure 4). In noise sensitive applications where AGND does not tie directly to a ground plane, as in Figures 2 and 4, it is important to AC-bypass the AGND pin. Otherwise channel to channel isolation is degraded, and wideband noise will enter the signal path from the thermal noise of the internal voltage divider resistors which present a Thévenin equivalent resistance of approximately $50k\Omega$. This noise can reduce SNR by at least 15dB at high gain settings. An external capacitor from AGND to the ground plane, whose impedance is well below $50k\Omega$ at frequencies of interest, will filter and suppress this noise. A 0.1µF high quality capacitor is effective for frequencies down to 1kHz. Larger capacitors will extend this suppression to lower frequencies. This issue does not arise in dual supply applications because the AGND pin ties directly to ground. In applications requiring an analog ground reference other than half the total supply voltage, the user can override the built-in analog ground reference by tying the AGND pin to a reference voltage with the AGND voltage range specified in the Electrical Characteristics Table. The AGND pin will load the external reference with approximately $50k\Omega$ returned to the half-supply potential. AGND should still be capacitively bypassed to a ground plane as noted above. Do not connect the AGND pin to the V⁻ pin.




Figure 2. Single Supply Ground Plane Connection




Figure 3. Symmetrical Dual Supply Ground Plane Connection



PIN FUNCTIONS




Figure 4. Asymmetrical Dual Supply Ground Plane Connection

SHDN (GN-16 ONLY): CMOS Compatible Logic Hardware Shutdown Input. The LTC6912-X has two shutdown modes. One is a software shutdown state which can be software programmed into either Channel A, Channel B, or both. The software shutdown, when programmed to a particular channel (state = 8), will disable that channel's amplifier and tri-state open its analog input and analog output. The serial interface, however is still active. A hardware shutdown occurs when the SHDN pin is pulled to the positive rail. In this condition, both amplifiers and serial interface are disabled. The SHDN pin is allowed to swing from V⁻to 10.5V above V⁻, regardless of V⁺ so long as the logic levels meet the minimum requirements specified in the Electrical Characteristics table. The SHDN pin is a high impedance CMOS logic input, but has a small pull-down current source (<10µA) which will force SHDN low if the logic input is externally floated. On initial power up (with SHDN open), or coming out of the hardware shutdown mode (pulling SHDN to V⁻), both amplifiers are reset into the power-on reset state (software shutdown mode, state = 8) for both channels.

 $\overline{\text{CS}/\text{LD}}$: TTL/CMOS Compatible Logic Input. When this pin is asserted low, the CLK pin is enabled, and the 8-bit shift register serially shifts the shift register contents and whatever data is present on the D_{IN} pin into the shift register on the rising edge of CLK. On the rising edge of $\overline{\text{CS}/\text{LD}}$, the contents of the shift register data are loaded into the eight bit latch which configures the gain state of both channel A and channel B amplifiers. A logic high on $\overline{\text{CS}/\text{LD}}$ inhibits the CLK signal internally to the IC.

 D_{IN} : TTL/CMOS Compatible Logic Serial Data Input. The serial interface is synchronously loaded MSB first via D_{IN} on the rising edge of CLK with \overline{CS}/LD asserted low.

CLK: TTL/CMOS Compatible Logic Input. With $\overline{\text{CS}}/\text{LD}$ asserted low, the clock synchronizes the loading of the serial shift register on its rising and falling edges. Data is shifted in at D_{IN} on the rising edge of CLK and is shifted out on D_{OUT} on the falling edge of CLK.

D_{OUT}: TTL/CMOS Compatible Logic Output. The MSB of the shift register contents is shifted out at D_{OUT} on the falling edge of CLK. The output at D_{OUT} swings between V⁺ and DGND, and is rated to drive approximately 15pF.

DGND: Digital Ground: The DGND pin defines the potential from which LOGIC levels V_{IH} and V_{IL} for the 3-wire serial digital interface are referenced. The recommended connection of DGND depends on how power is applied to the LTC6912 (See Figures 2, 3, and 4). (CAVEAT: Under no conditions is DGND to exceed either supply pins V⁺ and V⁻, which could result in damage to the IC if not current limited.)

Single power supply applications typically use V^- for the system signal ground. The preferred connection for DGND is therefore V^- (See Figure 2).

Dual supply applications with symmetrical supplies (such as $\pm 5V$) have a natural system ground potential of zero volts, in which the DGND pin can be tied to, making the zero volt ground plane the logic reference (Figure 3).

Finally, if dual asymmetrical power supplies are used, the system ground is still the natural ground plane voltage.

 V^- , V^+ : Power Supply Pins. The V⁺ and V⁻ pins should be bypassed with $0.1\mu F$ capacitors to an adequate analog ground plane using the shortest possible wiring. Electrically clean supplies and a low impedance ground are important for the high dynamic range available from the LTC6912 (see further details under the AGND pin description). Low noise linear power supplies are recommended. Switching power supplies require special care to prevent switching noise coupling into the signal path, reducing dynamic range.

LINEAR

PIN FUNCTIONS

OUT A, OUT B: Analog Output. These pins are the output of the A and B channel amplifiers respectively. Each operational amplifier can swing rail-to-rail (V⁺ to V⁻) as specified in the Electrical Characteristics table. For best performance, loading the output as lightly as possible will minimize signal distortion and gain error. The Electrical Characteristics table shows performance at output currents up to 10mA, and the current limits which occur when the output is shorted midsupply at 2.7V and ±5V supplies.

Output current above 10mA is possible but current-limiting circuitry will begin to affect amplifier performance at approximately 20mA. Long-term operation above 20mA output is not recommended. Do not exceed maximum junction temperature of 150°C for a GN and 125°C for a DFN package. The output will drive capacitive loads up to 50pF. Capacitances higher than 50pF should be isolated by a series resistor (10 Ω or higher).

APPLICATIONS INFORMATION

Functional Description

The LTC6912-X is a small outline, wideband, inverting two-channel amplifier with voltage gains that are independently programmable. Each delivers a choice of eight voltage gains, configurable through a 3-wire serial digital interface, which accepts TTL or CMOS logic levels (See Figure 5). Tables 1 and 2 list the nominal gains for the LTC6912-1 and LTC6912-2 respectively. Gain control within the amplifier occurs by switching resistors from a matched array in or out of a closed-loop op amp circuit using MOS analog switches (Figure 1). The bandwidths of the individual amplifiers depend on gain setting. The Typical Performance Characteristics section shows measured frequency responses.




Figure 5. Serial Digital Interface Block Diagram

Description of the 3-Wire SPI Interface

Gain control of each amplifier is independently programmable using the 3-wire SPI interface (see Figure 5), Logic levels for the LTC6912 3-wire serial interface are TTL/ CMOS compatible. When \overline{CS}/LD is low, the serial data on D_{IN} is shifted into an 8-bit shift-register on the rising edge of the clock, with the MSB transferred first. Serial data on D_{OLIT} is shifted out on the clock's falling edge. A rising edge on CS/LD will latch the shift-register's contents into an 8bit D-latch and disable the clock internally on the IC. The upper nibble of the D-latch (4 most significant bits), configure the gain for the B-channel amplifier. The lower nibble of the D-latch (4 least significant bits), configures the gain for the A-channel amplifier. Tables 1 and 2 detail the nominal gains and respective gain codes. Care must be taken to ensure CLK is taken low before \overline{CS}/LD is pulled low to avoid an extra internal clock pulse to the input of the 8-bit shift-register (See Figure 5).

 D_{OUT} is active in all states, therefore D_{OUT} cannot be "wire-OR'd" to other SPI outputs.

An LTC6912 may be daisy-chained with other LTC6912s or other devices having serial interfaces by connecting the D_{OUT} to the D_{IN} of the next chip while CLK and \overline{CS}/LD remain common to all chips in the daisy chain. The serial data is clocked to all the chips then the \overline{CS}/LD signal is pulled high to update all of them simultaneously. Figure 6 shows an example of two LTC6912s in a daisy chained SPI



APPLICATIONS INFORMATION

configuration. It is recommended the serial interface signals should remain idle in between data transfers in order to minimize digital noise coupling into the analog path.

Power On Reset

On the initial application of power, the power on reset state of both amplifiers is low power software shutdown (state = 8) (see Tables 1 and 2). In this state, both analog amplifiers are disabled and have their inputs and outputs opened. This will facilitate the application of using the device as a 2:1 analog MUX, in that the amplifier's outputs may be wired-OR together and the LTC6912 can alternately select between A and B channels. Care must be taken if the outputs are wired-OR'd to ensure the software shutdown state (state = 8) is always programmed in one of the two channels.

Timing Constraints

Settling time in the CMOS gain-control logic is typically several nanoseconds and is faster than the analog signal path. When the amplifier gain changes, the limiting timing is analog. As with any programmable-gain amplifier, each gain change causes an output transient as the amplifier's output moves, with finite speed, toward a differently scaled version of the input signal. The LTC6912-X analog path settles with a characteristic time constant or time scale, τ , that is roughly the standard value for a first order band limited response:

$$\tau = 0.35/f_{-3dB}$$

See the -3dB BW vs Gain Setting graph in the Typical Performance Characteristics section.




Figure 6. Two LTC6912s (Four PGAs) in Daisy Chain Configuration

APPLICATIONS INFORMATION

Offset Voltage vs Gain Setting

The electrical tables list DC offset (error), $V_{OS(OA)}$, at the inputs of the internal op amp (See Figure 1). The electrical tables also show the resulting, gain dependent offset voltage referred to the INA, or INB pins, $V_{OS(IN)}$. The two measures are related through the feedback/input resistor ratio, which equals the nominal gain-magnitude setting, IGAIN|:

$$V_{OS(IN)} = (1 + 1/|GAIN|) V_{OS(OA)}$$

Offset voltages at any gain setting can be inferred from this relationship. For example, an internal amplifier offset $V_{OS(OA)}$ of 1mV will appear referred to the INA, INB pins as 2mV at a gain setting of 1, or 1.5mV at a gain setting of 2. At high gains, $V_{OS(IN)}$ approaches $V_{OS(OA)}$. (Offset voltage is random and can have either polarity centered on OV). The MOS input circuitry of the internal op amp in Figure 1 draws negligible input currents (less than $10\mu A$), so only $V_{OS(OA)}$ and the GAIN affect the overall amplifier's offset.

AC-Coupled Operation

Adding capacitors in series with the INA and INB pins converts the LTC6912-X into a dual AC-coupled inverting amplifier, suppressing the input signal's DC level (and also adding the additional benefit of reducing the offset voltage from the LTC6912-X's amplifier itself). No further components are required because the input of the LTC6912-X biases itself correctly when a series capacitor is added. The INA and INB analog input pins connect internally to a resistor whose nominal value varies between $10k\Omega$ and $1k\Omega$ depending on the version of LTC6912 used (see the rightmost column of Tables 1 and 2). Therefore, the low frequency cutoff will vary with capacitor and gain setting. If, for example, a low frequency corner of 1kHz (or lower) on the LTC6912-1 is desired, use a series capacitor of $0.16\mu F$ or larger. $0.16\mu F$ has a reactance of $1k\Omega$ at 1kHz, giving a 1kHz lower -3dB frequency for gain settings of 10V/V through 100V/V. If the LTC6912-1 is operated at lower gain settings with a 0.16µF capacitor, the higher input resistance will reduce the lower corner frequency down to 100Hz at a gain setting of 1V/V. These frequencies scale inversely with the value of input capacitor used.

Note that operating the LTC6912 family in "zero" gain mode (digital state 0000) open circuits both the INA and INB pins and this demands some care if employed with a series AC coupling input capacitor. When the chip enters the zero gain mode, the opened INA or INB pin tends to sample and freeze the voltage across the capacitor to the value it held just before the zero gain state. This can place the INA or INB pin at or near the DC potential of a supply rail. (The INA or INB pin may also drift to a supply potential in this state due to small leakage currents.) To prevent driving the INA or INB pin outside the supply limit and potentially damaging the chip, avoid AC input signals in the zero gain state with an AC coupling capacitor. Also, switching later to a non-zero gain value will cause a transient pulse at the output of the LTC6912-1 (with a time constant set by the capacitor value and the new LTC6912-1 input resistance value). This occurs because the INA and INB pins return to the AGND potential forcing transient current sourced by the amplifier output to charge the AC coupling capacitor to its proper DC blocking value.

SNR and Dynamic Range

The term "dynamic range" is much used (and abused) with signal paths. Signal-to-noise (SNR) is an unambiguous comparison of signal and noise levels, measured in the same way and under the same operating conditions. In a variable gain amplifier, however, further characterization is useful because both noise and maximum signal level in the amplifier will vary with the gain setting, in general. In the LTC6912-X, maximum output signal is independent of gain (and is near the full power supply voltage, as detailed in the swing sections of the Electrical Characteristics table). The maximum input level falls with increasing gain, and the input-referred noise falls as well (listed also in the table). To summarize the useful signal range in such an amplifier, we define dynamic range (DR) as the ratio of maximum input (at unity gain) to minimum input-referred noise (at maximum gain). This DR has a physical interpretation as the range of signal levels that will experience an SNR above unity V/V or 0dB. At a 10V total power supply, DR in the LTC6912-X (gains 0V/V to 100V/V), the DR is typically 115dB (the ratio of 9.9 V_{P-P}, or 3.5V_{RMS}, maximum input to the $6.3\mu V_{RMS}$ high gain input noise). The



APPLICATIONS INFORMATION

SNR from an amplifier is the ratio of input level to inputreferred noise, and can be 108dB with the LTC6912 family at unity gain.

Construction and Instrumentation Cautions

Electrically clean construction is important in applications seeking the full dynamic range of the LTC6912 family of dual amplifiers. It is absolutely critical to have AGND either AC bypassed or wired directly using the shortest possible wiring, to a low impedance ground return for best channel-to-channel isolation. Short, direct wiring minimizes parasitic capacitance and inductance. High quality supply bypass capacitors of $0.1\mu F$ near the chip provide good

decoupling from a clean, low inductance power source. But several centimeters of wire (i.e., a few μH of inductance) from the power supplies, unless decoupled by substantial capacitance (>10 μF) near the chip, can create a parasitic high-Q LC resonant circuit in the hundreds of kHz range in the chip's supplies or ground reference. This may impair circuit performance at those frequencies. A compact, carefully laid out printed circuit board with a good ground plane makes a significant difference in minimizing distortion. Finally, equipment to measure performance can itself introduce distortion or noise floors. Checking for these limits with wired shorts from INA to OUTA and INB to OUTB in place of the chip is a prudent routine procedure.

TYPICAL APPLICATION

Low Noise AC Amplifier with Programmable Gain and Bandwidth

Analog data acquisition can exploit band limiting as well as gain to suppress unwanted signals or noise. Tailoring an analog front end to both the level and bandwidth of each source maximizes the resulting SNR. Figure 7 shows a block diagram for a low noise amplifier with gain and bandwidth independently programmable over a 100:1 range. Channels A and B of the LTC6912-1 are used to independently control the gain and bandwidth respectively over a 100:1 range. The LT1884 dual op amp forms

an integrating lowpass loop with capacitor C2 to set the programmable upper corner frequency. The LT1884 also supports rail-to-rail output swings over the total supply voltage range of 2.7V to 10.5V. AC coupling through capacitor C1 establishes a fixed low frequency corner of 1Hz, which can be adjusted by changing C1. Alternatively, shorting C1 makes the amplifier DC coupled. If DC gain is not needed, the AC coupling cap C1 serves to suppress several error sources: any shift in DC levels, low frequency noise, and DC offset voltages (not including the LT1884's low internal offset).





Figure 7. Block Diagram of an AC Amplifier with Programmable Gain and Bandwidth

LINEAR

PACKAGE DESCRIPTION


DE/UE Package 12-Lead Plastic DFN (4mm × 3mm)

(Reference LTC DWG # 05-08-1695)



RECOMMENDED SOLDER PAD PITCH AND DIMENSIONS


- 1. DRAWING PROPOSED TO BE A VARIATION OF VERSION (WGED) IN JEDEC PACKAGE OUTLINE M0-229
 2. DRAWING NOT TO SCALE
- 3. ALL DIMENSIONS ARE IN MILLIMETERS




- 4. DIMENSIONS OF EXPOSED PAD ON BOTTOM OF PACKAGE DO NOT INCLUDE MOLD FLASH. MOLD FLASH, IF PRESENT, SHALL NOT EXCEED 0.15mm ON ANY SIDE 5. EXPOSED PAD SHALL BE SOLDER PLATED
- SHADED AREA IS ONLY A REFERENCE FOR PIN 1 LOCATION ON THE TOP AND BOTTOM OF PACKAGE

GN Package 16-Lead Plastic SSOP (Narrow .150 Inch)


(Reference LTC DWG # 05-08-1641)






1. CONTROLLING DIMENSION: INCHES

- 2. DIMENSIONS ARE IN INCHES (MILLIMETERS)
- 3. DRAWING NOT TO SCALE
- *DIMENSION DOES NOT INCLUDE MOLD FLASH. MOLD FLASH SHALL NOT EXCEED 0.006* (0.152mm) PER SIDE *DIMENSION DOES NOT INCLUDE INTERLEAD FLASH. INTERLEAD
- FLASH SHALL NOT EXCEED 0.010" (0.254mm) PER SIDE








TYPICAL APPLICATION

A 2:1 PGA MUX



MUX OPERATION: IF THE LOWER NIBBLE (Q3, Q2, Q1, Q0) IS (1, 0, 0, 0) THEN OUTA IS IN TRI-STATE AND THE UPPER NIBBLE (07, 06, 05, 04) CONTROLS THE ACTIVE CHANNEL B.

IF THE UPPER NIBBLE IS (1, 0, 0, 0) THEN OUTB IS IN TRI-STATE

AND THE LOWER NIBBLE CONTROLS ACTIVE CHANNEL A.

RELATED PARTS

PART NUMBER	DESCRIPTION	COMMENTS
LT1228	100MHZ Gain Controlled Transconductance Amplifier	Differential Input, Continuous Analog Gain Control
LT1251/LT1256	40Mhz Video Fader and Gain Controlled Amplifier	Two Input, One Output, Continuous Analog Gain Control
LTC1564	10kHz to 150kHz Digitally Controlled Filter and PGA	Continuous Time, Low Noise 8th Order Filter and 4-Bit PGA
LTC6910-1/-2/-3	Digitally Controlled Programmable Gain Amplifier in SOT-23	Single Programmable Gain Amplifier, 3-Bit Parallel Digital Interface
LTC6911-1/-2	Dual Digitally Controlled Programmable Gain Amplifier in MSOP-10	Dual Programmable Gain Amplifiers, 3-Bit Parallel Digital Interface
LTC6915	Zero Drift Instrumentation Amp with Digitally Programmable Gain	Gains 0 - 4096V/V, 116dB CMRR

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Analog Devices Inc.:

LTC6912IDE-1#TRPBF LTC6912CGN-1#TRPBF LTC6912IGN-1#PBF LTC6912IGN-2#TRPBF LTC6912IGN
1#TRPBF LTC6912CGN-2#TRPBF LTC6912IDE-2#PBF LTC6912HGN-1#PBF LTC6912HGN-2#TRPBF

LTC6912CDE-1#PBF LTC6912IGN-2#PBF LTC6912CDE-2#TRPBF LTC6912CDE-1#TRPBF LTC6912HGN
1#TRPBF LTC6912CDE-2#PBF LTC6912CGN-1#PBF LTC6912IDE-2#TRPBF LTC6912CGN-2#PBF LTC6912HGN
2#PBF LTC6912IDE-1#PBF DC861A-A DC861A-B