

# LTC3330

# Nanopower Buck-Boost DC/DC with Energy Harvesting Battery Life Extender **DESCRIPTION**

# FEATURES

- Dual Input, Single Output DC/DCs with Input Prioritizer
  - Energy Harvesting Input: 3.0V to 19V Buck DC/DC
  - Primary Cell Input: 1.8V to 5.5V Buck-Boost DC/DC
- Zero Battery I<sub>Q</sub> When Energy Harvesting Source is Available
- Ultralow Quiescent Current: 750nA at No-Load
- Low Noise LDO Post Regulator
- Integrated Supercapacitor Balancer
- Up to 50mA of Output Current
- Programmable DC/DC and LDO Output Voltages, Buck UVLO, and Buck-Boost Peak Input Current
- Integrated Low Loss Full-Wave Bridge Rectifier
- Input Protective Shunt: Up to 25mA at  $V_{IN} \ge 20V$
- 5mm × 5mm QFN-32 Package

TYPICAL APPLICATION


# **APPLICATIONS**

- Energy Harvesting
- Solar Powered Systems with Primary Cell Backup
- Wireless HVAC Sensors and Security Devices
- Mobile Asset Tracking

# The LTC®3330 integrates a high voltage energy harvesting power supply plus a DC/DC converter powered by a primary cell battery to create a single output supply for alternative energy applications. The energy harvesting power supply, consisting of an integrated full-wave bridge rectifier and a high voltage buck converter, harvests energy from piezoelectric, solar, or magnetic sources. The primary cell input powers a buck-boost converter capable of operation down to 1.8V at its input. Either DC/DC converter can deliver energy to a single output. The buck operates when harvested energy is available, reducing the quiescent current draw on the battery to essentially zero, thereby extending the life of the battery. The buck-boost powers V<sub>OUT</sub> only when harvested energy goes away.

A low noise LDO post regulator and a supercapacitor balancer are also integrated, accommodating a wide range of output storage configurations. Voltage and current settings for both inputs and outputs are programmable via pin-strapped logic inputs. The LTC3330 is available in a 5mm × 5mm QFN-32 package.

**Δ7**, LT, LTC, LTM, Linear Technology and the Linear logo are registered trademarks and PowerPath is a trademark of Linear Technology Corporation. All other trademarks are the property of their respective owners.






# **ABSOLUTE MAXIMUM RATINGS**

# (Note 1)

V <sub>IN</sub>
Low Impedance Source–0.3 to 19V*
Current-Fed, I <sub>SW</sub> = 0A25mA
AC1, AC20 to V <sub>IN</sub>
BAT, V <sub>OUT</sub> , V <sub>IN3</sub> , LDO_IN, SCAP, PGVOUT,
PGLDO, LDO_EN0.3 to 6V
$V_{IN2}$ 0.3V to [Lesser of ( $V_{IN}$ + 0.3V) or 6V]
CAP [Higher of $-0.3V$ or $(V_{IN} - 6V)$ ] to $V_{IN}$
LDO_OUT, LDO[2:0]–0.3V to LDO_IN + 0.3V
BAL0.3V to SCAP + 0.3V
OUT[2:0], IPK[2:0],
EH_ON0.3V to [Lesser of $(V_{IN3} + 0.3V)$ or 6V]
$UV[3:0]$ 0.3V to [Lesser of ( $V_{IN2} + 0.3V$ ) or 6V]
I <sub>AC1</sub> , I <sub>AC2</sub> ±50mA
I <sub>SW</sub> , I <sub>SWA</sub> , I <sub>SWB</sub> , I <sub>VOUT</sub> 350mA
I <sub>LDO_OUT</sub> 50mA
Operating Junction Temperature Range
(Notes 2, 3)–40°C to 125°C
Storage Temperature Range–65°C to 150°C
*V <sub>IN</sub> has an internal 20V clamp

# PIN CONFIGURATION



# **ORDER INFORMATION**

LEAD FREE FINISH	SH TAPE AND REEL PART MARKING*		PACKAGE DESCRIPTION	TEMPERATURE RANGE	
LTC3330EUH#PBF	LTC3330EUH#TRPBF	3330	32-Lead (5mm × 5mm) Plastic QFN	-40°C to 85°C	
LTC3330IUH#PBF	LTC3330IUH#TRPBF	3330	32-Lead (5mm × 5mm) Plastic QFN	-40°C to 125°C	

Consult LTC Marketing for parts specified with wider operating temperature ranges. \*The temperature grade is identified by a label on the shipping container. For more information on lead free part marking, go to: http://www.linear.com/leadfree/

For more information on tape and reel specifications, go to: http://www.linear.com/tapeandreel/



**ELECTRICAL CHARACTERISTICS** The  $\bullet$  denotes the specifications which apply over the specified operating junction temperature range, otherwise specifications are at T<sub>A</sub> = 25°C (Note 2). V<sub>IN</sub> = 5V, BAT = 3.6V, SCAP = 0V, LDO\_IN = 0V unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS		MIN	ТҮР	MAX	UNITS
V <sub>IN</sub>	Buck Input Voltage Range		•			19	V
V <sub>BAT</sub>	Buck-Boost Input Voltage Range		•	1.8		5.5	V
I <sub>VIN</sub>	$\begin{array}{c} V_{IN} \text{ Quiescent Current} \\ V_{IN} \text{ Input in UVLO} \\ V_{IN} \text{ Input in UVLO} \\ \text{Buck Enabled, Sleeping} \\ \text{Buck Enabled, Sleeping} \\ \text{Buck Enabled, Not Sleeping} \end{array}$				450 840 1200 1800 150	700 1400 1800 2500 225	nA nA nA µA
I <sub>BAT</sub>	BAT Quiescent Current BAT Input with V <sub>IN</sub> Active Buck-Boost Enabled, Sleeping Buck-Boost Enabled, Not Sleeping	$\begin{array}{l} BAT=1.8V,V_{IN}=5V\\ BAT=5V,V_{IN}=0V\\ BAT=5V,V_{IN}=0V,I_{SWA}=I_{SWB}=0A\\ (Note\;4) \end{array}$		-10	0 750 200	10 1200 300	nA nA μA
I <sub>VOUT</sub>	V <sub>OUT</sub> Leakage Current	V <sub>OUT</sub> = 5.0V, OUT[2:0] = 111, Sleeping			100	150	nA
VINUVLO	VIN Undervoltage Lockout Thresholds	3V Level		2.91	3.00	3.09	V
	(Rising or Falling)	4V Level		3.88	4.00	4.12	V
		5V Level	•	4.85	5.00	5.15	V
		6V Level	•	5.82	6.00	6.18	V
		7V Level	•	6.79	7.00	7.21	V
		8V Level	•	7.76	8.00	8.24	V
		9V Level	•	8.73	9.00	9.27	V
		10V Level	•	9.70	10.0	10.30	V
		11V Level	•	10.67	11.0	11.33	V
		12V Level	•	11.64	12.0	12.36	V
		13V Level	•	12.61	13.0	13.39	V
		14V Level	•	13.58	14.0	14.42	V
		15V Level	•	14.55	15.0	15.45	V
		16V Level	•	15.52	16.0	16.48	V
		17V Level	•	16.49	17.0	17.51	V
		18V Level	•	17.46	18.0	18.54	V
V <sub>SHUNT</sub>	V <sub>IN</sub> Shunt Regulator Voltage	I <sub>VIN</sub> = 1mA	•	19.0	20.0	21.0	V
I <sub>SHUNT</sub>	Maximum Protective Shunt Current			25			mA
	Internal Bridge Rectifier Loss ( $ V_{AC1} - V_{AC2}  - V_{IN}$ )	I <sub>BRIDGE</sub> = 10μA I <sub>BRIDGE</sub> = 50mA		700 1350	800 1550	900 1750	mV mV
	Internal Bridge Rectifier Reverse Leakage Current	V <sub>REVERSE</sub> = 18V				20	nA
	Internal Bridge Rectifier Reverse Breakdown Voltage	I <sub>REVERSE</sub> = 1μA		V <sub>SHUNT</sub>	30		V



**ELECTRICAL CHARACTERISTICS** The  $\bullet$  denotes the specifications which apply over the specified operating junction temperature range, otherwise specifications are at T<sub>A</sub> = 25°C (Note 2). V<sub>IN</sub> = 5V, BAT = 3.6V, SCAP = 0V, LDO\_IN = 0V unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS		MIN	ТҮР	MAX	UNITS
V <sub>OUT</sub>	Regulated Buck/Buck-Boost Output Voltage	ulated Buck/Buck-Boost Output Voltage 1.8V Output Selected Sleep Threshold Wake-Up Threshold		1.728	1.806 1.794	1.872	V V
		2.5V Output Selected Sleep Threshold Wake-Up Threshold	•	2.425	2.508 2.492	2.575	V V
		2.8V Output Selected Sleep Threshold Wake-Up Threshold	•	2.716	2.809 2.791	2.884	V V
		3.0V Output Selected Sleep Threshold Wake-Up Threshold	•	2.910	3.010 2.990	3.090	V V
		3.3V Output Selected Sleep Threshold Wake-Up Threshold	•	3.200	3.311 3.289	3.400	V V
		3.6V Output Selected Sleep Threshold Wake-Up Threshold	•	3.492	3.612 3.588	3.708	V V
		4.5V Output Selected Sleep Threshold Wake-Up Threshold	•	4.365	4.515 4.485	4.635	V V
		5.0V Output Selected Sleep Threshold Wake-Up Threshold	•	4.850	5.017 4.983	5.150	V V
	PGVOUT Falling Threshold	As a Percentage of $V_{OUT}$ Target (Note 5)	•	88	92	96	%
I <sub>PEAK_BUCK</sub>	Buck Peak Switch Current			200	250	350	mA
I <sub>BUCK</sub>	Available Buck Output Current			100			mA
I <sub>PEAK_BB</sub>	Buck-Boost Peak Switch Current	250mA Target Selected		200	250	350	mA
		150mA Target Selected		120	150	210	mA
		100mA Target Selected		80	100	140	mA
		50mA Target Selected		40	50	70	mA
		25mA Target Selected		20	25	35	mA
		15mA Target Selected		12	15	21	mA
		10mA Target Selected		8	10	14	mA
		5mA Target Selected		4	5	7	mA
I <sub>BB</sub>	Available Buck-Boost Current	$I_{PEAK\_BB} = 250$ mA, BAT = 1.8V, V <sub>OUT</sub> = 3.3V		50			mA
R <sub>P_BUCK</sub>	Buck PMOS Switch On-Resistance				1.4		Ω
R <sub>N_BUCK</sub>	Buck NMOS Switch On-Resistance				1.2		Ω
R <sub>P_BB</sub>	Buck-Boost PMOS Input and Output Switch On-Resistance	IPK[2:0] = 111 IPK[2:0] = 110 IPK[2:0] = 101 IPK[2:0] = 100 IPK[2:0] = 011 IPK[2:0] = 010 IPK[2:0] = 001			0.7 0.9 1.2 2.1 3.9 6.3 9.2		Ω Ω Ω Ω Ω



**ELECTRICAL CHARACTERISTICS** The • denotes the specifications which apply over the specified operating junction temperature range, otherwise specifications are at  $T_A = 25^{\circ}C$  (Note 2).  $V_{IN} = 5V$ , BAT = 3.6V, SCAP = 0V, LDO\_IN = 0V unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
R <sub>N_BB</sub>	Buck-Boost NMOS Input and Output Switch On-Resistance	IPK2 = 1 IPK2 = 0			0.6 3.8		Ω Ω
I <sub>LEAK(P)</sub>	PMOS Switch Leakage	Buck/Buck-Boost Regulators		-20		20	nA
I <sub>LEAK(N)</sub>	NMOS Switch Leakage	Buck/Buck-Boost Regulators		-20		20	nA
<u> </u>	Maximum Buck Duty Cycle	Buck/Buck-Boost Regulators	•	100			%
V <sub>LDO_IN</sub>	LDO_IN Input Range		•	1.8V		5.5V	V
I <sub>LDO_IN</sub>	LDO_IN Quiescent Current	$LDO_IN = 5.0V, I_{LDO_OUT} = 0mA$			400	600	nA
I <sub>LDO_OUT</sub>	LDO_OUT Leakage Current	LD0_0UT = 3.3V, LD0[2:0] = 110			100	150	nA
LDO_OUT	Regulated LDO Output Voltage	Error as a Percentage of Target, 100µA Load	•	-2.0 -3.0		2.0 3.0	% %
	LDO Line Regulation (1.8V to 5.5V)	LD0_0UT = 1.2V, 10mA Load			2		mV/V
	LDO Load Regulation (10µA to 10mA)	LDO_IN = 5.0V, LDO_OUT = 3.3V			0.5		mV/mA
	LDO Dropout Voltage	LDO_OUT = 3.3V, 10mA LOAD			50		mV
R <sub>P_LD0</sub>	LDO PMOS Switch On-Resistance	LDO_IN = 3.3V, I <sub>LDO_OUT</sub> = 10mA			5		Ω
	LDO Current Limit	LDO_IN = 5.0V		50			mA
	PGLDO Rising Threshold	As a Percentage of the 3.3V LDO_OUT Target	•	88	92	96	%
	PGLDO Falling Threshold	As a Percentage of the 3.3V LDO_OUT Target	•	86	90	94	%
V <sub>SCAP</sub>	Supercapacitor Balancer Input Range		•	2.5		5.5	V
I <sub>SCAP</sub>	Supercapacitor Balancer Quiescent Current	SCAP = 5.0V			150	225	nA
ISOURCE	Supercapacitor Balancer Source Current	SCAP = 5.0V, BAL = 2.4V		10			mA
I <sub>SINK</sub>	Supercapacitor Balancer Sink Current	SCAP = 5.0V, BAL = 2.6V		10			mA
V <sub>BAL</sub>	Supercapacitor Balance Point	Percentage of SCAP Voltage	•	49	50	51	%
V <sub>IH</sub>	Digital Input High Voltage	Pins LDO_EN, OUT[2:0], LDO[2:0], IPK[2:0], UV[3:0]	•	1.2			V
V <sub>IL</sub>	Digital Input Low Voltage	Pins LDO_EN, OUT[2:0], LDO[2:0], IPK[2:0], UV[3:0]	•			0.4	V
I <sub>IH</sub>	Digital Input High Current	Pins LDO_EN, OUT[2:0], LDO[2:0], IPK[2:0], UV[3:0]			0	10	nA
IIL	Digital Input Low Current	Pins LDO_EN, OUT[2:0], LDO[2:0], IPK[2:0], UV[3:0]			0	10	nA
V <sub>OH</sub>	PGVOUT, PGLDO Output High Voltage EH_ON Output High Voltage	BAT = 5V, 1μA Out of Pin V <sub>IN</sub> = 6V, 1μA Out of Pin	•	4.0 3.8			V V
V <sub>OL</sub>	PGVOUT, PGLDO, EH_ON Output Low Voltage	BAT = 5V, 1μA into Pin	•			0.4	V

Note 1: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.


Note 2: The LTC3330E is tested under pulsed load conditions such that  $T_J \approx T_A$ . The LTC3330E is guaranteed to meet specifications from 0°C to 85°C. The LTC3330I is guaranteed over the -40°C to 125°C operating junction temperature range. Note that the maximum ambient temperature consistent with these specifications is determined by specific operating conditions in conjunction with board layout, the rated package thermal impedance and other environmental factors.


Note 3:  $T_J$  is calculated from the ambient  $T_A$  and power dissipation PD according to the following formula:  $T_J = T_A + (P_D \bullet \theta_{JA})$ .


Note 4: Dynamic supply current is higher due to gate charge being delivered at the switching frequency.

**Note 5:** The PGVOUT Rising threshold is equal to the sleep threshold. See V<sub>OUT</sub> specification.


### **TYPICAL PERFORMANCE CHARACTERISTICS** $T_A = 25^{\circ}C$ , unless otherwise noted.








**UVLO** Threshold vs Temperature 103 APPLIES TO EACH UVLO SETTING PERCENTAGE OF TARGET SETTING (%) 102 101 100 99



IVOUT vs Temperature




**Total Bridge Rectifier Drop vs** Bridge Current


TEMPERATURE (°C)

100


3330 G04



**Bridge Leakage vs Temperature** 



**Bridge Frequency Response** 



3330fc



98


97


-50

-25


0 25 50 75

# **TYPICAL PERFORMANCE CHARACTERISTICS** $T_A = 25^{\circ}C$ , unless otherwise noted.







# 2.85 **Contractions**




3.05 3.00 3.00 WAKE-UP THRESHOLD




3.3V Output vs Temperature




3.6V Output vs Temperature




R<sub>DS(ON)</sub> of Buck-Boost PMOS/NMOS vs Temperature, 250mA I<sub>PEAK</sub> Setting



### 3330fc




**5V Output vs Temperature** 







# **TYPICAL PERFORMANCE CHARACTERISTICS**


 $T_A = 25^{\circ}C$ , unless otherwise noted.







# **TYPICAL PERFORMANCE CHARACTERISTICS** $T_A = 25^{\circ}C$ , unless otherwise noted.








# TYPICAL PERFORMANCE CHARACTERISTICS $T_A = 25^{\circ}C$ , unle

100

 $T_A = 25^{\circ}C$ , unless otherwise noted.



**Buck-Boost Efficiency vs BAT for** 

100

90

80

70

60

50

40 ∟ 1.8

100

90

EFFICIENCY (%)

LOAD CURRENT

---- 50μA

— - — - 10µA

2.2

50mA

2.6 3

EFFICIENCY (%)

V<sub>OUT</sub> = 1.8V, 250mA I<sub>PEAK</sub> Setting

 $L = 22\mu H. DCR = 0.36\Omega$ 

100µA

L = 1000μH, DCR = 5.1Ω

3330 G40

5

3330 G43

20µA

\_ \_ \_ \_


--- 5uA

3.4 3.8 4.2 4.6 5

BAT (V)


**Buck-Boost Efficiency vs BAT for** 

V<sub>OUT</sub> = 1.8V, 5mA I<sub>PEAK</sub> Setting



250mA IPEAK Setting

Buck-Boost Efficiency vs ILOAD,




10µ

1μ


5mA IPEAK Setting

Buck-Boost Efficiency vs ILOAD,

Buck-Boost Efficiency vs BAT for V<sub>OUT</sub> = 3.3V, 250mA I<sub>PEAK</sub> Setting



Buck-Boost Efficiency vs BAT for V<sub>OUT</sub> = 3.3V, 5mA I<sub>PEAK</sub> Setting



Buck-Boost Efficiency vs BAT for


I<sub>LOAD</sub> (A)

100µ


1m

3330 G39


V<sub>OUT</sub> = 5V, 250mA I<sub>PEAK</sub> Setting



Buck-Boost Efficiency vs BAT for V<sub>OUT</sub> = 5V, 5mA I<sub>PEAK</sub> Setting










10



# **TYPICAL PERFORMANCE CHARACTERISTICS** T<sub>A</sub> = 25°C, unless otherwise noted.










# TYPICAL PERFORMANCE CHARACTERISTICS

 $T_A = 25^{\circ}C$ , unless otherwise noted.



# PIN FUNCTIONS

**BAL (Pin 1):** Supercapacitor Balance Point. The common node of a stack of two supercapacitors is connected to BAL. A source/sink balancing current of up to 10mA is available. Tie BAL along with SCAP to GND to disable the balancer and its associated quiescent current.

**SCAP (Pin 2):** Supply and Input for Supercapacitor Balancer. Tie the top of a 2-capacitor stack to SCAP and the middle of the stack to BAL to activate balancing. Tie SCAP along with BAL to GND to disable the balancer and its associated quiescent current.

 $V_{IN2}$  (Pin 3): Internal Low Voltage Rail to Serve as Gate Drive for Buck NMOS Switch. Connect a 4.7µF (or larger) capacitor from  $V_{IN2}$  to GND. This pin is not intended for use as an external system rail.

**UV3**, **UV2**, **UV1**, **UV0** (Pins 4, 5, 6, 7): UVLO Select Bits for the Buck Switching Regulator. Tie high to  $V_{IN2}$  or low to GND to select the desired UVLO rising and falling thresholds (see Table 4). The UVLO falling threshold must be greater than the selected  $V_{OUT}$  regulation level. Do not float.

**AC1 (Pin 8):** Input Connection for Piezoelectric Element, Other AC Source, or current limited DC source (used in conjunction with AC2 for differential AC inputs).

**AC2 (Pin 9):** Input Connection for Piezoelectric Element, Other AC Source, or current limited DC source (used in conjunction with AC1 for differential AC inputs).  $V_{\rm IN}$  (Pin 10): Rectified Input Voltage. A capacitor on this pin serves as an energy reservoir and input supply for the buck regulator. The V\_{IN} voltage is internally clamped to a maximum of 20V (typical).

**CAP (Pin 11):** Internal Rail Referenced to  $V_{IN}$  to Serve as Gate Drive for Buck PMOS Switch. Connect a  $1\mu$ F (or larger) capacitor between CAP and  $V_{IN}$ . This pin is not intended for use as an external system rail.

**SW (Pin 12):** Switch Node for the Buck Switching Regulator. Connect a  $22\mu$ H or greater external inductor between this node and V<sub>OUT</sub>.

**V<sub>OUT</sub> (Pin 13):** Regulated Output Voltage Derived from the Buck or Buck-Boost Switching Regulator.

**SWB (Pin 14):** Switch Node for the Buck-Boost Switching Regulator. Connect an external inductor (value in Table 3) between this node and SWA.

**SWA (Pin 15):** Switch Node for the Buck-Boost Switching Regulator. Connect an external inductor (value in Table 3) between this node and SWB.

**BAT (Pin 16):** Battery Input. BAT serves as the input to the buck-boost switching regulator.





# PIN FUNCTIONS

**IPK0, IPK1, IPK2 (Pins 17, 18, 19):**  $I_{PEAK\_BB}$  Select Bits for the Buck-Boost Switching Regulator. Tie high to V<sub>IN3</sub> or low to GND to select the desired  $I_{PEAK\_BB}$  (see Table 3). Do not float.

**LDO\_OUT (Pin 20):** Regulated LDO Output. This output can be used as a quiet supply. One of the eight settings provides for a current limited switched output where LDO\_OUT = LDO\_IN.

LDO\_IN (Pin 21): Input Voltage for the LDO regulator.

**LD02**, **LD01**, **LD00** (**Pins 22**, **23**, **24**): LD0 Voltage Select Bits. Tie high to LD0\_IN or low to GND to select the desired LD0\_OUT voltage (see Table 2). Do not float.

**LDO\_EN (Pin 25):** LDO Enable Input. Active high input with logic levels referenced to LDO\_IN. Do not float.

 $V_{IN3}$  (Pin 26): Internal Low Voltage Rail Used by the Prioritizer. Logic high reference for IPK[2:0] and OUT[2:0]. Connect a 1µF (or larger) capacitor from V<sub>IN3</sub> to GND. This pin is not intended for use as an external system rail.

**PGLDO (Pin 27):** Power Good Output for LDO\_OUT. Logic level output referenced to an internal maximum rail (see Operation). PGLDO transitioning high indicates 92% (typical) regulation has been reached on LDO\_OUT. PGLDO remains high until LDO\_OUT falls to 90% (typical) of the programmed regulation point.

**PGVOUT (Pin 28):** Power Good Output for  $V_{OUT}$ . Logic level output referenced to an internal maximum rail (see Operation). PGVOUT transitioning high indicates regulation has been reached on  $V_{OUT}$  ( $V_{OUT}$  = Sleep Rising). PGVOUT remains high until  $V_{OUT}$  falls to 92% (typical) of the programmed regulation point.

**EH\_ON (Pin 29):** Switcher Status. Logic level output referenced to  $V_{IN3}$ . EH\_ON is high when the buck switching regulator is in use. It is pulled low when the buck-boost switching regulator is in use.


**OUTO, OUT1, OUT2 (Pins 30, 31, 32):**  $V_{OUT}$  Voltage Select Bits. Tie high to  $V_{IN3}$  or low to GND to select the desired  $V_{OUT}$  (see Table 1). Do not float.

**GND (Exposed Pad Pin 33):** Ground. The exposed pad must be connected to a continuous ground plane on the second layer of the printed circuit board by several vias directly under the LTC3330.



3330f

# **BLOCK DIAGRAM**



### **Modes of Operation**

The following four tables detail all programmable settings on the LTC3330.

### Table 1. Output Voltage Selection

OUT2	OUT1	OUTO	V <sub>OUT</sub>
0	0	0	1.8V
0	0	1	2.5V
0	1	0	2.8V
0	1	1	3.0V
1	0	0	3.3V
1	0	1	3.6V
1	1	0	4.5V
1	1	1	5.0V

ble 3. I <sub>PEAK_BB</sub> Selection					
IPK2	IPK1	IPK0	ILIM	L <sub>MIN</sub>	
0	0	0	5mA	1000µH	
0	0	1	10mA	470µH	
0	1	0	15mA	330µH	
0	1	1	25mA	220µH	
1	0	0	50mA	100µH	
1	0	1	100mA	47µH	
1	1	0	150mA	33µH	
1	1	1	250mA	22µH	

### Table 4. $\mathrm{V}_{\mathrm{IN}}$ UVLO Threshold Selection

	11N				
UV3	UV2	UV1	UVO	UVLO Rising	UVLO FALLING
0	0	0	0	4V	3V
0	0	0	1	5V	4V
0	0	1	0	6V	5V
0	0	1	1	7V	6V
0	1	0	0	8V	7V
0	1	0	1	8V	5V
0	1	1	0	10V	9V
0	1	1	1	10V	5V
1	0	0	0	12V	11V
1	0	0	1	12V	5V
1	0	1	0	14V	13V
1	0	1	1	14V	5V
1	1	0	0	16V	15V
1	1	0	1	16V	5V
1	1	1	0	18V	17V
1	1	1	1	18V	5V

### Table 2. LDO Voltage Selection

LD02	LD01	LD00	LDO_OUT			
0	0	0	1.2V			
0	0	1	1.5V			
0	1	0	1.8V			
0	1	1	2.0V			
1	0	0	2.5V			
1	0	1	3.0V			
1	1	0	3.3V			
1	1	1	= LDO_IN			

### **OVERVIEW**

The LTC3330 combines a buck switching regulator and a buck-boost switching regulator to produce an energy harvesting solution with battery backup. The converters are controlled by a prioritizer that selects which converter to use based on the availability of a battery and/or harvestable energy. If harvested energy is available the buck regulator is active and the buck-boost is OFF. With an optional LDO and supercapacitor balancer and an array of different configurations the LTC3330 suits many applications.

### **BUCK CONVERTER**

The synchronous buck converter is an ultralow quiescent current power supply tailored to energy harvesting applications. It is designed to interface directly to a piezoelectric or alternative A/C power source, rectify the input voltage, and store harvested energy on an external capacitor while maintaining a regulated output voltage. It can also bleed off any excess input power via an internal protective shunt regulator.

### **INTERNAL BRIDGE RECTIFIER**

An internal full-wave bridge rectifier accessible via the differential AC1 and AC2 inputs rectifies AC sources such as those from a piezoelectric element. The rectified output is stored on a capacitor at the  $V_{IN}$  pin and can be used as an energy reservoir for the buck converter. The bridge rectifier has a total drop of about 800mV at typical piezo-generated currents (~10µA), but is capable of carrying up to 50mA. Either side of the bridge can be operated independently as a single-ended AC or DC input.

# BUCK UNDERVOLTAGE LOCKOUT (UVLO)

When the voltage on  $V_{IN}$  rises above the UVLO rising threshold the buck converter is enabled and charge is transferred from the input capacitor to the output capacitor. When the input capacitor voltage is depleted below the UVLO falling threshold the buck converter is disabled. These thresholds can be set according to Table 4 which offers UVLO rising thresholds from 4V to 18V with large or small hysteresis windows. This allows for programming of the UVLO window near the peak power point of

the input source. Extremely low quiescent current (450nA typical) in UVLO allows energy to accumulate on the input capacitor in situations where energy must be harvested from low power sources.

### INTERNAL RAIL GENERATION (CAP, $V_{IN2}$ , $V_{IN3}$ )

Two internal rails, CAP and V<sub>IN2</sub>, are generated from V<sub>IN</sub> and are used to drive the high side PMOS and low side NMOS of the buck converter, respectively. Additionally the V<sub>IN2</sub> rail serves as logic high for the UVLO threshold select bits UV[3:0]. The V<sub>IN2</sub> rail is regulated at 4.8V above GND while the CAP rail is regulated at 4.8V below V<sub>IN</sub>. These are not intended to be used as external rails. Bypass capacitors are connected to the CAP and V<sub>IN2</sub> pins to serve as energy reservoirs for driving the buck switches. When V<sub>IN</sub> is below 4.8V, V<sub>IN2</sub> is equal to V<sub>IN</sub> and CAP is held at GND. Figure 1 shows the ideal V<sub>IN</sub>, V<sub>IN2</sub> and CAP relationship.




Figure 1. Ideal  $V_{\text{IN}},\,V_{\text{IN2}}$  and CAP Relationship

 $V_{\rm IN3}$  is an internal rail used by the buck and the buck-boost. When the LTC3330 runs the buck  $V_{\rm IN3}$  will be a Schottky diode drop below  $V_{\rm IN2}.$  When it runs the buck-boost  $V_{\rm IN3}$  is equal to BAT.

### **BUCK OPERATION**

The buck regulator uses a hysteretic voltage algorithm to control the output through internal feedback from the  $V_{OUT}$  sense pin. The buck converter charges an output capacitor through an inductor to a value slightly higher than the regulation point. It does this by ramping the inductor current up to  $I_{PEAK\_BUCK}$  through an internal <sup>3330fc</sup>



PMOS switch and then ramping it down to 0mA through an internal NMOS switch. This efficiently delivers energy to the output capacitor. The ramp rate is determined by  $V_{IN}$ ,  $V_{OUT}$ , and the inductor value. When the buck brings the output voltage into regulation the converter enters a low quiescent current sleep state that monitors the output voltage with a sleep comparator. During this operating mode load current is provided by the output capacitor. When the output voltage falls below the regulation point the buck regulator wakes up and the cycle repeats. This hysteretic method of providing a regulated output reduces losses associated with FET switching and maintains an output at light loads. The buck delivers a minimum of 100mA of average load current when it is switching. V<sub>OUT</sub> can be set from 1.8V to 5V via the output voltage select bits, OUT[2:0] (see Table 1).

When the sleep comparator senses that the output has reached the sleep threshold the buck converter may be in the middle of a cycle with current still flowing through the inductor. Normally both synchronous switches would turn off and the current in the inductor would freewheel to zero through the NMOS body diode, but the NMOS switch is kept on to prevent the conduction loss that would occur in the diode if the NMOS were off. If the PMOS is on when the sleep comparator trips the NMOS will turn on immediately in order to ramp down the current. If the NMOS is on it will be kept on until the current reaches zero.

Though the quiescent current when the buck is switching is much greater than the sleep quiescent current, it is still a small percentage of the average inductor current which results in high efficiency over most load conditions. The buck operates only when sufficient energy has been accumulated in the input capacitor and the length of time the converter needs to transfer energy to the output is much less than the time it takes to accumulate energy. Thus, the buck operating quiescent current is averaged over a long period of time so that the total average quiescent current is low. This feature accommodates sources that harvest small amounts of ambient energy.

### **BUCK-BOOST CONVERTER**

The buck-boost uses the same hysteretic voltage algorithm as the buck to control the output,  $V_{OUT}$ , with the same sleep comparator. The buck-boost has three modes of operation: buck, buck-boost, and boost. An internal mode comparator determines the mode of operation based on BAT and  $V_{OUT}$ . Figure 2 shows the four internal switches of the buck-boost converter. In each mode the inductor current is ramped up to  $I_{PEAK\_BB}$ , which is programmable via the IPK[2:0] bits and ranges from 5mA to 250mA (see Table 3).




Figure 2: Buck-Boost Power Switches

In BUCK mode M4 is always on and M3 is always off. The inductor current is ramped up through M1 to IPEAK BB and down to 0mA through M2. In boost mode M1 is always on and M2 is always off. The inductor current is ramped up to IPEAK BB when M3 is on and is ramped down to OmA when M4 is on as  $V_{OUT}$  is greater than BAT in boost mode. Buck-boost mode is very similar to boost mode in that M1 is always on and M2 is always off. If BAT is less than VOUT the inductor current is ramped up to IPEAK BB through M3. When M4 turns on the current in the inductor will start to ramp down. However, because BAT is close to Volut and M1 and M4 have finite on-resistance the current ramp will exhibit a slow exponential decay, lowering the average current delivered to V<sub>OUT</sub>. For this reason the lower current threshold is set to IPEAK BB/2 in buck-boost mode to maintain high average current to the load. If BAT is greater than  $V_{OUT}$  in buck-boost mode the inductor current still ramps up to IPEAK BB and down to IPEAK BB/2. It can still ramp down if BAT is greater than VOUT because the final value of the current in the inductor would be  $(V_{IN} - V_{OUT})/(R_{ON1} + R_{ON4})$ . If BAT is exactly I<sub>PEAK BB</sub>/  $2 \cdot (R_{ON1} + R_{ON4})$  above  $V_{OUT}$  the inductor current will



not reach the I<sub>PEAK\_BB</sub>/2 threshold and switches M1 and M4 will stay on all the time. For higher BAT voltages the mode comparator will switch the converter to buck mode. M1 and M4 will remain on for BAT voltages up to V<sub>OUT</sub> + I<sub>PEAK\_BB</sub>•(R<sub>ON1</sub> + R<sub>ON4</sub>). At this point the current in the inductor is equal to I<sub>PEAK\_BB</sub> and the I<sub>PEAK\_BB</sub> comparator will trip turning off M1 and turning on M2 causing the inductor current to ramp down to IZERO, completing the transition from buck-boost mode to buck mode.

# V<sub>OUT</sub> Power Good

A power good comparator is provided for the V<sub>OUT</sub> output. It transitions high the first time the LTC3330 goes to sleep, indicating that V<sub>OUT</sub> has reached regulation. It transitions low when V<sub>OUT</sub> falls to 92% (typical) of its value at regulation. The PGVOUT output is referenced to an internal rail that is generated to be the highest of V<sub>IN2</sub>, BAT, and V<sub>OUT</sub> less a Schottky diode drop.

### Prioritizer

The input prioritizer on the LTC3330 decides whether to use the energy harvesting input or the battery input to power  $V_{OUT}$ . If a battery is powering the buck-boost converter and harvested energy causes a UVLO rising transition on  $V_{IN}$ , the prioritizer will shut off the buck-boost and turn on the buck, orchestrating a smooth transition that maintains regulation of V<sub>OUT</sub>. When harvestable energy disappears, the prioritizer will first poll the battery voltage. If the battery voltage is above 1.8V the prioritizer will switch back to the buck-boost while maintaining regulation. If the battery voltage is below 1.8V the buck-boost is not enabled and  $V_{OUT}$  cannot be supported until harvestable energy is again available. If either BAT or V<sub>IN</sub> is grounded, the prioritizer allows the other input to run if its input is high enough for operation. The specified quiescent current in UVLO is valid upon start-up of the V<sub>IN</sub> input and when the battery has taken over regulation of the output. If the battery is less than 1.8V when UVLO is entered and the prioritizer does not enable the buck-boost several hundred nanoamperes of additional quiescent current will appear on V<sub>IN</sub>.

When the prioritizer selects the  $V_{IN}$  input the current on the BAT input drops to zero. However, if the voltage on BAT is higher than  $V_{IN2}$ , a fraction of the  $V_{IN}$  quiescent current will appear on BAT due to internal level shifting. This only affects a small range of battery voltages and UVLO settings.

A digital output, EH\_ON, is low when the prioritizer has selected the BAT input and is high when the prioritizer has selected the  $V_{IN}$  input. The EH\_ON output is referenced to  $V_{IN3}$ .

### Low Drop Out Regulator

An integrated low drop out regulator (LDO) is available with its own input, LDO\_IN. It will regulate LDO\_OUT to seven different output voltages based on the LDO[2:0] pins. An eighth mode is provided to turn the LDO into a currentlimited switch in which the PMOS is always on. LDO\_EN enables the LDO when high and when low eliminates all quiescent current on LDO\_IN. The LDO is designed to provide 50mA over a range of LDO\_IN and LDO\_OUT combinations. A current limit set above 50mA is available to dial back the current if the output is grounded or the load demands more than 50mA. The LDO also features a 1ms soft-start for smooth output start-up.

A power good signal on the PGLDO pin indicates when the voltage at LDO\_OUT rises above 92% (typical) of its final value, or after tripped, when the LDO\_OUT falls below 90% of that value. The PGLDO output is referenced to an internal rail that is generated to be the highest of  $V_{IN2}$ , BAT, and  $V_{OUT}$  less a Schottky diode drop.

### Supercapacitor Balancer

An integrated supercapacitor balancer with 150nA of quiescent current is available to balance a stack of two supercapacitors. Typically the input, SCAP, will tie to  $V_{OUT}$  to allow for increased energy storage at  $V_{OUT}$  with supercapacitors. The BAL pin is tied to the middle of the stack and can source and sink 10mA to regulate the BAL pin's voltage to half that of the SCAP pin's voltage. To disable the balancer and its associated quiescent current the SCAP and BAL pins can be tied to ground.



The LTC3330 allows for energy harvesting from a variety of alternative energy sources in order to extend the life of a battery powered wireless sensor system. The extremely low quiescent current of the LTC3330 facilitates harvesting from sources generating only microamps of current. The onboard bridge rectifier is suitable for AC piezoelectric or electromagnetic sources as well as providing reverse protection for DC sources such as solar and thermoelectric generators. The LTC3330 powers the V<sub>OUT</sub> output continuously by seamlessly switching between the energy harvesting and battery inputs.

When harvestable energy is available, it is transferred through the bridge rectifier where it accumulates on the  $V_{IN}$  capacitor. A low quiescent current UVLO mode allows the voltage on the capacitor to increase towards a programmed UVLO rising threshold. When the voltage rises to this level, the buck converter turns on and transfers energy to  $V_{OUT}$ . As energy is transferred the voltage at  $V_{IN}$  may decrease to the UVLO falling threshold. If this happens, the buck converter turns off and the buck-boost then turns on to service the load from the battery input while more energy is harvested. When the buck is running the quiescent current on the BAT pin is essentially zero.

The LTC3330 is well suited to wireless systems which consume low average power but occasionally need a higher concentrated burst of power to accomplish a task. If these bursts occur with a low duty cycle such that the total energy needed for a burst can be accumulated between bursts then the output can be maintained entirely by the harvester. If the bursts need to happen more frequently or if harvestable energy goes away the battery will be used.

### Piezo Energy Harvesting

Ambient vibrational energy can be harvested with a piezoelectric transducer which produces a voltage and current in response to strain. Common piezoelectric elements are PZT (lead zirconate titanate) ceramics, PVDF (polyvinylidene fluoride) polymers, or other composites. Ceramic piezoelectric elements exhibit a piezoelectric effect when the crystal structure of the ceramic is compressed and internal dipole movement produces a voltage. Polymer

elements comprised of long-chain molecules produce a voltage when flexed as molecules repel each other. Ceramics are often used under direct pressure while a polymer is commonly used as a cantilevered beam.

A wide range of piezoelectric elements are available and produce a variety of open-circuit voltages and short-circuit currents. Typically the open-circuit voltage and short-circuit currents increase with available vibrational energy as shown in Figure 3. Piezoelectric elements can be placed in series or in parallel to achieve desired open-circuit voltages.




Figure 3. Typical Piezoelectric Load Lines for Piezo Systems T220-A4-503X

Piezos produce the most power when they operate at approximately half the open circuit voltage for a given vibration level. The UVLO window can be programmed to straddle this voltage so that the piezo operates near the peak power point. In addition to the normal configuration of connecting the piezo across the AC1 and AC2 inputs, a piezo can be connected from either AC1 or AC2 to ground. The resulting configuration is a voltage doubler as seen in Figure 4 where the intrinsic capacitance of the piezo is used as the doubling capacitor.






Figure 4. LTC3330 Voltage Doubler Configuration

A second piezo may be connected from AC2 to ground. This may be of use if the second piezo is mechanically tuned to a different resonant frequency present in the system than the first piezo. Of the two piezos the one operating at the higher open circuit voltage will win over the other piezo and its doubled voltage will appear on the V<sub>IN</sub> capacitor. To achieve maximum power transfer from the piezo with the doubler the UVLO window should be set to the open circuit voltage of the piezo.

Piezoelectric elements are available from the manufacturers listed in Table 5.

Advanced Cerametrics	www.advancedcerametrics.com
Piezo Systems	www.piezo.com
Measurement Specialties	www.meas-spec.com
PI (Physik Instrumente)	www.pi-usa.us
MIDE Technology Corporation	www.mide.com
Morgan Technical Ceramics	www.morganelectroceramics.com

### Table 5. Piezoelectric Element Manufacturers

### Electromagnetic Energy Harvesting

Another alternative AC source is an electromagnetic vibration harvester in which a magnet vibrating inside a coil induces an AC voltage and current in the coil that can then be rectified and harvested by the LTC3330. The vibration could be ambient to the system or it could be caused by an impulse as in a spring loaded switch.

### Solar Energy Harvesting

The LTC3330 can harvest solar energy as the bridge rectifier can be used to provide reverse protection for a solar panel. A solar cell produces current in proportion to the amount of light falling on it. Figure 5 shows the relationship between current and voltage for a solar panel illuminated with several levels of light. The maximum power output occurs near the knee of each curve where the cell transitions from a constant current device to a constant voltage device. Fortunately, the peak power point doesn't change much with illumination and an appropriate UVLO window can be selected so that the panel operates near the peak power point for a majority of light conditions.




Figure 5. Typical Solar Panel Characteristics

Two solar panels can be connected to the LTC3330, one from AC1 to ground and another from AC2 to ground. Each panel could be aimed in a different direction to capture light from different angles or at different times of the day as the sun moves. The panels should be similar or the same so that the selected UVLO window is optimal for both panels.

# BAT, $V_{\text{IN}},$ and $V_{\text{OUT}}$ Capacitors

The input capacitor for the buck-boost on the BAT pin should be bypassed with at least 4.7 $\mu$ F to GND. In cases where the series resistance of the battery is high, a larger capacitor may be desired to handle transients. A larger capacitor may also be necessary when operating close to 1.8V with the higher I<sub>PEAK\_BB</sub> selections to prevent the battery voltage from falling below 1.8V when the buck-boost is switching.

The input capacitor to the buck on  $V_{\text{IN}}$  and the  $V_{\text{OUT}}$  capacitor can vary widely and should be selected to optimize the use of an energy harvesting source depending



on whether storage of the harvested energy is needed at the input or the output. Storing energy at the input takes advantage of the high input voltage as the energy stored in a capacitor increases with the square of its voltage. Storage at the output may be necessary to handle load transients greater than the 100mA the buck can provide.

The input or output capacitor should be sized to store enough energy to provide output power for the length of time required. If enough energy is stored so that the buck does not reach the UVLO falling threshold during a load transient then the battery current will always be zero. Spacing load transients so that the average power required to service the application is less than or equal to the power available from the energy harvesting source will then greatly extend the life of the battery. The V<sub>IN</sub> capacitor should be rated to withstand the highest voltage ever present at V<sub>IN</sub>.

The following equation can be used to size the input capacitor to meet the power requirements of the output for the desired duration:

$$P_{\text{LOAD}} t_{\text{LOAD}} = \frac{1}{2} \eta C_{\text{IN}} (V_{\text{IN}}^2 - V_{\text{UVLOFALLING}}^2)$$
$$V_{\text{UVLOFALLING}} \le V_{\text{IN}} \le V_{\text{SHUNT}}$$

Here  $\eta$  is the average efficiency of the buck converter over the input voltage range and  $V_{IN}$  is the input voltage when the buck begins to switch. Typically  $V_{IN}$  will be the UVLO rising threshold. This equation may overestimate the input capacitor necessary as it may be acceptable to allow the load current to deplete the output capacitor all the way to the lower PGVOUT threshold. It also assumes that the input source charging has a negligible effect during this time.

The duration for which the buck or buck-boost regulator sleeps depends on the load current and the size of the  $V_{OUT}$  capacitor. The sleep time decreases as the load current increases and/or as the output capacitor decreases. The DC sleep hysteresis window is ±6mV for the 1.8V output and scales linearly with the output voltage setting (±12mV for the 3.6V setting, etc.). Ideally this means that the sleep time is determined by the following equation:

This is true for output capacitors on the order of 
$$100\mu$$
F or larger, but as the output capacitor decreases towards  $10\mu$ F, delays in the internal sleep comparator along with the load current itself may result in the V<sub>OUT</sub> voltage slewing past the DC thresholds. This will lengthen the sleep time and increase V<sub>OUT</sub> ripple. A capacitor less than  $10\mu$ F is not recommended as V<sub>OUT</sub> ripple could increase to an undesirable level. If transient load currents above 100mA are required then a larger capacitor should be used at the output. This capacitor will be continuously discharged during a load condition and the capacitor can be sized for an acceptable drop in V<sub>OUT</sub>:

$$C_{OUT} = (I_{LOAD} - I_{DC/DC}) \frac{t_{LOAD}}{V_{OUT}^{+} - V_{OUT}^{-}}$$

Here  $V_{OUT}^+$  is the value of  $V_{OUT}$  when PGVOUT goes high and  $V_{OUT}^-$  is the desired lower limit of  $V_{OUT}$ . I<sub>DC/DC</sub> is the average current being delivered from either the buck converter or the buck-boost converter. The buck converter typically delivers 125mA on average to the output as the inductor current is ramped up to 250mA and down to zero. The current the buck-boost delivers depends on the mode of operation and the I<sub>PEAK\_BB</sub> setting. In buck mode the deliverable current is I<sub>PEAK\_BB</sub>/2. In buck-boost and boost modes the deliverable current also depends on the V<sub>IN</sub> to V<sub>OUT</sub> ratio:

Buck-boost mode: 
$$I_{DC/DC} = \frac{3}{4} I_{PEAK\_BB} \frac{V_{IN}}{V_{OUT}}$$
  
Boost mode:  $I_{DC/DC} = \frac{1}{2} I_{PEAK\_BB} \frac{V_{IN}}{V_{OUT}}$ 

A standard surface mount ceramic capacitor can be used for  $C_{OUT}$ , though some applications may be better suited to a low leakage aluminum electrolytic capacitor or a supercapacitor. These capacitors can be obtained from manufacturers such as Vishay, Illinois Capacitor, AVX, or CAP-XX.

 $t_{SLEEP} = C_{OUT} \frac{V_{DC_HYS}}{I_{LOAD}}$ 



### Supercapacitor Balancer

If supercapacitors are used at  $V_{OUT}$  the onboard supercapacitor balancer can be used to balance them with ±10mA of balance current. A list of supercapacitor suppliers is provided in Table 6.

Table 6.	Supercapacitor	Suppliers

<u> </u>	
CAP-XX	www.cap-xx.com
NESS CAP	www.nesscap.com
Maxwell	www.maxwell.com
Bussman	www.cooperbussman.com
AVX	www.avx.com
Illinios Capacitor	www.illcap.com
Tecate Group	www.tecategroup.com

By seamlessly combining a battery source and an energy harvesting source, the LTC3330 enables the use of supercapacitors in energy harvesting applications. The battery provides the initial current required to overcome the effects of the diffusion current when voltage is first applied to the supercapacitors. The energy harvesting source can then support the lower steady state leakage current and average load current.

### LDO Capacitors

The input to the low dropout regulator, LDO\_IN, should be bypassed with at least 4.7 $\mu$ F to GND. If LDO\_IN is connected to V<sub>OUT</sub> the V<sub>OUT</sub> capacitor may adequately bypass the LDO input. If the board connection between LDO\_IN and V<sub>OUT</sub> is long then an additional 1 $\mu$ F bypass capacitor to GND near the LDO\_IN pin may be required.

The LDO\_OUT capacitor should be at least 22µF to keep load step responses within 2% of regulation. A smaller capacitor may lead to worse transient response and/or instability whereas a higher capacitor will improve transient response.

### CAP, $V_{IN2}$ , and $V_{IN3}$ Capacitors

A 1 $\mu$ F or larger capacitor must be connected between V<sub>IN</sub> and CAP and a 4.7 $\mu$ F capacitor must be connected between V<sub>IN2</sub> and GND. These capacitors hold up the internal rails during buck switching and compensate the internal rail generation circuits. In applications where the voltage at V<sub>IN</sub>

is limited to less than 6V, the CAP pin can be tied to GND and the V<sub>IN2</sub> pin can be tied to V<sub>IN</sub> as shown in Figure 6. An optional 5.6V Zener diode can be connected to V<sub>IN</sub> to clamp V<sub>IN</sub> in this scenario. The leakage of the Zener diode below its clamping voltage should be considered as it could be comparable to the quiescent current of the LTC3330. This circuit does not require the capacitors on V<sub>IN2</sub> and CAP, saving two components and allowing for a lower voltage rating for the single V<sub>IN</sub> capacitor.

A 1µF or larger bypass capacitor must be connected from  $V_{IN3}$  to ground.  $V_{IN3}$  is an internal rail that is shared by both the buck and buck-boost. It is not intended for use as a system rail. It is used as a the logic high reference level for the IPK[2:0] and OUT[2:0] digital inputs. In the event that these pins are dynamically driven in the application, external inverters may be needed and they must use  $V_{IN3}$  as a rail. However, care must be taken not to overload  $V_{IN3}$  and the quiescent current of such logic should be kept minimal. The output resistance of the  $V_{IN3}$  pin is typically 15k $\Omega$ .




Figure 6. Low Voltage Solar Harvester with Reduced Component Count (V<sub>IN</sub> < 6V)





### Inductor Selection

The buck is optimized to work with a  $22\mu$ H inductor in typical applications. A larger inductor will benefit high voltage applications by increasing the on-time of the PMOS switch and improving efficiency by reducing gate charge loss. Choose an inductor with a DC current rating greater than 350mA. The DCR of the inductor can have an impact on efficiency as it is a source of loss. Tradeoffs between price, size, and DCR should be evaluated.

The buck-boost is optimized to work with a minimum inductor of 22µH for the 250mA  $I_{PEAK\_BB}$  setting. For the other seven  $I_{PEAK\_BB}$  settings the inductor value should increase as the  $I_{PEAK\_BB}$  selection decreases to maintain the same  $I_{PEAK\_BB} \bullet L$  product. The minimum inductor values for the buck-boost for each  $I_{PEAK\_BB}$  setting are listed in Table 3. Larger inductors may increase efficiency. Choose an inductor with an  $I_{SAT}$  rating at least 50% greater than the selected  $I_{PEAK}$  value. Table 7 lists several inductors that work well with both the buck and the buck-boost.

PART NUMBER	L(µH)	MANUFACTURER	SIZE (mm) (L × W × H)	MAX IDC (mA)	MAX DCR (Ω)
744043102 LPS5030-105ML LPS4018-105ML LPS3314-105ML B82442T1105K050	1000	Würth Electronic Coilcraft Coilcraft Coilcraft EPCOS	$\begin{array}{c} 4.8 \times 4.8 \times 2.8 \\ 5.51 \times 5.51 \times 2.9 \\ 3.9 \times 3.9 \times 1.7 \\ 3.3 \times 3.3 \times 1.3 \\ 5.6 \times 5 \times 5 \end{array}$	80 110 98 99 150	7 5.1 18 31 9.5
744043471 LPS4018-474ML LPS3314-474ML B82442T147K050	470	Würth Electronic Coilcraft Coilcraft EPCOS	$\begin{array}{c} 4.8 \times 4.8 \times 2.8 \\ 3.9 \times 3.9 \times 1.7 \\ 3.3 \times 3.3 \times 1.3 \\ 5.6 \times 5 \times 5 \end{array}$	125 160 110 240	2.6 7.8 12 4.73
744042331 LPS4018-334ML LPS3314-334ML B82442T1334K050	330	Würth Electronic Coilcraft Coilcraft EPCOS	$\begin{array}{c} 4.8 \times 4.8 \times 1.8 \\ 3.9 \times 3.9 \times 1.7 \\ 3.3 \times 3.3 \times 1.3 \\ 5.6 \times 5 \times 5 \end{array}$	130 190 110 280	4.5 5.9 9.3 3.29
744042221 LPS4018-224ML LPS3314-224ML B82442T1224K050	220	Würth Electronic Coilcraft Coilcraft EPCOS	$\begin{array}{c} 4.8 \times 4.8 \times 1.8 \\ 3.9 \times 3.9 \times 1.7 \\ 3.3 \times 3.3 \times 1.3 \\ 5.6 \times 5 \times 5 \end{array}$	160 260 160 330	3.2 3.7 6 2.2
744031101 LPS4018-104ML LPS3314-104ML B82442T1104K050	100	Würth Electronic Coilcraft Coilcraft EPCOS	3.8 × 3.8 × 1.65 3.9 × 3.9 × 1.7 3.3 × 3.3 × 1.3 5.6 × 5 × 5	180 360 230 510	2.4 1.4 2.75 0.99
744031470 LPS4018-473ML LPS3314-473ML B82442T1473K050	47	Würth Electronic Coilcraft Coilcraft EPCOS	3.8 × 3.8 × 1.65 3.9 × 3.9 × 1.7 3.3 × 3.3 × 1.3 5.6 × 5 × 5	250 550 330 700	1 0.65 1.4 0.519
744031330 LPS4018-333ML LPS3314-333ML 1070BS-330ML B82442T1333K050	33	Würth Electronic Coilcraft Coilcraft Toko EPCOS	$\begin{array}{c} 3.8 \times 3.8 \times 1.65 \\ 3.9 \times 3.9 \times 1.7 \\ 3.3 \times 3.3 \times 1.3 \\ 3.2 \times 3.2 \times 2 \\ 5.6 \times 5 \times 5 \end{array}$	320 640 380 230 840	0.66 0.42 0.92 0.61 0.36
744031220 LPS5030-223ML LPS4018-223ML LPS3314-223ML 1070AS-220M B82442T1223K050	22	Würth Electronic Coilcraft Coilcraft Coilcraft Coilcraft Toko EPCOS	$\begin{array}{c} 3.8 \times 3.8 \times 1.65 \\ 5.51 \times 5.51 \times 2.9 \\ 3.9 \times 3.9 \times 1.7 \\ 3.3 \times 3.3 \times 1.3 \\ 3.2 \times 3.2 \times 2 \\ 5.6 \times 5 \times 5 \end{array}$	360 750 800 450 410 1040	0.45 0.19 0.36 0.72 0.64 0.238
744029220      22      Würth Electronic        1069BS-220M      Toko		2.8 × 2.8 × 1.35 3.2 × 3.2 × 1.8	300 290	0.97 0.495	

Table 7. Recommended Inductors for the LTC3330



### Summary of Digital Inputs and Outputs

There are 14 digital pin-strapped logic inputs to the LTC3330 and three digital logic outputs. These and the rails they are referenced to are summarized in Table 8.

### Table 8. Digital Pin Summary

INPUT PIN	LOGIC HIGH LEVEL
UV[3:0]	V <sub>IN2</sub>
IPK[2:0]	V <sub>IN3</sub>
OUT[2:0]	V <sub>IN3</sub>
LD0[2:0]	LDO_IN
LDO_EN	LDO_IN up to 6V

OUTPUT PIN	LOGIC HIGH LEVEL
PGVOUT	MAX (BAT, V <sub>IN2</sub> , V <sub>OUT</sub> )
PGLDO	MAX (BAT, V <sub>IN2</sub> , V <sub>OUT</sub> )
EH_ON	V <sub>IN3</sub>

### LTC3330 System Solutions

The LTC3330 can be paired with other Linear Technology low quiescent current integrated circuits to form a multirail system. Figure 7 shows an LTC3330 powering an LTC3388-3 from its 5V output. The LTC3388-3, an 800nA Buck converter, is configured here to produce a negative 5V rail by tying the  $V_{OUT}$  pin to ground and tying its GND pin to the regulated -5V output. The result is a ±5V energy harvesting power supply with battery backup.




Figure 7. Dual ±5V Power Supply with a 3.3V LDO Output




When paired with the 550nALTC4071 shunt battery charger with low battery disconnect the LTC3330 can charge a battery from an energy harvesting source as shown in Figure 8. A battery is connected to the BAT pin of the LTC4071. If the battery voltage drops below a selected level the battery will be disconnected and protected from further discharge. A charging resistor is connected from V<sub>IN</sub> of the LTC3330 to V<sub>CC</sub> of the LTC4071 to create a charging path. V<sub>CC</sub> is then the input to the LTC3330 buck-boost at the BAT pin. The charging resistor should be sized in accordance with the available energy from the energy harvesting source to allow the V<sub>IN</sub> pin voltage of the LTC3330 to reach the

UVLO rising threshold and prioritize powering the output at  $V_{\mbox{OUT}}.$ 

### **Higher Efficiency Battery Powered Buck**


If the battery voltage will always be higher than the regulated output of the LTC3330 then the battery powered buck-boost will always run in buck mode. In this case the inductor that is usually placed between SWA and SWB can go directly to  $V_{OUT}$  from SWA, bypassing internal switch M4 of the buck-boost (Figure 9). This will reduce conduction losses in the converter and improve the efficiency at higher loads.



\*FOR PEAK POWER TRANSFER, CENTER THE UVLO WINDOW AT HALF THE RECTIFIED OPEN CIRCUIT VOLTAGE OF THE PIEZO


Figure 8. Energy Harvesting Battery Charger with Low Battery Disconnect





<sup>\*</sup>FOR PEAK POWER TRANSFER, CENTER THE UVLO WINDOW AT HALF THE RECTIFIED OPEN CIRCUIT VOLTAGE OF THE PIEZO









### **Alternative Power Sources**

The LTC3330 can accommodate a wide variety of input sources. Figure 10 shows the LTC3330 internal bridge rectifier connected to a 120V RMS AC line in series with four 150k current limiting resistors. This produces a peak current of 250µA with the LTC3330 shunt holding V<sub>IN</sub> at 20V. This current may be increased by reducing the resistor values since the shunt can sink 25mA and the bridge is rated for 50mA. An optional external Zener diode (shown) may be required if the current exceeds 25mA. A transformer may also be used to step down the voltage and reduce the power loss in the current limiting resistors. This is a high voltage application and minimum spacing between the line, neutral, and any high voltage components should be maintained per the applicable UL specification. For general off-line applications refer to UL Regulation 1012.

Figure 11 shows an application where copper panels are placed near a standard fluorescent room light to capacitively harvest energy from the electric field around the light. The frequency of the emission will be double the line frequency for magnetic ballasts but could be higher if the light uses electronic ballast. The peak AC voltage and the total available energy will scale with the size of the panels used and with the proximity of the panels to the electric field of the light.

### Using EH\_ON to Program V<sub>OUT</sub>

The EH\_ON output indicates whether the energy harvesting input or the battery is powering the output. The application on the last page of this data sheet shows the EH\_ON output tied to the OUT2 input. When EH\_ON is low the output is programmed to 2.5V and the battery powers the output. When energy harvesting is available EH\_ON is high and the output is programmed to 3.6V allowing for increased storage of harvested energy. If energy harvesting goes away, the output is again programmed to 2.5V and the buck-boost converter will be in sleep until the output is discharged to the wake-up threshold. If the energy stored at 3.6V is enough to ride through a temporary loss of energy harvesting then the only drain on the battery will be the quiescent current in sleep.

3330f

DANGEROUS AND LETHAL POTENTIALS ARE PRESENT IN OFFLINE CIRCUITS! BEFORE PROCEEDING ANY FURTHER, THE READER IS WARNED THAT CAUTION MUST BE USED IN THE CONSTRUCTION, TESTING AND USE OF OFFLINE CIRCUITS. EXTREME CAUTION MUST BE USED IN WORKING WITH AND MAKING CONNECTIONS TO THESE CIRCUITS. REPEAT: OFFLINE CIRCUITS CONTAIN DANGEROUS, AC LINE-CONNECTED HIGH VOLTAGE POTENTIALS, USE CAUTION. ALL TESTING PERFORMED ON AN OFFLINE CIRCUIT MUST BE DONE WITH AN ISOLATION TRANSFORMER CONNECTED BETWEEN THE OFFLINE CIRCUIT'S INPUT AND THE AC LINE. USERS AND CONSTRUCTORS OF OFFLINE CIRCUITS MUST OBSERVE THIS PRECAUTION WHEN CONNECTING TEST EQUIPMENT TO THE CIRCUIT O AVOID ELECTRIC SHOCK. REPEAT: AN ISOLATION TRANSFORMER MUST BE CONNECTED BETWEEN THE CIRCUIT INPUT AND THE AC LINE IF ANY TEST EQUIPMENT IS TO BE CONNECTED.




Figure 10. AC Line Powered 5V UPS







Figure 11. Electric Field Energy Harvester





# PACKAGE DESCRIPTION

Please refer to http://www.linear.com/designtools/packaging/ for the most recent package drawings.



- 2. DRAWING NOT TO SCALE

- ALL DIMENSIONS ARE IN MILLIMETERS
  DIMENSIONS OF EXPOSED PAD ON BOTTOM OF PACKAGE DO NOT INCLUDE MOLD FLASH. MOLD FLASH, IF PRESENT, SHALL NOT EXCEED 0.20mm ON ANY SIDE 5. EXPOSED PAD SHALL BE SOLDER PLATED
- SHADED AREA IS ONLY A REFERENCE FOR PIN 1 LOCATION ON THE TOP AND BOTTOM OF PACKAGE 6.






# **REVISION HISTORY**

REV	DATE	DESCRIPTION	PAGE NUMBER	
Α	03/14	Clarified Typical Application	1	
		Clarified Absolute Maximum Ratings table	2	
		Clarified Electrical Characteristics table	3, 4, 5	
		Clarified graphs	6, 9, 10	
		Clarified Figure 1	16	
В	11/14	Replaced PGOOD with PGVOUT on All Graphs Replaced PGOOD with PGVOUT in Application Section Clarified Figure 6 Schematic Clarified Inductor Selection Paragraph Clarified Figure 10 Schematic	7 21 22 23 28	
С	08/15	Changed C <sub>OUT</sub> Equation	21	



# TYPICAL APPLICATION



UPS System for Wireless Mesh Networks with Output Supercapacitor Energy Storage

# **RELATED PARTS**

PART NUMBER	DESCRIPTION	COMMENTS		
LT1389 Nanopower Precision Shunt Voltage Reference		V <sub>REF</sub> : 1.25V, 2.25V, 4.096V; I <sub>Q</sub> = 800nA; I <sub>SD</sub> < 1µA; SO-8 Package		
LTC1540	Nanopower Comparator with Reference	$V_{IN}$ : 2V to 11V; $I_Q$ = 0.3µA; $I_{SD}$ < 1µA; 3mm × 3mm DFN-8 Package		
LT3009	$3\mu A I_Q$ , 20mA Low Dropout Linear Regulator	$V_{IN}$ : 1.6V to 20V; $V_{OUT(MIN)}$ : 0.6V, Fixed 1.2V to 5V; $I_Q$ = 3µA; $I_{SD}$ < 1µA; SC-70-8, 2mm $\times$ 2mm DFN-8 Packages		
LTC3105	400mA Step-Up Converter with MPPC and 250mV Start-Up	$V_{IN}$ : 0.2V to 5V; $V_{OUT(MIN)}$ : Max 5.25V; $I_Q$ = 22µA; $I_{SD}$ < 1µA; 3mm $\times$ 3mm DFN-10, MSOP-12 Package		
LTC3108 Ultralow Voltage Step-Up Converter and Power Manager		$V_{IN}$ : 0.02V to 1V; $V_{OUT(MIN)}$ : Fixed 2.35V to 5V; $I_Q$ = 7µA; $I_{SD}$ < 1µA; TSSOP-16, 3mm $\times$ 4mm DFN-12 Packages		
LTC3109	Auto-Polarity, Ultralow Voltage Step-Up Converter and Power Manager	$V_{IN}$ : 0.03V to 1V; $V_{OUT(MIN)}$ : Fixed 2.35V to 5V; $I_Q$ = 7µA; $I_{SD}$ < 1µA; SSOP-20, 4mm $\times$ 4mm QFN-20 Packages		
LTC3388-1/ LTC3388-3	20V, 50mA High Efficiency Nanopower Step-Down Regulator	$V_{IN}$ : 2.7V to 20V; $V_{OUT(MIN)}$ : Fixed 1.1V to 5.5V; $I_Q$ = 720nA; $I_{SD}$ = 400nA; MSOP-10, 3mm $\times$ 3mm DFN-10 Packages		
LTC3588-1/ LTC3588-2	Piezoelectric Energy Harvesting Power Supply with Up to 100mA of Output Current	$V_{IN}$ : 2.7V to 20V; $V_{OUT(MIN)}$ : Fixed 1.8V to 5V; $I_Q$ = 950nA; $I_{SD}$ = 450nA; MSOP-10, 3mm $\times$ 3mm DFN-10 Packages		
LTC4070	50mA Micropower Shunt Li-Ion Charge	$V_{OUT(MIN)}$ : 4V, 4.1V, 4.2V; $I_Q$ = 450nA; $I_{SD}$ = 45nA; MSOP-8, 2mm $\times$ 3mm DFN-8 Packages		
LTC4071	50mA Micropower Shunt Li-Ion Charge with PowerPath™ Control	$V_{OUT(MIN)}$ : 4V, 4.1V, 4.2V; $I_Q$ = 450nA; $I_{SD}$ = 45nA; MSOP-8, 2mm $\times$ 3mm DFN-8 Packages		
LTC3129/ LTC3129-1	Micropower 200mA Synchronous Buck-Boost DC/DC Converter	$V_{IN}$ : 2.42V to 15V; $V_{OUT(MIN)}$ : 1.4V to 15V; $I_Q$ = 1.3µA; $I_{SD}$ = 10nA; MSOP-16E, 3mm $\times$ 3mm QFN-16 Packages		

LT 0815 REV C · PRINTED IN USA

# **Mouser Electronics**

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Analog Devices Inc.:

LTC3330EUH#TRPBF LTC3330IUH#TRPBF LTC3330IUH#PBF LTC3330EUH#PBF DC2048A