

30MHz, 10V/µs, Dual/Quad Rail-to-Rail Input and Output Precision Op Amps

FEATURES

■ Gain-Bandwidth Product: 30MHz

Slew Rate: 10V/µs

Low Supply Current per Amplifier: 3.5mA

■ Input Common Mode Range Includes Both Rails

Output Swings Rail-to-Rail

■ Input Offset Voltage, Rail-to-Rail: 525µV Max

Input Offset Current: 150nA Max
 Input Bias Current: 1000nA Max

Open-Loop Gain: 1000V/mV Min
 Low Input Noise Voltage: 6pV//Uz 3

Low Input Noise Voltage: 6nV/√Hz Typ
 Low Distortion: -91dBc at 100kHz

■ Wide Supply Range: 2.7V to ±15V

Large Output Drive Current: 35mA Min

Dual in 8-Pin PDIP and SO Packages

Quad in Narrow 14-Pin SO Package

APPLICATIONS

- Active Filters
- Rail-to-Rail Buffer Amplifiers
- Driving A/D Converters
- Low Voltage Signal Processing
- Battery-Powered Systems

T, LT, LTC, LTM, Linear Technology and the Linear logo are registered trademarks and C-Load is a trademark of Linear Technology Corporation. All other trademarks are the property of their respective owners.

DESCRIPTION

The LT®1630/LT1631 are dual/quad, rail-to-rail input and output op amps with a 30MHz gain-bandwidth product and a 10V/µs slew rate.


The LT1630/LT1631 have excellent DC precision over the full range of operation. Input offset voltage is typically less than 150 μ V and the minimum open-loop gain of one million into a 10k load virtually eliminates all gain error. To maximize common mode rejection, the LT1630/LT1631 employ a patented trim technique for both input stages, one at the negative supply and the other at the positive supply, that gives a typical CMRR of 106dB over the full input range.

The LT1630/LT1631 maintain their performance for supplies from 2.7V to 36V and are specified at 3V, 5V and \pm 15V supplies. The inputs can be driven beyond the supplies without damage or phase reversal of the output. The output delivers load currents in excess of 35mA.


The LT1630 is available in 8-pin PDIP and SO packages with the standard dual op amp pinout. The LT1631 features the standard quad op amp configuration and is available in a 14-pin plastic SO package. These devices can be used as plug-in replacements for many standard op amps to improve input/output range and performance.

TYPICAL APPLICATION

Single Supply, 400kHz, 4th Order Butterworth Filter



Frequency Response






ABSOLUTE MAXIMUM RATINGS (Note 1)

Total Supply Voltage (V+ to V-)	36V
Input Current	±10mA
Output Short-Circuit Duration (Note	2) Continuous
Operating Temperature Range	
C-Grade/I-Grade	40°C to 85°C
H-Grade	40°C to 125°C

(Note 4)
40°C to 85°C
40°C to 125°C
150°C
65°C to 150°C
10 sec)300°C

PIN CONFIGURATION



ORDER INFORMATION

LEAD FREE FINISH	TAPE AND REEL	PART MARKING	PACKAGE DESCRIPTION	TEMPERATURE RANGE
LT1630CN8#PBF	LT1630CN8#TRPBF	LT1630CN8	8-Lead PDIP	-40°C to 85°C
LT1630CS8#PBF	LT1630CS8#TRPBF	1630	8-Lead Plastic SO	-40°C to 85°C
LT1630IN8#PBF	LT1630IN8#TRPBF	LT1630IN8	8-Lead PDIP	-40°C to 85°C
LT1630IS8#PBF	LT1630IS8#TRPBF	16301	8-Lead Plastic SO	-40°C to 85°C
LT1630HS8#PBF	LT1630HS8#TRPBF	1630H	8-Lead Plastic SO	-40°C to 125°C
LT1631CS#PBF	LT1631CS#TRPBF	LT1631CS	14-Lead Plastic SO	-40°C to 85°C
LT1631IS#PBF	LT1631IS#TRPBF	LT1631IS	14-Lead Plastic SO	-40°C to 85°C

 $\label{lem:consult_loss} \textbf{Consult LTC Marketing for parts specified with wider operating temperature ranges}.$

Consult LTC Marketing for information on non-standard lead based finish parts.

For more information on lead free part marking, go to: http://www.linear.com/leadfree/

For more information on tape and reel specifications, go to: http://www.linear.com/tapeandreel/



ELECTRICAL CHARACTERISTICS $T_A = 25^{\circ}C$, $V_S = 5V$, 0V; $V_S = 3V$, 0V; $V_{CM} = V_{OUT} = half supply, unless otherwise noted.$

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
V _{OS}	Input Offset Voltage	V _{CM} = V ⁺ V _{CM} = V ⁻		150 150	525 525	μV μV
ΔV _{OS}	Input Offset Shift	$V_{CM} = V^- \text{ to } V^+$		150	525	μV
	Input Offset Voltage Match (Channel-to-Channel)	V _{CM} = V ⁻ , V ⁺ (Note 5)		200	950	μV
I _B	Input Bias Current	V _{CM} = V ⁺ V _{CM} = V ⁻	0 -1000	540 -540	1000 0	nA nA
Δl_{B}	Input Bias Current Shift	V _{CM} = V ⁻ to V ⁺		1080	2000	nA
	Input Bias Current Match (Channel-to-Channel)	V _{CM} = V ⁺ (Note 5) V _{CM} = V ⁻ (Note 5)		25 25	300 300	nA nA
I _{OS}	Input Offset Current	V _{CM} = V ⁺ V _{CM} = V ⁻		20 20	150 150	nA nA
ΔI_{0S}	Input Offset Current Shift	V _{CM} = V ⁻ to V ⁺		40	300	nA
	Input Noise Voltage	0.1Hz to 10Hz		300		nV _{P-P}
e _n	Input Noise Voltage Density	f = 1kHz		6		nV/√Hz
i _n	Input Noise Current Density	f = 1kHz		0.9		pA/√Hz
C _{IN}	Input Capacitance			5		pF
A _{VOL}	Large-Signal Voltage Gain	$V_S = 5V$, $V_0 = 300$ mV to 4.7V, $R_L = 10$ k $V_S = 3V$, $V_0 = 300$ mV to 2.7V, $R_L = 10$ k	500 400	3500 2000		V/mV V/mV
CMRR	Common Mode Rejection Ratio	$V_S = 5V$, $V_{CM} = V^- \text{ to } V^+$ $V_S = 3V$, $V_{CM} = V^- \text{ to } V^+$	79 75	90 86		dB dB
	CMRR Match (Channel-to-Channel) (Note 5)	$V_S = 5V$, $V_{CM} = V^- \text{ to } V^+$ $V_S = 3V$, $V_{CM} = V^- \text{ to } V^+$	72 67	96 88		dB dB
PSRR	Power Supply Rejection Ratio	$V_S = 2.7V$ to 12V, $V_{CM} = V_0 = 0.5V$	87	105		dB
	PSRR Match (Channel-to-Channel) (Note 5)	$V_S = 2.7V$ to 12V, $V_{CM} = V_0 = 0.5V$	80	107		dB
	Minimum Supply Voltage (Note 9)	$V_{CM} = V_0 = 0.5V$		2.6	2.7	V
V _{0L}	Output Voltage Swing Low (Note 6)	No Load $I_{SINK} = 0.5 mA$ $I_{SINK} = 25 mA$, $V_S = 5 V$ $I_{SINK} = 20 mA$, $V_S = 3 V$		14 31 600 500	30 60 1200 1000	mV mV mV
V _{OH}	Output Voltage Swing High (Note 6)	No Load $I_{SOURCE} = 0.5$ mA $I_{SOURCE} = 20$ mA, $V_S = 5$ V $I_{SOURCE} = 15$ mA, $V_S = 3$ V		15 42 900 680	40 80 1800 1400	mV mV mV
I _{SC}	Short-Circuit Current	$V_S = 5V$ $V_S = 3V$	±20 ±15	±41 ±30		mA mA
I _S	Supply Current per Amplifier			3.5	4.4	mA
GBW	Gain-Bandwidth Product (Note 7)	f = 100kHz	15	30		MHz
SR	Slew Rate (Note 8)	$V_S = 5V$, $A_V = -1$, $R_L = 0$ pen, $V_0 = 4V$ $V_S = 3V$, $A_V = -1$, $R_L = 0$ pen	4.6 4.2	9.2 8.5		V/μs V/μs
t _S	Settling Time	$V_S = 5V$, $A_V = 1$, $R_L = 1k$, 0.01%, $V_{STEP} = 2V$		520		ns



SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
V _{OS}	Input Offset Voltage	$V_{CM} = V^+ - 0.1V$ $V_{CM} = V^- + 0.2V$	•		175 175	700 700	μV μV
V _{OS} TC	Input Offset Voltage Drift (Note 3)	V _{CM} = V ⁺ – 0.1V	•		2.5 1	5.5 3.5	μV/°C μV/°C
ΔV _{OS}	Input Offset Voltage Shift	$V_{CM} = V^- + 0.2V \text{ to } V^+ - 0.1V$	•		175	750	μV
	Input Offset Voltage Match (Channel-to-Channel)	V _{CM} = V ⁻ + 0.2V, V ⁺ - 0.1V (Note 5)	•		200	1200	μV
I _B	Input Bias Current	$V_{CM} = V^{+} - 0.1V$ $V_{CM} = V^{-} + 0.2V$	•	0 -1100	585 -585	1100 0	nA nA
ΔI_{B}	Input Bias Current Shift	$V_{CM} = V^- + 0.2V \text{ to } V^+ - 0.1V$	•		1170	2200	nA
	Input Bias Current Match (Channel-to-Channel)	V _{CM} = V ⁺ - 0.1V (Note 5) V _{CM} = V ⁻ + 0.2V (Note 5)	•		25 25	340 340	nA nA
I _{OS}	Input Offset Current	$V_{CM} = V^+ - 0.1V$ $V_{CM} = V^- + 0.2V$	•		20 20	170 170	nA nA
ΔI_{0S}	Input Offset Current Shift	$V_{CM} = V^- + 0.2V \text{ to } V^+ - 0.1V$	•		40	340	nA
A _{VOL}	Large-Signal Voltage Gain	V _S = 5V, V ₀ = 300mV to 4.7V, R _L = 10k V _S = 3V, V ₀ = 300mV to 2.7V, R _L = 10k	•	450 350	3500 2000		V/mV V/mV
CMRR	Common Mode Rejection Ratio	$V_S = 5V$, $V_{CM} = V^- + 0.2V$ to $V^+ - 0.1V$ $V_S = 3V$, $V_{CM} = V^- + 0.2V$ to $V^+ - 0.1V$	•	75 71	89 83		dB dB
	CMRR Match (Channel-to-Channel) (Note 5)	$V_S = 5V$, $V_{CM} = V^- + 0.2V$ to $V^+ - 0.1V$ $V_S = 3V$, $V_{CM} = V^- + 0.2V$ to $V^+ - 0.1V$	•	70 65	90 85		dB dB
PSRR	Power Supply Rejection Ratio	$V_S = 3V \text{ to } 12V, V_{CM} = V_0 = 0.5V$	•	82	101		dB
	PSRR Match (Channel-to-Channel) (Note 5)	$V_S = 3V$ to 12V, $V_{CM} = V_0 = 0.5V$	•	78	102		dB
	Minimum Supply Voltage (Note 9)	$V_{CM} = V_0 = 0.5V$	•		2.6	2.7	V
V _{OL}	Output Voltage Swing Low (Note 6)	No Load $I_{SINK} = 0.5mA$ $I_{SINK} = 25mA, V_S = 5V$ $I_{SINK} = 20mA, V_S = 3V$	•		17 36 700 560	40 80 1400 1200	mV mV mV
V _{OH}	Output Voltage Swing High (Note 6)	No Load $ I_{SOURCE} = 0.5 mA $ $ I_{SOURCE} = 15 mA, V_S = 5V $ $ I_{SOURCE} = 10 mA, V_S = 3V $	•		16 50 820 550	40 100 1600 1100	mV mV mV
I _{SC}	Short-Circuit Current	$V_S = 5V$ $V_S = 3V$	•	±18 ±13	±36 ±25		mA mA
I _S	Supply Current per Amplifier		•		4.0	5.1	mA
GBW	Gain-Bandwidth Product (Note 7)	f = 100kHz	•	14	28		MHz
SR	Slew Rate (Note 8)	$V_S = 5V$, $A_V = -1$, $R_L = 0$ pen, $V_0 = 4V$ $V_S = 3V$, $A_V = -1$, $R_L = 0$ pen	•	4.2 3.9	8.3 7.7		V/µs V/µs

ELECTRICAL CHARACTERISTICS The \bullet denotes the specifications which apply over the full operating temperature range of $-40^{\circ}\text{C} < T_A < 85^{\circ}\text{C}$. $V_S = 5\text{V}$, 0V; $V_{S} = 3\text{V}$, 0V; $V_{CM} = V_{OUT} = \text{half supply, unless otherwise noted.}$ (Note 4)

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
V _{0S}	Input Offset Voltage	V _{CM} = V ⁺ - 0.1V V _{CM} = V ⁻ + 0.2V	•		250 250	775 775	μV μV
V _{OS} TC	Input Offset Voltage Drift (Note 3)	V _{CM} = V ⁺ - 0.1V	•		2.5 1	5.5 3.5	μV/°C μV/°C
ΔV_{0S}	Input Offset Voltage Shift	$V_{CM} = V^- + 0.2V \text{ to } V^+ - 0.1V$	•		200	750	μV
	Input Offset Voltage Match (Channel-to-Channel)	V _{CM} = V ⁻ + 0.2V, V ⁺ (Note 5)	•		210	1500	μV
I _B	Input Bias Current	$V_{CM} = V^{+} - 0.1V$ $V_{CM} = V^{-} + 0.2V$	•	0 -1300	650 -650	1300 0	nA nA
Δl_{B}	Input Bias Current Shift	$V_{CM} = V^- + 0.2V \text{ to } V^+ - 0.1V$	•		1300	2600	nA
	Input Bias Current Match (Channel-to-Channel)	$V_{CM} = V^+ - 0.1V$ (Note 5) $V_{CM} = V^- + 0.2V$ (Note 5)	•		25 25	390 390	nA nA
I _{OS}	Input Offset Current	$V_{CM} = V^+ - 0.1V$ $V_{CM} = V^- + 0.2V$	•		25 25	195 195	nA nA
ΔI_{0S}	Input Offset Current Shift	$V_{CM} = V^- + 0.2V \text{ to } V^+ - 0.1V$	•		50	390	nA
A _{VOL}	Large-Signal Voltage Gain	V _S = 5V, V ₀ = 300mV to 4.7V, R _L = 10k V _S = 3V, V ₀ = 300mV to 2.7V, R _L = 10k	•	400 300	3500 1800		V/mV V/mV
CMRR	Common Mode Rejection Ratio	$V_S = 5V$, $V_{CM} = V^- + 0.2V$ to $V^+ - 0.1V$ $V_S = 3V$, $V_{CM} = V^- + 0.2V$ to $V^+ - 0.1V$	•	75 71	87 83		dB dB
	CMRR Match (Channel-to-Channel) (Note 5)	$V_S = 5V$, $V_{CM} = V^- + 0.2V$ to $V^+ - 0.1V$ $V_S = 3V$, $V_{CM} = V^- + 0.2V$ to $V^+ - 0.1V$	•	69 65	89 85		dB dB
PSRR	Power Supply Rejection Ratio	$V_S = 3V \text{ to } 12V, V_{CM} = V_0 = 0.5V$	•	82	98		dB
	PSRR Match (Channel-to-Channel) (Note 5)	$V_S = 3V \text{ to } 12V, V_{CM} = V_0 = 0.5V$	•	78	102		dB
	Minimum Supply Voltage (Note 9)	$V_{CM} = V_0 = 0.5V$	•		2.6	2.7	V
V _{0L}	Output Voltage Swing Low (Note 6)	No Load $I_{SINK} = 0.5mA$ $I_{SINK} = 25mA$, $V_S = 5V$ $I_{SINK} = 20mA$, $V_S = 3V$	•		18 38 730 580	40 80 1500 1200	mV mV mV
V _{OH}	Output Voltage Swing High (Note 6)	No Load	•		15 55 860 580	40 110 1700 1200	mV mV mV
I _{SC}	Short-Circuit Current	$V_S = 5V$ $V_S = 3V$	•	±17 ±12	±34 ±24		mA mA
I _S	Supply Current per Amplifier		•		4.1	5.2	mA
GBW	Gain-Bandwidth Product (Note 7)	f = 100kHz	•	14	28		MHz
SR	Slew Rate (Note 8)	$V_S = 5V$, $A_V = -1$, $R_L = 0$ pen, $V_0 = 4V$ $V_S = 3V$, $A_V = -1$, $R_L = 0$ pen	•	3.5 3.3	7 6.5		V/µs V/µs



SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
V _{OS}	Input Offset Voltage	V _{CM} = V ⁺ - 0.1V V _{CM} = V ⁻ + 0.2V	•		345 345	950 950	μV μV
V _{OS} TC	Input Offset Voltage Drift (Note 3)	V _{CM} = V ⁺ – 0.1V	•		2.5 1	5.5 3.5	μV/°C μV/°C
ΔV _{OS}	Input Offset Voltage Shift	$V_{CM} = V^- + 0.2V \text{ to } V^+ - 0.1V$	•		200	750	μV
	Input Offset Voltage Match (Channel-to-Channel)	V _{CM} = V ⁻ + 0.2V, V ⁺ (Note 5)	•		210	1500	μV
I _B	Input Bias Current	$V_{CM} = V^+ - 0.1V$ $V_{CM} = V^- + 0.2V$	•	0 -1300	650 -650	1300 0	nA nA
ΔI_B	Input Bias Current Shift	$V_{CM} = V^- + 0.2V \text{ to } V^+ - 0.1V$	•		1300	2600	nA
	Input Bias Current Match (Channel-to-Channel)	V _{CM} = V ⁺ - 0.1V (Note 5) V _{CM} = V ⁻ + 0.2V (Note 5)	•		25 25	390 390	nA nA
I _{OS}	Input Offset Current	$V_{CM} = V^+ - 0.1V$ $V_{CM} = V^- + 0.2V$	•		25 25	195 195	nA nA
ΔI_{0S}	Input Offset Current Shift	$V_{CM} = V^- + 0.2V \text{ to } V^+ - 0.1V$	•		50	390	nA
A _{VOL}	Large-Signal Voltage Gain	V _S = 5V, V ₀ = 300mV to 4.7V, R _L = 10k V _S = 3V, V ₀ = 300mV to 2.7V, R _L = 10k	•	200 150	3100 1625		V/mV V/mV
CMRR	Common Mode Rejection Ratio	$V_S = 5V$, $V_{CM} = V^- + 0.2V$ to $V^+ - 0.1V$ $V_S = 3V$, $V_{CM} = V^- + 0.2V$ to $V^+ - 0.1V$	•	72 69	87 83		dB dB
	CMRR Match (Channel-to-Channel) (Note 5)	$V_S = 5V$, $V_{CM} = V^- + 0.2V$ to $V^+ - 0.1V$ $V_S = 3V$, $V_{CM} = V^- + 0.2V$ to $V^+ - 0.1V$	•	67 63	89 85		dB dB
PSRR	Power Supply Rejection Ratio	$V_S = 3V$ to 12V, $V_{CM} = V_0 = 0.5V$	•	82	98		dB
	PSRR Match (Channel-to-Channel) (Note 5)	$V_S = 3V$ to 12V, $V_{CM} = V_0 = 0.5V$	•	78	102		dB
	Minimum Supply Voltage (Note 9)	$V_{CM} = V_0 = 0.5V$	•		2.6	2.7	V
V _{OL}	Output Voltage Swing Low (Note 6)	No Load I _{SINK} = 0.5mA I _{SINK} = 25mA, V _S = 5V I _{SINK} = 20mA, V _S = 3V	•		18 38 730 580	40 100 1600 1300	mV mV mV
V _{OH}	Output Voltage Swing High (Note 6)	No Load	• • •		15 55 860 580	40 120 1800 1300	mV mV mV
I _{SC}	Short-Circuit Current	$V_S = 5V$ $V_S = 3V$	•	±17 ±12	±34 ±24		mA mA
I _S	Supply Current per Amplifier		•		4.1	5.6	mA
GBW	Gain-Bandwidth Product (Note 7)	f = 100kHz	•	13	28		MHz
SR	Slew Rate (Note 8)	$V_S = 5V$, $A_V = -1$, $R_L = 0$ pen, $V_0 = 4V$ $V_S = 3V$, $A_V = -1$, $R_L = 0$ pen	•	3.5 3.3	7 6.5		V/µs V/µs

$\textbf{ELECTRICAL CHARACTERISTICS} \quad \textbf{T}_{A} = 25^{\circ}\text{C}, \ \textbf{V}_{S} = \pm 15 \text{V}, \ \textbf{V}_{CM} = 0 \text{V}, \ \textbf{V}_{OUT} = 0 \text{V}, \ unless otherwise noted}.$

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
V _{OS}	Input Offset Voltage	$V_{CM} = V^+$ $V_{CM} = V^-$		220 220	1000 1000	μV μV
ΔV_{OS}	Input Offset Voltage Shift	V _{CM} = V ⁻ to V ⁺		150	1000	μV
	Input Offset Voltage Match (Channel-to-Channel)	V _{CM} = V ⁻ , V ⁺ (Note 5)		200	1500	μV
I _B	Input Bias Current	V _{CM} = V ⁺ V _{CM} = V ⁻	0 -1100	550 -550	1100 0	nA nA
ΔI_{B}	Input Bias Current Shift	V _{CM} = V ⁻ to V ⁺		1100	2200	nA
	Input Bias Current Match (Channel-to-Channel)	V _{CM} = V ⁺ (Note 5) V _{CM} = V ⁻ (Note 5)		20 20	300 300	nA nA
I _{OS}	Input Offset Current	$V_{CM} = V^+$ $V_{CM} = V^-$		20 20	150 150	nA nA
ΔI_{0S}	Input Offset Current Shift	$V_{CM} = V^- \text{ to } V^+$		40	300	nA
	Input Noise Voltage	0.1Hz to 10Hz		300		nV _{P-P}
e _n	Input Noise Voltage Density	f = 1kHz		6		nV/√Hz
i _n	Input Noise Current Density	f = 1kHz		0.9		pA/√Hz
C _{IN}	Input Capacitance	f = 100kHz		3		pF
A _{VOL}	Large-Signal Voltage Gain	$V_0 = -14.5V$ to 14.5V, $R_L = 10k$ $V_0 = -10V$ to 10V, $R_L = 2k$	1000 650	5000 3500		V/mV V/mV
	Channel Separation	$V_0 = -10V$ to 10V, $R_L = 2k$	112	134		dB
CMRR	Common Mode Rejection Ratio	$V_{CM} = V^- \text{ to } V^+$	89	106		dB
	CMRR Match (Channel-to-Channel) (Note 5)	$V_{CM} = V^- \text{ to } V^+$	86	110		dB
PSRR	Power Supply Rejection Ratio	$V_S = \pm 5V \text{ to } \pm 15V$	87	105		dB
	PSRR Match (Channel-to-Channel) (Note 5)	$V_S = \pm 5V \text{ to } \pm 15V$	82	107		dB
V _{OL}	Output Voltage Swing Low (Note 6)	No Load I _{SINK} = 5mA I _{SINK} = 25mA		16 150 600	35 300 1200	mV mV mV
V _{OH}	Output Voltage Swing High (Note 6)	No Load I _{SINK} = 5mA I _{SINK} = 25mA		15 250 1200	40 500 2400	mV mV mV
I _{SC}	Short-Circuit Current		±35	±70		mA
I _S	Supply Current per Amplifier			4.1	5.0	mA
GBW	Gain-Bandwidth Product (Note 7)	f = 100kHz	15	30		MHz
SR	Slew Rate	$A_V = -1$, $R_L = 0$ pen, $V_0 = \pm 10$ V, Measure at $V_0 = \pm 5$ V	5	10		V/µs
t _S	Settling Time	0.01%, V _{STEP} = 10V, A _V = 1, R _L = 1k		1.2		μs



ELECTRICAL CHARACTERISTICS The \bullet denotes the specifications which apply over the full operating temperature range of 0°C < T_A < 70°C. V_S = ± 15 V, V_{CM} = 0V, V_{OUT} = 0V, unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
V _{OS}	Input Offset Voltage	$V_{CM} = V^{+} - 0.1V$ $V_{CM} = V^{-} + 0.2V$	•		300 300	1250 1250	μV μV
V _{OS} TC	Input Offset Voltage Drift (Note 3)	V _{CM} = V ⁺ – 0.1V	•		4.5 1.5	7 4	μV/°C μV/°C
ΔV_{0S}	Input Offset Voltage Shift	$V_{CM} = V^- + 0.2V \text{ to } V^+ - 0.1V$	•		180	1100	μV
	Input Offset Voltage Match (Channel-to-Channel)	V _{CM} = V ⁻ + 0.2V, V ⁺ - 0.1V (Note 5)	•		300	2000	μV
I _B	Input Bias Current	$V_{CM} = V^{+} - 0.1V$ $V_{CM} = V^{-} + 0.2V$	•	0 -1200	600 -600	1200 0	nA nA
Δl_{B}	Input Bias Current Shift	$V_{CM} = V^- + 0.2V \text{ to } V^+ - 0.1V$	•		1200	2400	nA
	Input Bias Current Match (Channel-to-Channel)	V _{CM} = V ⁺ - 0.1V (Note 5) V _{CM} = V ⁻ + 0.2V (Note 5)	•		30 30	350 350	nA nA
I _{OS}	Input Offset Current	$V_{CM} = V^+ - 0.1V$ $V_{CM} = V^- + 0.2V$	•		25 25	175 175	nA nA
ΔI_{0S}	Input Offset Current Shift	$V_{CM} = V^- + 0.2V \text{ to } V^+ - 0.1V$	•		50	350	nA
A _{VOL}	Large-Signal Voltage Gain	V ₀ = -14.5V to 14.5V, R _L = 10k V ₀ = -10V to 10V, R _L = 2k	•	900 600	6000 4000		V/mV V/mV
	Channel Separation	$V_0 = -10V$ to 10V, $R_L = 2k$	•	112	132		dB
CMRR	Common Mode Rejection Ratio	$V_{CM} = V^- + 0.2V \text{ to } V^+ - 0.1V$	•	88	104		dB
	CMRR Match (Channel-to-Channel) (Note 5)	$V_{CM} = V^- + 0.2V \text{ to } V^+ - 0.1V$	•	84	104		dB
PSRR	Power Supply Rejection Ratio	$V_S = \pm 5V \text{ to } \pm 15V$	•	86	100		dB
	PSRR Match (Channel-to-Channel) (Note 5)	$V_S = \pm 5V \text{ to } \pm 15V$	•	80	104		dB
V _{OL}	Output Voltage Swing Low (Note 6)	No Load I _{SINK} = 5mA I _{SINK} = 25mA	•		19 175 670	45 350 1400	mV mV mV
V _{OH}	Output Voltage Swing High (Note 6)	No Load I _{SOURCE} = 5mA I _{SOURCE} = 25mA	•••		15 300 1400	40 600 2800	mV mV mV
I _{SC}	Short-Circuit Current		•	±28	±57		mA
Is	Supply Current per Amplifier		•		4.6	5.6	mA
GBW	Gain-Bandwidth Product (Note 7)	f = 100kHz	•	14	28		MHz
SR	Slew Rate	$A_V = -1$, $R_L = 0$ pen, $V_0 = \pm 10$ V, Measured at $V_0 = \pm 5$ V	•	4.5	9		V/µs

ELECTRICAL CHARACTERISTICS The \bullet denotes the specifications which apply over the full operating temperature range of $-40^{\circ}\text{C} < \text{T}_{\text{A}} < 85^{\circ}\text{C}$. $\text{V}_{\text{S}} = \pm 15\text{V}$, $\text{V}_{\text{CM}} = 0\text{V}$, $\text{V}_{\text{OUT}} = 0\text{V}$, unless otherwise noted. (Note 4)

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
V _{OS}	Input Offset Voltage	$V_{CM} = V^{+} - 0.1V$ $V_{CM} = V^{-} + 0.2V$	•		350 350	1400 1400	μV μV
V _{OS} TC	Input Offset Voltage Drift (Note 3)	V _{CM} = V ⁺ - 0.1V	•		4.5 1.5	7 4	μV/°C μV/°C
ΔV_{OS}	Input Offset Voltage Shift	$V_{CM} = V^- + 0.2V \text{ to } V^+ - 0.1V$	•		180	1200	μV
	Input Offset Voltage Match (Channel-to-Channel)	$V_{CM} = V^- + 0.2V, V^+ - 0.1V \text{ (Note 5)}$	•		350	2200	μV
I _B	Input Bias Current	$V_{CM} = V^+ - 0.1V$ $V_{CM} = V^- + 0.2V$	•	0 -1400	690 -690	1400 0	nA nA
ΔI_B	Input Bias Current Shift	$V_{CM} = V^- + 0.2V \text{ to } V^+ - 0.1V$	•		1380	2800	nA
	Input Bias Current Match (Channel-to-Channel)	V _{CM} = V ⁺ - 0.1V (Note 5) V _{CM} = V ⁻ + 0.2V (Note 5)	•		30 30	420 420	nA nA
I _{OS}	Input Offset Current	$V_{CM} = V^{+} - 0.1V$ $V_{CM} = V^{-} + 0.2V$	•		30 30	210 210	nA nA
ΔI_{0S}	Input Offset Current Shift	$V_{CM} = V^- + 0.2V \text{ to } V^+ - 0.1V$	•		60	420	nA
A _{VOL}	Large-Signal Voltage Gain	$V_0 = -14.5V$ to 14.5V, $R_L = 10k$ $V_0 = -10V$ to 10V, $R_L = 2k$	•	700 400	6000 4000		V/mV V/mV
	Channel Separation	$V_0 = -10V$ to 10V, $R_L = 2k$	•	112	132		dB
CMRR	Common Mode Rejection Ratio	$V_{CM} = V^- + 0.2V \text{ to } V^+ - 0.1V$	•	87	104		dB
	CMRR Match (Channel-to-Channel) (Note 5)	$V_{CM} = V^- + 0.2V \text{ to } V^+ - 0.1V$	•	84	104		dB
PSRR	Power Supply Rejection Ratio	$V_S = \pm 5V$ to $\pm 15V$	•	84	100		dB
	PSRR Match (Channel-to-Channel) (Note 5)	$V_S = \pm 5V$ to $\pm 15V$	•	80	100		dB
V _{OL}	Output Voltage Swing Low (Note 6)	No Load I _{SINK} = 5mA I _{SINK} = 25mA	•		22 180 700	50 350 1400	mV mV mV
V _{OH}	Output Voltage Swing High (Note 6)	No Load I _{SOURCE} = 5mA I _{SOURCE} = 25mA	•		15 300 1500	40 600 3000	mV mV mV
I _{SC}	Short-Circuit Current		•	±27	±54		mA
Is	Supply Current per Amplifier		•		4.8	5.9	mA
GBW	Gain-Bandwidth Product (Note 7)	f = 100kHz	•	14	27		MHz
SR	Slew Rate	$A_V = -1$, $R_L = 0$ pen, $V_0 = \pm 10$ V, Measured at $V_0 = \pm 5$ V	•	4.2	8.5		V/µs



ELECTRICAL CHARACTERISTICS The \bullet denotes the specifications which apply over the full operating temperature range of $-40^{\circ}\text{C} < T_A < 125^{\circ}\text{C}$. $V_S = \pm 15V$, $V_{CM} = 0V$, $V_{OUT} = 0V$, unless otherwise noted. (Note 4)

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
V _{OS}	Input Offset Voltage	$V_{CM} = V^+ - 0.1V$ $V_{CM} = V^- + 0.2V$	•		525 525	1600 1600	μV μV
V _{OS} TC	Input Offset Voltage Drift (Note 3)	V _{CM} = V ⁺ – 0.1V	•		4.5 1.5	7 4	μV/°C μV/°C
ΔV_{0S}	Input Offset Voltage Shift	$V_{CM} = V^- + 0.2V \text{ to } V^+ - 0.1V$	•		220	1300	μV
	Input Offset Voltage Match (Channel-to-Channel)	V _{CM} = V ⁻ + 0.2V, V ⁺ - 0.1V (Note 5)	•		350	2200	μV
I _B	Input Bias Current	$V_{CM} = V^+ - 0.1V$ $V_{CM} = V^- + 0.2V$	•	0 -1500	750 –750	1500 0	nA nA
ΔI_B	Input Bias Current Shift	$V_{CM} = V^- + 0.2V \text{ to } V^+ - 0.1V$	•		1380	2800	nA
	Input Bias Current Match (Channel-to-Channel)	V _{CM} = V ⁺ - 0.1V (Note 5) V _{CM} = V ⁻ + 0.2V (Note 5)	•		42 42	460 460	nA nA
I _{OS}	Input Offset Current	$V_{CM} = V^+ - 0.1V$ $V_{CM} = V^- + 0.2V$	•		30 30	210 210	nA nA
ΔI_{0S}	Input Offset Current Shift	$V_{CM} = V^- + 0.2V \text{ to } V^+ - 0.1V$	•		60	420	nA
A _{VOL}	Large-Signal Voltage Gain	$V_0 = -14.5V$ to 14.5V, $R_L = 10k$ $V_0 = -10V$ to 10V, $R_L = 2k$	•	700 400	6000 4000		V/mV V/mV
	Channel Separation	$V_0 = -10V$ to 10V, $R_L = 2k$	•	112	132		dB
CMRR	Common Mode Rejection Ratio	$V_{CM} = V^- + 0.2V \text{ to } V^+ - 0.1V$	•	87	104		dB
	CMRR Match (Channel-to-Channel) (Note 5)	$V_{CM} = V^- + 0.2V \text{ to } V^+ - 0.1V$	•	84	104		dB
PSRR	Power Supply Rejection Ratio	$V_S = \pm 5V$ to $\pm 15V$	•	84	100		dB
	PSRR Match (Channel-to-Channel) (Note 5)	$V_S = \pm 5V$ to $\pm 15V$	•	80	100		dB
V _{OL}	Output Voltage Swing Low (Note 6)	No Load I _{SINK} = 5mA I _{SINK} = 25mA	•		22 180 700	60 400 1500	mV mV mV
V _{OH}	Output Voltage Swing High (Note 6)	No Load I _{SOURCE} = 5mA I _{SOURCE} = 25mA	• •		15 300 1500	50 675 3300	mV mV mV
I _{SC}	Short-Circuit Current		•	±27	±54		mA
I _S	Supply Current per Amplifier		•		4.8	6.4	mA
GBW	Gain-Bandwidth Product (Note 7)	f = 100kHz	•	13	27		MHz
SR	Slew Rate	$A_V = -1$, $R_L = 0$ pen, $V_0 = \pm 10$ V, Measured at $V_0 = \pm 5$ V	•	4.2	8.5		V/µs

Note 1: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.

Note 2: A heat sink may be required to keep the junction temperature below the absolute maximum rating when the output is shorted indefinitely.

Note 3: This parameter is not 100% tested.

Note 4: The LT1630C/LT1631C are guaranteed to meet specified performance from 0°C to 70°C. The LT1630C/LT1631C and are designed, characterized and expected to meet specified performance from -40°C to 85°C but are not tested or QA sampled at these temperatures. The LT1630I/LT1631I are guaranteed to meet specified performance from -40°C to 85°C. The LT1630H is guaranteed to meet specified performance from -40°C to 125°C.

Note 5: Matching parameters are the difference between amplifiers A and D and between B and C on the LT1631; between the two amplifiers on the LT1630.


Note 6: Output voltage swings are measured between the output and power supply rails.


Note 7: $V_S = 3V$, $V_S = \pm 15V$ GBW limit guaranteed by correlation to 5V tests.

Note 8: $V_S = 3V$, $V_S = 5V$ slew rate limit guaranteed by correlation to $\pm 15V$ tests.


Note 9: Minimum supply voltage is guaranteed by testing the change of V_{OS} to be less than 250 μ V when the supply voltage is varied from 3V to 2.7V.

LINEAR TECHNOLOGY







V_{OS} Distribution, V_{CM} = 5V (NPN Stage)




ΔV_{OS} Shift for $V_{CM} = 0V$ to 5V




Supply Current vs Supply Voltage




Supply Current vs Temperature




Input Bias Current vs Common Mode Voltage




Input Bias Current vs Temperature





Output Saturation Voltage vs Load Current (Output Low)




Output Saturation Voltage vs Load Current (Output High)












0.1Hz to 10Hz Output Voltage Noise







15


TOTAL SUPPLY VOLTAGE (V)

20


25


0

0



FREQUENCY (Hz)







16301fa


O


30





























Harmonic Distortion vs Frequency



5V Small-Signal Response




5V Large-Signal Response




 $A_V = 1$ $R_L = 1k$

 $R_1 = 1k$


Harmonic Distortion vs Frequency



±15V Small-Signal Response



±15V Large-Signal Response



 $A_V = 1$ $R_L = 1k$

APPLICATIONS INFORMATION

Rail-to-Rail Input and Output

The LT1630/LT1631 are fully functional for an input and output signal range from the negative supply to the positive supply. Figure 1 shows a simplified schematic of the amplifier. The input stage consists of two differential amplifiers, a PNP stage Q1/Q2 and an NPN stage Q3/Q4 that are active over different ranges of input common mode voltage. The PNP differential input pair is active for input common mode voltages V_{CM} between the negative supply to approximately 1.4V below the positive supply. As V_{CM} moves closer toward the positive supply, the transistor Q5 will steer the tail current I1 to the current mirror Q6/Q7, activating the NPN differential pair and the PNP pair becomes inactive for the rest of the input common mode range up to the positive supply.

The output is configured with a pair of complementary common emitter stages Q14/Q15 that enables the output to swing from rail to rail. These devices are fabricated on Linear Technology's proprietary complementary bipolar process to ensure similar DC and AC characteristics. Capacitors C1 and C2 form local feedback loops that lower the output impedance at high frequencies.



APPLICATIONS INFORMATION




Figure 1. LT1630 Simplified Schematic Diagram

Power Dissipation

The LT1630/LT1631 amplifiers combine high speed and large output current drive in a small package. Because the amplifiers operate over a very wide supply range, it is possible to exceed the maximum junction temperature of 150° C in plastic packages under certain conditions. Junction temperature, T_J , is calculated from the ambient temperature, T_A , and power dissipation, P_D , as follows:

LT1630CN8: $T_J = T_A + (P_D \cdot 130^{\circ}\text{C/W})$ LT1630CS8: $T_J = T_A + (P_D \cdot 190^{\circ}\text{C/W})$ LT1631CS: $T_J = T_A + (P_D \cdot 150^{\circ}\text{C/W})$

The power dissipation in the IC is the function of the supply voltage, output voltage and load resistance. For a given supply voltage, the worst-case power dissipation P_{DMAX} occurs at the maximum supply current and when the output voltage is at half of either supply voltage (or the maximum swing if less than 1/2 supply voltage). Therefore P_{DMAX} is given by:

$$P_{DMAX} = (V_S \bullet I_{SMAX}) + (V_S/2)2/R_L$$

To ensure that the LT1630/LT1631 are used properly, calculate the worst-case power dissipation, get the thermal resistance for a chosen package and its maximum junction temperature to derive the maximum ambient temperature.

Example: An LT1630CS8 operating on $\pm 15V$ supplies and driving a 500Ω , the worst-case power dissipation per amplifier is given by:

$$P_{DMAX} = (30V \cdot 4.75mA) + (15V - 7.5V)(7.5/500)$$

= 0.143 + 0.113 = 0.256W

If both amplifiers are loaded simultaneously, then the total power dissipation is 0.512W. The SO-8 package has a junction-to-ambient thermal resistance of 190°C/W in still air. Therefore, the maximum ambient temperature that the part is allowed to operate is:

$$T_A = T_J - (P_{DMAX} \cdot 190^{\circ}C/W)$$

 $T_A = 150^{\circ}C - (0.512W \cdot 190^{\circ}C/W) = 53^{\circ}C$

For a higher operating temperature, lower the supply voltage or use the DIP package part.



APPLICATIONS INFORMATION

Input Offset Voltage

The offset voltage changes depending upon which input stage is active, and the maximum offset voltages are trimmed to less than $525\mu V$. To maintain the precision characteristics of the amplifier, the change of V_{OS} over the entire input common mode range (CMRR) is guaranteed to be less than $525\mu V$ on a single 5V supply.

Input Bias Current

The input bias current polarity depends on the input common mode voltage. When the PNP differential pair is active, the input bias currents flow out of the input pins. They flow in the opposite direction when the NPN input stage is active. The offset voltage error due to input bias currents can be minimized by equalizing the noninverting and inverting input source impedance.

Output

The outputs of the LT1630/LT1631 can deliver large load currents; the short-circuit current limit is 70mA. Take care to keep the junction temperature of the IC below the absolute maximum rating of 150°C (refer to the Power Dissipation section). The output of these amplifiers have reverse-biased diodes to each supply. If the output is forced beyond either supply, unlimited current will flow through these diodes. If the current is transient and limited to several hundred mA, no damage to the part will occur.

Overdrive Protection

To prevent the output from reversing polarity when the input voltage exceeds the power supplies, two pairs of crossing diodes D1 to D4 are employed. When the input voltage exceeds either power supply by approximately 700mV, D1/D2 or D3/D4 will turn on, forcing the output to the proper polarity. For this phase reversal protection to work properly, the input current must be limited to less than 5mA. If the amplifier is to be severely overdriven, an external resistor should be used to limit the overdrive current.

The LT1630/LT1631's input stages are protected against large differential input voltages by a pair of back-to-back diodes D5/D6. When a differential voltage of more than 0.7V is applied to the inputs, these diodes will turn on, preventing the emitter-base breakdown of the input transistors. The current in D5/D6 should be limited to less than 10mA. Internal 225 Ω resistors R6 and R7 will limit the input current for differential input signals of 4.5V or less. For larger input levels, a resistor in series with either or both inputs should be used to limit the current. Worst-case differential input voltage usually occurs when the output is shorted to ground. In addition, the amplifier is protected against ESD strikes up to 3kV on all pins.

Capacitive Load

The LT1630/LT1631 are wideband amplifiers that can drive capacitive loads up to 200pF on ± 15 V supplies in a unity-gain configuration. On a 3V supply, the capacitive load should be kept to less than 100pF. When there is a need to drive larger capacitive loads, a resistor of 20Ω to 50Ω should be connected between the output and the capacitive load. The feedback should still be taken from the output so that the resistor isolates the capacitive load to ensure stability.

Feedback Components

The low input bias currents of the LT1630/LT1631 make it possible to use the high value feedback resistors to set the gain. However, care must be taken to ensure that the pole formed by the feedback resistors and the total capacitance at the inverting input does not degrade stability. For instance, the LT1630/LT1631 in a noninverting gain of 2, set with two 20k resistors, will probably oscillate with 10pF total input capacitance (5pF input capacitance and 5pF board capacitance). The amplifier has a 5MHz crossing frequency and a 52° phase margin at 6dB of gain. The feedback resistors and the total input capacitance form a pole at 1.6MHz that induces a phase shift of 72° at 5MHz! The solution is simple: either lower the value of the resistors or add a feedback capacitor of 10pF or more.



TYPICAL APPLICATIONS

Single Supply, 40dB Gain, 350kHz Instrumentation Amplifier

An instrumentation amplifier with a rail-to-rail output swing, operating from a 3V supply can be constructed with the LT1630 as shown in Figure 2. The amplifier has a nominal gain of 100, which can be adjusted with resistor R5. The DC output level is set by the difference of the two inputs multiplied by the gain of 100. Common mode range can be calculated by the equations shown with Figure 2. For example, the common mode range is from 0.15V to 2.65V if the output is set at one half of the 3V supply. The common mode rejection is greater than 110dB at 100Hz when trimmed with resistor R1. The amplifier has a bandwidth of 355kHz as shown in Figure 3.




Figure 2. Single Supply, 40dB Gain Instrumentation Amplifier

WHERE V_S IS THE SUPPLY CURRENT




Figure 3. Frequency Response

Tunable O Notch Filter

A single supply, tunable Q notch filter as shown in Figure 4 is built with LT1630 to maximize the output swing. The filter has a gain of 2, and the notch frequency (f_0) is set by the values of R and C. The resistors R10 and R11 set up the DC level at the output. The Q factor can be adjusted by varying the value of R8. The higher value of R8 will decrease Q as depicted in Figure 5, because the output induces less of feedback to amplifier A2. The value of R7 should be equal or greater than R9 to prevent oscillation. If R8 is a short and R9 is larger than R7, then the positive feedback from the output will create phase inversion at the output of amplifier A2, which will lead to oscillation.




Figure 4. Tunable Q Notch Filter





Figure 5. Frequency Response



PACKAGE DESCRIPTION

N8 Package 8-Lead PDIP (Narrow .300 Inch)


(Reference LTC DWG # 05-08-1510)



NOTE:
1. DIMENSIONS ARE MILLIMETERS


S8 Package 8-Lead Plastic Small Outline (Narrow .150 Inch)

(Reference LTC DWG # 05-08-1610)



S Package 14-Lead Plastic Small Outline (Narrow .150 Inch)

(Reference LTC DWG # 05-08-1610)



TLINEAR

^{*}THESE DIMENSIONS DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS.
MOLD FLASH OR PROTRUSIONS SHALL NOT EXCEED .010 INCH (0.254mm)

REVISION HISTORY

REV	DATE	DESCRIPTION	PAGE NUMBER
Α	2/2010	Changes to Absolute Maximum Ratings	2
		Updated Order Information Section	2
		Added H Grade Part	2
		Added H Grade Electrical Characteristics Tables	6, 10



TYPICAL APPLICATION

RF Amplifier Control Biasing and DC Restoration

Taking advantage of the rail-to-rail input and output, and the large output current capability of the LT1630, the circuit, shown in Figure 6, provides precise bias currents for the RF amplifiers and restores DC output level. To ensure optimum performance of an RF amplifier, its bias point must be accurate and stable over the operating temperature range. The op amp A1 combined with Q1, Q2, R1, R2 and R3 establishes two current sources of 21.5mA to bias RF1 and RF2 amplifiers. The current of Q1 is determined by the voltage across R2 over R1, which is replicated in Q2. These current sources are stable and precise over temperature and have a low dissipated power due to a low voltage drop between their terminals. The amplifier A2 is used to restore the DC level at the output. With a large output current of the LT1630, the output can be set at 1.5VDC on 5V supply and 50Ω load. This circuit has a 3dB bandwidth from 2MHz to 2GHz and a power gain of 25dB.




Figure 6. RF Amplifier Control Biasing and DC Restoration

RELATED PARTS

PART NUMBER	DESCRIPTON	COMMENTS
LT1211/LT1212	Dual/Quad 14MHz, 7V/μs, Single Supply Precision Op Amps	Input Common Mode Includes Ground, 275µV V _{OS(MAX)} , 6µV/°C Max Drift, Max Supply Current 1.8mA per Op Amp
LT1213/LT1214	Dual/Quad 28MHz, 12V/µs, Single Supply Precision Op Amps	Input Common Mode Includes Ground, 275µV V _{OS(MAX)} , 6µV/°C Max Drift, Max Supply Current 3.5mA per Op Amp
LT1215/LT1216	Dual/Quad 23MHz, 50V/µs, Single Supply Precision Op Amps	Input Common Mode Includes Ground, 450µV V _{OS(MAX)} , 6µV/°C Max Drift, Max Supply Current 6.6mA per Op Amp
LT1498/LT1499	Dual/Quad 10MHz, 6V/µs Rail-to-Rail Input and Output C-Load™ Op Amps	High DC Accuracy, 475μV V _{OS(MAX)} , 4μV/°C Max Drift, Max Supply Current 2.2mA per Amp
LT1632/LT1633	Dual/Quad 45MHz, 45V/µs Rail-to-Rail Input and Output Op Amps	High DC Accuracy, 1.35mV V _{OS(MAX)} , 70mA Output Current, Max Supply Current 5.2mA per Amp

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Analog Devices Inc.:

<u>LT1630HS8#TRPBF</u> <u>LT1631CS#TRPBF</u> <u>LT1631CS#PBF</u> <u>LT1630CS8#TRPBF</u> <u>LT1631IS#TRPBF</u>

<u>LT1630CN8#PBF</u> <u>LT1630IN8#PBF</u> <u>LT1630IS8#TRPBF</u> <u>LT1630CS8#PBF</u> <u>LT1630HS8#PBF</u> <u>LT1630IS8#PBF</u>

<u>LT1631IS#PBF</u>