General Description

The MAX9157 is a quad bus LVDS (BLVDS) transceiver for heavily loaded, half-duplex multipoint buses. Small 32-pin QFN and TQFP packages and flow-through pinouts allow the transceiver to be placed near the connector for the shortest possible stub length. The MAX9157 drives LVDS levels into a 27 Ω load (double terminated, heavily loaded LVDS bus) at up to 200Mbps. An input fail-safe circuit ensures the receiver output is high when the differential inputs are open, or undriven and shorted, or undriven and terminated. The MAX9157 differential inputs feature 52mV hysteresis for greater immunity to bus noise and reflections. The MAX9157 operates from a single 3.3V supply, consuming 80.9mA supply current with drivers enabled, and 22.7mA with drivers disabled.

The MAX9157's high-impedance I/Os (except for receiver outputs) when $V_{CC} = 0$ or open, combined with glitch-free power-up and power-down, allow hot swapping of cards in multicard bus systems; 7.2pF (max) BLVDS I/O capacitances minimize bus loading.

The MAX9157 is offered in 5mm × 5mm 32-pin QFN and TQFP packages. The MAX9157 is fully specified for the -40°C to +85°C extended temperature range. Refer to the MAX9129 data sheet for a quad BLVDS driver, ideal for dual multipoint full-duplex buses.

Applications

Add/Drop Muxes	Cellular Phone Base
Digital Cross-Connects	Stations
Network	DSLAMs
Switches/Routers	Multipoint Buses

_Features


- ♦ 32-TQFP and Space-Saving 32-QFN Packages
- 52mV LVDS Input Hysteresis
- 1ns (min) Transition Time (0% to 100%) Minimizes Reflections
- Guaranteed 7.2pF (max) Bus Load Capacitance
- Glitch-Free Power-Up and Power-Down
- Hot-Swappable, High-Impedance I/O with V_{CC} = 0 or Open
- Guaranteed 200Mbps Driver Data Rate
- Fail-Safe Circuit
- Flow-Through Pinout

Ordering Information

PART	TEMP RANGE	PIN-PACKAGE
MAX9157EGJ	-40°C to +85°C	32 QFN (5mm × 5mm)
MAX9157EHJ	-40°C to +85°C	32 TQFP (5mm × 5mm)

Pin Configurations appear at end of data sheet. Functional Diagram appears at end of data sheet.

Typical Operating Circuit



_ Maxim Integrated Products 1

For pricing, delivery, and ordering information, please contact Maxim/Dallas Direct! at 1-888-629-4642, or visit Maxim's website at www.maxim-ic.com.

ABSOLUTE MAXIMUM RATINGS

V _{CC} , AV _{CC} to GND	0.3V to +4.0V
DO_+/RIN_+, DO/RIN, to GND	0.3V to +4.0V
DIN_, DE_, RE_ to GND	-0.3V to +4.0V
RO_ to GND	0.3V to (V _{CC} + 0.3V)
AGND to GND	0.3V to +0.3V
Short-Circuit Duration (DO_+/RIN_+, D	O/RIN)Continuous
Continuous Power Dissipation ($T_A = +7$	
MAX9157EGJ (derate 21.2mW/°C ab	ove +70°C)1702mW

MAX9157EHJ (derate 11.1mW/°C above +70°C)889mW
Storage Temperature Range65°C to +150°C
Maximum Junction Temperature+150°C
Operating Temperature Range40°C to +85°C
ESD Protection
Human Body Model (DO_+/RIN_+, DO/RIN)±4kV
Lead Temperature (soldering, 10s)+300°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

DC ELECTRICAL CHARACTERISTICS

 $(V_{CC} = 3.0V \text{ to } 3.6V, R_L = 27\Omega \pm 1\%, \text{ differential input voltage } |V_{ID}| = 0.1V \text{ to } V_{CC}, \text{ input common-mode voltage } V_{CM} = 0.05V \text{ to } 2.4V, \text{ input voltage range} = 0 \text{ to } V_{CC}, DE_{-} = \text{high}, \overline{RE}_{-} = \text{low}, T_A = -40^{\circ}\text{C} \text{ to } +85^{\circ}\text{C}, \text{ unless otherwise noted}. Typical values are at } V_{CC} = 3.3V, |V_{ID}| = 0.2V, V_{CM} = 1.2V, \text{ and } T_A = +25^{\circ}\text{C}.) \text{ (Notes 1 and 2)}$

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS
BLVDS (DO_+/RIN_+, DO/RIN	-)						
Differential Input High Threshold	V _{TH}	DE_ = low			26	100	mV
Differential Input Low Threshold	V _{TL}	$DE_= low$		-100	-26		mV
Threshold Hysteresis (Note 3)	V _{HYST}		$T_A = +25^{\circ}C, V_{CC} = 3.3V, V_{CM} = 1.2V$	12	26	43	mV
			Full operating range	9	26	78	
Input Current	lus lus	$0.1V \leq V_{ID} \leq C$).6V, DE_ = low	-15	±1.8	15	μA
	I _{IN+} , I _{IN-}	0.6V < VID ≤	1.2V, DE_ = low	-20	±2.5	20	μA
	R _{IN1}	V _{CC} = 3.6V, 0 o	r open, Figure 1	53			kΩ
Input Resistance	R _{IN2}	V _{CC} = 3.6V, 0 or open, Figure 1		148			kΩ
Power-Off Input Current	I _{INO+} ,	$0.1V \le V D \le 0.6V, V_{CC} = 0 \text{ or open}$		-15	±0.9	15	μA
Power-On Input Current	I _{INO-}	$0.6V < V_{ID} \le 1.2V, V_{CC} = 0 \text{ or open}$		-20	±1.8	20	μA
Differential Output Voltage	VOD	Figure 2		250	405	460	mV
Change in Magnitude of VOD for Complementary Output States	ΔV _{OD}	Figure 2			1	25	mV
Offset Voltage	VOS	Figure 2		1.185	1.302	1.435	V
Change in Magnitude of VOS for Complementary Output States	ΔV _{OS}	Figure 2	Figure 2		3.3	25	mV
Output High Voltage	VOH	Figure 2	Figure 2		1.505	1.6	V
Output Low Voltage	Vol	Figure 2	Figure 2		1.099		V
Output Short Circuit Ourrest		DIN_ = high, DO_+/RIN_+ = 0 or V _{CC} , DO/RIN = 0 or V _{CC}		-30	-14.8	30	mA
Output Short-Circuit Current	IOS	IOS DIN_ = low, DO/RIN = 0 or V _{CC} , DO_+/RIN_+ = 0 or V _{CC}		-30	-14.8	30	mA

DC ELECTRICAL CHARACTERISTICS (continued)

 $(V_{CC} = 3.0V \text{ to } 3.6V, R_L = 27\Omega \pm 1\%, \text{ differential input voltage } |V_{ID}| = 0.1V \text{ to } V_{CC}, \text{ input common-mode voltage } V_{CM} = 0.05V \text{ to } 2.4V, \text{ input voltage range} = 0 \text{ to } V_{CC}, DE_{-} = \text{high}, \overline{RE}_{-} = \text{low}, T_A = -40^{\circ}\text{C} \text{ to } +85^{\circ}\text{C}, \text{ unless otherwise noted}. Typical values are at } V_{CC} = 3.3V, |V_{ID}| = 0.2V, V_{CM} = 1.2V, \text{ and } T_A = +25^{\circ}\text{C}.) \text{ (Notes 1 and 2)}$

PARAMETER	SYMBOL		CONDITIONS	MIN	ТҮР	MAX	UNITS
Differential Output Short-Circuit Current (Note 3)	IOSD	DIN_ = high or h	$DIN_ = high or low, V_{OD} = 0$		14.8	30	mA
Capacitance at Bus Pins (Note 3)	COUTPUT		m DO_+/RIN_+ or iND, V _{CC} = 3.6V or 0			7.2	pF
LVCMOS/LVTTL OUTPUTS (RO	_)						
Output High Voltage	V _{OH}	I _{OH} = -4.0mA, DE_ = low	Open, undriven short, or undriven 27Ω parallel termination	V _{CC} - 0.3	V _{CC} - 0.172		V
			VID = 100mV	V _{CC} - 0.3	V _{CC} - 0.172		
Output Low Voltage	V _{OL}	$I_{OL} = 4.0 \text{mA}, V_{II}$			0.179	0.25	V
Dupomia Quitaut Quirrant	lan	VID = 100mV, V	$RO_ = V_{CC} - 1.0V, DE_ = low$	-15	-22.7		mA
Dynamic Output Current	IOD	VID = -100mV, \	/ _{RO_} = 1.0V, DE_ = low	12	19.9		mA
Output Short-Circuit Current (Note 4)	IOS	$V_{ID} = 100 \text{mV}, V_{RO} = 0, DE_ = 10 \text{w}$			-52	-130	mA
Output High-Impedance Current	I _{OZ}	RE_{-} = high, V_{RO} = 0 or V_{CC}		-10	0.1	+10	μA
Capacitance at Receiver Output (Note 3)	COUTPUT	Capacitance from RO_ to GND, $V_{CC} = 3.6V$ or 0				4.5	pF
LVCMOS/LVTTL INPUTS (DIN, D	E, RE)						
Input High Voltage	VIH				1.825	Vcc	V
Input Low Voltage	VIL			GND	1.315	0.8	V
Input Current	l _{IN}	V _{DE_} , V _{RE_} , V _{DIN}	$n_{\rm m}$ = high or low	-20	±9.2	20	μΑ
Power-Off Input Current	lino	V _{DE_} , V _{RE_} , V _{DIN} or open	$V_{DE_{-}}$, $V_{RE_{-}}$, $V_{DIN_{-}}$ = 3.6V or 0, V_{CC} = 0		±2.4	20	μΑ
SUPPLY							
Supply Current Drivers and Receivers Enabled	ICC	DE_ = high, RE_	$DE_ = high, RE_ = low, R_L = 27\Omega$		80.9	95	mA
Supply Current Drivers Enabled and Receivers Disabled	ICCD	DE_ = high, RE_ = high, R _L = 27Ω			80.9	95	mA
Supply Current Drivers Disabled and Receivers Enabled	ICCR	DE_ = low, RE_ = low			22.7	30	mA
Supply Current Drivers Disabled and Receivers Disabled	Iccz	DE_ = low, RE_	= high		22.7	30	mA

AC ELECTRICAL CHARACTERISTICS

 $(V_{CC} = 3.0V \text{ to } 3.6V, R_L = 27\Omega \pm 1\%, \text{ differential input voltage } |V_{ID}| = 0.2V \text{ to } V_{CC}, \text{ input frequency to LVDS inputs = 85MHz, input frequency to LVCMOS/LVTTL inputs = 100MHz, LVCMOS/LVTTL inputs = 0 to 3V with 2ns (10% to 90%) transition times. Differential input voltage transition time = 1ns (20% to 80%). Input common-mode voltage <math>V_{CM} = 1.2V$ to 1.8V, DE_ = high, RE_ = low, T_A = -40°C to +85°C, unless otherwise noted. Typical values are at $V_{CC} = 3.3V$, $|V_{ID}| = 0.2V$, $V_{CM} = 1.2V$, and $T_A = +25°C$.) (Notes 3 and 5)

PARAMETER	SYMBOL	CONDITIO	NS	MIN	ТҮР	MAX	UNITS
DRIVER							
Differential Propagation Delay		$RE_{-} = high, C_{-} = 10pF,$	MAX9157EGJ	1.2	1.96	2.5	
High to Low	^t PHLD	Figures 3, 4	MAX9157EHJ	1.1	1.87	2.4	ns
Differential Propagation Delay	touuro	$RE_ = high, C_L = 10pF,$	MAX9157EGJ	1.2	1.94	2.5	
Low to High	^t PLHD	Figures 3, 4	MAX9157EHJ	1.1	1.84	2.4	ns
Differential Skew t _{PHLD} - t _{PLHD} (Note 6)	tskd1	$RE_{-} = high, C_{L} = 10pF, Fig$	gures 3, 4		33	160	ps
Channel-to-Channel Skew (Note 7)	tCCSK	$RE_{-} = high, C_{L} = 10pF, Fig$	gures 3, 4		58	300	ps
Chip-to-Chip Skew (Note 8)	tSKD2	$RE_ = high, C_L = 10pF, Fig$	gures 3, 4		0.38	0.8	ns
Chip-to-Chip Skew (Note 9)	T _{SKD3}	$RE_{-} = high, C_{L} = 10pF, Fig$	gures 3, 4			1.3	ns
Rise Time	t=	$RE_ = high, C_L = 10pF,$	MAX9157EGJ	0.6	1.13	1.4	ns
	t _{TLH}	Figures 3, 4	MAX9157EHJ	0.6	1.07	1.4	115
Fall Time	t=:	$RE_ = high, C_L = 10pF,$	MAX9157EGJ	0.6	1.16	1.4	ns
Tan Time	t _{THL}	Figures 3, 4	MAX9157EHJ	0.6	1.11	1.4	115
Disable Time High to Z	touz	$RE_ = high, C_L = 10pF,$	MAX9157EGJ		6.79	8	ns
	^t PHZ	Figures 5, 6	MAX9157EHJ		6.79	8	113
Disable Time Low to Z	tou 7	$RE_ = high, C_L = 10pF,$	MAX9157EGJ		3.16	8	ns
	^t PLZ	Figures 5, 6	MAX9157EHJ		3.48	8	
Enable Time Z to High	^t PZH	$RE_ = high, C_L = 10pF,$	MAX9157EGJ		4.67	7	ns
	ΨΖΗ	Figures 5, 6	MAX9157EHJ		4.71	7	
Enable Time Z to Low	t _{PZL}	$RE_ = high, C_L = 10pF,$	MAX9157EGJ		4.36	7	ns
	ΨZL	Figures 5, 6	MAX9157EHJ		4.39	7	113
Maximum Operating Frequency (Note 10)	fMAX	$RE_{-} = high, C_{L} = 10pF, Fig$	gures 5, 6	100			MHz
RECEIVER							
Differential Propagation Delay	tourn	DE_ = low, Figures 7, 8;	MAX9157EGJ	1.8	2.58	4.1	20
High to Low	^t PHLD	C _L =15pF	MAX9157EHJ	1.8	2.61	4.1	ns
Differential Propagation Delay	to:	DE_ = low, Figures 7, 8;	MAX9157EGJ	1.8	2.49	4.1	20
Low to High	^t PLHD	C _L =15pF	MAX9157EHJ	1.8	2.52	4.1	ns
Differential Skew tPHLD - tPLHD (Note 6)	^t SKD1	DE_ = low, Figures 7, 8; C	_= 15pF		90	450	ps
Channel-to-Channel Skew (Note 7)	t CCSK	DE_ = low, Figures 7, 8; C	_= 15pF		131	580	ps
Chip-to-Chip Skew (Note 8)	tSKD2	DE_ = low, Figures 7, 8; C	_=15pF		0.7	1.7	ns
Chip-to-Chip Skew (Note 9)	tskd3	DE_ = low, Figures 7, 8; C	_=15pF		0.7	1.7	ns
Rise Time	tтLн	DE_ = low, Figures 7, 8; C	_= 15pF	0.5	1.1	1.6	ns

AC ELECTRICAL CHARACTERISTICS (continued)

(V_{CC} = 3.0V to 3.6V, $R_L = 27\Omega \pm 1\%$, differential input voltage $|V_{ID}| = 0.2V$ to V_{CC}, input frequency to LVDS inputs = 85MHz, input frequency to LVCMOS/LVTTL inputs = 100MHz, LVCMOS/LVTTL inputs = 0 to 3V with 2ns (10% to 90%) transition times. Differential input voltage transition time = 1ns (20% to 80%). Input common-mode voltage V_{CM} = 1.2V to 1.8V, DE_ = high, \overline{RE}_{-} = low, T_A = -40°C to +85°C, unless otherwise noted. Typical values are at V_{CC} = 3.3V, IV_{ID}I = 0.2V, V_{CM} = 1.2V, and T_A = +25°C.) (Notes 3 and 5)

PARAMETER	SYMBOL	CONDITIONS		MIN	ТҮР	МАХ	UNITS
Fall Time	t _{THL}	$DE_{-} = low, Figures 7, 8; C_{L}$	= 15pF	0.7	1.2	1.8	ns
Dischle Time Lligh to 7	ta	$DE_{-} = Iow, R_{L} = 500\Omega, C_{L}$	MAX9157EGJ		6.74	8	20
Disable Time High to Z	^t PHZ	= 15pF, Figures 9, 10	MAX9157EHJ		6.82	8	ns
Disable Time Low to Z	to a	$DE_{-} = Iow, R_{L} = 500\Omega, C_{-}$	MAX9157EGJ		6.49	8	20
Disable Time Low to Z	ble Time Low to Z tPLZ	= 15pF, Figures 9, 10	MAX9157EHJ		6.79	8	ns
Frabla Time Z to Llich		$DE_{-} = Iow, R_{L} = 500\Omega, C_{-}$	MAX9157EGJ		4.67	7	
Enable Time Z to High	^t PZH	= 15pF, Figures 9, 10	MAX9157EHJ		4.57	7	ns
		$DE_{-} = Iow, R_{L} = 500\Omega, C_{-}$	MAX9157EGJ		5.43	7	
Enable Time Z to Low	ble Time Z to Low t _{PZL} =		MAX9157EHJ		4.71	7	ns
Maximum Operating Frequency (Note 10)	fMAX	$DE_{-} = low, C_{L} = 15pF$		85			MHz

Note 1: Current into a pin is defined as positive. Current out of a pin is defined as negative. All voltages are referenced to ground except V_{TH}, V_{TL}, V_{ID}, V_{HYST}, V_{OD}, and Δ V_{OD}.

Note 2: Maximum and minimum limits over temperature are guaranteed by design and characterization. Devices are production tested at $T_A = +25^{\circ}C$.

Note 3: Guaranteed by design and characterization.

Note 4: Short only one output at a time. Do not exceed the absolute maximum junction temperature specification.

Note 5: C₁ includes scope probe and test jig capacitance.

Note 6: tskn1 is the magnitude difference of differential propagation delays in a channel. tskD1 = I tPHLD - tPLHD I.


Note 7: tCCSK is the magnitude difference of the tPLHD or tPHLD of one channel and the tPLHD or tPHLD of any other channel on the same part.

Note 8: tSKD2 is the magnitude difference of any differential propagation delays between parts operating over rated conditions at the same V_{CC} and within 5°C of each other.


Note 9: t_{SKD3} is the magnitude difference of any differential propagation delays between parts operating over rated conditions. Note 10: Meets data sheet specifications while operating at minimum f_{MAX} rating.

Typical Operating Characteristics





SUPPLY VOLTAGE (V)



Typical Operating Characteristics (continued)

LOAD CAPACITANCE (pF)

MAX9157

Pin Description

PIN	NAME	FUNCTION
1, 2, 22, 23, 24	N.C.	No Connection. Not internally connected.
3	VCC	Digital Power Supply
4, 21	GND	Digital Ground
5	RE34	Receiver Channels 3 and 4 Enable (Enable Low). Drive RE34 low to enable receiver channels 3 and 4.
6	DE34	Driver Channels 3 and 4 Enable (Enable High). Drive DE34 high to enable driver channels 3 and 4.
7, 17	AGND	Analog Ground
8, 19	AV _{CC}	Analog Power Supply
9	DO4-/RIN4-	Channel 4 Inverting BLVDS Input/Output
10	DO4+/RIN4+	Channel 4 Noninverting BLVDS Input/Output
11	DO3-/RIN3-	Channel 3 Inverting BLVDS Input/Output
12	DO3+/RIN3+	Channel 3 Noninverting BLVDS Input/Output
13	DO2-/RIN2-	Channel 2 Inverting BLVDS Input/Output
14	DO2+/RIN2+	Channel 2 Noninverting BLVDS Input/Output
15	DO1-/RIN1-	Channel 1 Inverting BLVDS Input/Output
16	DO1+/RIN1+	Channel 1 Noninverting BLVDS Input/Output
18	DE12	Driver Channels 1 and 2 Enable (Enable High). Drive DE12 high to enable driver channels 1 and 2.
20	RE12	Receiver Channels 1 and 2 Enable (Enable Low). Drive RE12 low to enable receiver channels 1 and 2.
25	DIN1	Driver Channel 1 Input
26	RO1	Receiver Channel 1 Output
27	DIN2	Driver Channel 2 Input
28	RO2	Receiver Channel 2 Output
29	DIN3	Driver Channel 3 Input
30	RO3	Receiver Channel 3 Output
31	DIN4	Driver Channel 4 Input
32	RO4	Receiver Channel 4 Output
EP*	EXPOSED PAD	Exposed Pad. Solder exposed pad to GND.

*MAX9157EGJ only.

Detailed Description

The MAX9157 is a four-channel, 200Mbps, 3.3V BLVDS transceiver in 32-lead TQFP and QFN packages, ideal for driving heavily loaded multipoint buses, typically 16 to 20 cards plugged into a backplane. The MAX9157 receivers accept a differential input and have a fail-safe input circuit. The devices detect differential signals as low as 100mV and as high as V_{CC}.

The MAX9157 driver outputs use a current-steering configuration to generate a 9.25mA to 17mA output current. This current-steering approach induces less ground bounce and no shoot-through current, enhancing noise margin and system speed performance. The outputs are short-circuit current limited.

The MAX9157 current-steering output requires a resistive load to terminate the signal and complete the transmission loop. Because the devices switch the direction of current flow and not voltage levels, the output voltage swing is determined by the value of the termination resistor multiplied by the output current. With a typical 15mA output current, the MAX9157 produces a 405mV output voltage when driving a bus terminated with two 54 Ω resistors (15mA × 27 Ω = 405mV). Logic states are determined by the direction of current flow through the termination resistor.

Fail-Safe Receiver Inputs

The fail-safe feature of the MAX9157 sets the output high when the differential input is:

- Open
- Undriven and shorted
- Undriven and terminated

Without a fail-safe circuit, when the input is undriven, noise at the input may switch the outputs and it may appear to the system that data is being sent. Open or undriven terminated input conditions can occur when a cable is disconnected or cut, or when driver output is in high impedance. A shorted input can occur because of a cable failure.

When the input is driven with a differential signal with a common-mode voltage of 0.05V to 2.4V, the fail-safe circuit is not activated. If the input is open, undriven and shorted, or undriven and parallel terminated, an internal resistor in the fail-safe circuit pulls both inputs above V_{CC} - 0.3V, activating the fail-safe circuit and forcing the outputs high (Figure 1).

Effect of Capacitive Loading

The characteristic impedance of a differential PC board trace is uniformly reduced when equal capacitive loads are attached at equal intervals (provided the transition time of the signal being driven on the trace is longer than the delay between loads). This kind of loading is typical of multipoint buses where cards are attached at 1 in or 0.8 in intervals along the length of a backplane.

The reduction in characteristic impedance is approximated by the following formula:

$$\label{eq:zdiff} \begin{split} & Z_{DIFF}\text{-loaded} = Z_{DIFF}\text{-unloaded} \times \\ & \text{SQRT} \left[\text{Co} / \left(\text{Co} + \text{N} \times \text{CL} / \text{L} \right) \right] \end{split}$$

where:

Z_{DIFF}-unloaded = unloaded differential characteristic impedance

Co = unloaded trace capacitance (pF/unit length)

 C_L = value of each capacitive load (pF)

N = number of capacitive loads

L = trace length

For example, if Co = 2.5pF/in, C_L = 10pF, N = 18, L = 18in, and Z_{DIFF}-unloaded = 120Ω , the loaded differential impedance is:

$$\label{eq:2DIFF-loaded} \begin{split} &Z\text{DIFF-loaded} = 120\Omega \times \\ &\text{SQRT}\left[2.5\text{pF} / (2.5\text{pF} + 18 \times 10\text{pF} / 18\text{in})\right] \\ &Z\text{DIFF-loaded} = 54\Omega \end{split}$$

In this example, capacitive loading reduces the characteristic impedance from 120Ω to 54Ω . The load seen by




Figure 1. Internal Fail-Safe Circuit

a driver located on a card in the middle of the bus is 27Ω because the driver sees two 54Ω loads in parallel. A typical LVDS driver (rated for a 100Ω load) would not develop a large enough differential signal to be reliably detected by an LVDS receiver. The MAX9157 BLVDS drivers are designed and specified to drive a 27Ω load to differential voltage levels of 250mV to 460mV. A standard LVDS receiver is able to detect this level of differential signal. Short extensions off the bus, called stubs, contribute to capacitive loading. Keep stubs less than 1 in for a good balance between ease of component placement and good signal integrity.

The MAX9157 driver outputs are current-source drivers and drive larger differential signal levels into loads lighter than 27Ω and smaller levels into loads heavier than 27Ω (see *Typical Operating Characteristics* curves). To keep loading from reducing bus impedance below the rated 27Ω load, PC board traces can be designed for higher unloaded characteristic impedance.

Effect of Transition Times

For transition times (measured from 0% to 100%) shorter than the delay between capacitive loads, the loads are seen as low-impedance discontinuities from which the driven signal is reflected. Reflections add and subtract from the signal being driven and cause decreased noise margin and jitter. The MAX9157 output drivers are designed for a minimum transition time of 1ns (rated 0.6ns from 20% to 80%, or about 1ns from 0% to 100%) to reduce reflections while being fast enough for high-speed backplane data transmission.

Power-On Reset

The power-on reset voltage of the MAX9157 is typically 2.25V. When the supply falls below this voltage, the devices are disabled and the receiver inputs/driver outputs are in high impedance. The power-on reset ensures glitch-free power-up and power-down, allowing hot swapping of cards in a multicard bus system without disrupting communications.

Receiver Input Hysteresis

The MAX9157 receiver inputs feature 52mV hysteresis to increase noise immunity for low-differential input signals.

Operating Modes

The MAX9157 features driver/receiver enable inputs that select the bus I/O function (Table 1). Tables 2 and 3 show the driver and receiver truth tables.

Input Internal Pullup/Pulldown Resistors

The MAX9157 includes pullup or pulldown resistors (300k Ω) to ensure that unconnected inputs are defined (Table 4).

Applications Information

Supply Bypassing

Bypass each supply pin with high-frequency surfacemount ceramic 0.1μ F and 1nF capacitors in parallel as close to the device as possible, with the smaller value capacitor closest to the device.

Termination

In the example given in the Effect of Capacitive Loading section, the loaded differential impedance of a bus is reduced to 54 Ω . Since the bus can be driven from any card position, the bus must be terminated at each end. A parallel termination of 54Ω at each end of the bus placed across the traces that make up the differential pair provides a proper termination. The total load seen by the driver is 27Ω . The MAX9157 drives higher differential signal levels into lighter loads. (See Differential Output Voltage vs. Output Load graph in the Typical Operating Characteristics section). A multidrop bus with the driver at one end and receivers connected at regular intervals along the bus has a lowered impedance due to capacitive loading. Assuming a 54 Ω impedance, the multidrop bus can be terminated with a single, parallel-connected 54 Ω resistor at the far end from the driver. Only a single resistor is required because the driver sees one 54 Ω differential trace. The signal swing is larger with a 54 Ω load. In general, parallel terminate each end of the bus with a resistor

Table 1. I/O Enable Functional Table

MODE SELECTED	DE_	RE_
Driver Mode	Н	Н
Receiver Mode	L	L
High-Impedance Mode	L	Н
Loopback Mode	Н	L

Table 2. Driver Mode

INP	UTS	OUTPUTS		
DE_	DIN_	DO_+/RIN_+	DO/RIN	
Н	L	L	Н	
Н	Н	Н	L	
L	Х	Z	Z	

5
5
×
4

Table 3. Receiver Mode

	OUTPUTS	
RE_	$V_{ID} = (V_{DO_+}/R_{IN_+}) - (V_{DO}/R_{IN})$	RO_
L	V _{ID} < -100mV	L
L	V _{ID} > 100mV	Н
L	Fail-safe operation guaranteed when DO_+/RIN_+ and DO/RIN are open, undriven and shorted, or undriven and parallel terminated	Н
Н	Х	Z

Table 4. Input Internal Pullup/PulldownResistors

PIN	INTERNAL RESISTOR
DE12	Pulldown to GND
DE34	Pulldown to GND
RE12	Pullup to V _{CC}
RE34	Pullup to V _{CC}
DIN_	Pullup to V _{CC}

matching the differential impedance of the bus (taking into account any reduced impedance due to loading).

Traces, Cables, and Connectors

The characteristics of input and output connections affect the performance of the MAX9157. Use controlled-impedance traces, cables, and connectors with matched characteristic impedance.

Ensure that noise couples as common mode by running the traces of a differential pair close together. Reduce within-pair skew by matching the electrical length of the traces of a differential pair. Excessive skew can result in a degradation of magnetic field cancellation. Maintain the distance between traces of a differential pair to avoid discontinuities in differential impedance. Minimize the number of vias to further prevent impedance discontinuities. Avoid the use of unbalanced cables, such as ribbon cable. Balanced cables, such as twisted pair, offer superior signal quality and tend to generate less EMI due to canceling effects. Balanced cables tend to pick up noise as common mode, which is rejected by the receiver.

Board Layout

A four-layer PC board that provides separate power, ground, input, and output signals is recommended. Keep the LVTTL/LVCMOS and BLVDS signals separated to prevent coupling.




Figure 2. Driver VOD and VOS Test Circuit




Figure 3. Driver Propagation Delay and Transition Time Test Circuit




Figure 4. Driver Propagation Delay and Transition Time Waveforms






Figure 6. Driver High-Impedance Delay Waveform




Figure 7. Receiver Transition Time and Propagation Delay Test Circuit

M/X/W

MAX915

MAX9157




Figure 8. Receiver Transition Time and Propagation Delay Timing Diagram




Figure 9. Receiver High-Impedance Delay Test Circuit




Figure 10. Receiver High-Impedance Waveforms

TOP VIEW D01+/RIN1+ DIN4 R03 DIN2 R04 DIN3 R02 DIN1 R01 DIN1 -31 30 29 28 27 26 25 32 DE12 -D01-/RIN1-24 N.C. N.C. 1 R01 -RE12 -23 N.C. N.C. 2 22 N.C. V_{CC} 3 D02+/RIN2+ DIN2 · GND 4 21 GND MAX9157 D02-/RIN2-RE34 5 20 RE12 DE34 6 19 AV_{CC} R02 -18 DE12 AGND 7 D03+/RIN3+ 17 AGND AV_{CC} 8 DIN3 -D03-/RIN3-10 16 DE34 · ല -PIN4- D04-/RIN4-11 12 14 15 13 D03+/RIN3+ D02-/RIN2-D01-/RIN1-D04+/RIN4+ D03-/RIN3-D02+/RIN2+ D01+//RIN1+ R03 -RE34 -D04+/RIN4+ TQFP DIN4 · D04-/RIN4-TOP VIEW R04 -DIN4 R03 DIN3 R02 DIN2 R01 DIN1 R04 //IXI//I 29 28 26 25 30 27 MAX9157 3 N.C. 24 N.C. 23 N.C. N.C. 2 22 3 N.C. Vcc MIXIM 21 GND 4 GND RE34 MAX9157 20 5 RE12 **Chip Information** 6 19 AV_{CC} DE34 **TRANSISTOR COUNT: 1826** AGND 7 18 DE12 PROCESS: CMOS 17 8 AGND AV_{CC} 9 2 <u>2</u> 4 15 16 6 ÷ D01-/RIN1-D01+/RIN1+ D03-/RIN3-D02-/RIN2-D04+/RIN4+ D03+/RIN3+ D04-/RIN4-D02+/RIN2+ QFN


_Functional Diagram

13

MAX9157


Quad Bus LVDS Transceiver

Pin Configurations



Package Information (continued)

Image: Constraint of the state of	NOTES:	
3. N IS THE NUMBER OF TERMINALS. Nd IS THE NUMBER OF TERMINALS IN X-DIRECTION & Ne IS THE NUMBER OF TERMINALS IN Y-DIRECTION. 4. DIMENSION b APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0.20 AND 0.25mm FROM TERMINAL TIP. 5. THE PIN #1 IDENTIFIER MUST BE EXISTED ON THE TOP SURFACE OF THE PACKAGE BY USING INDENTATION MARK OR INK/ LASER MARKED. 6. EXACT SHAPE AND SIZE OF THIS FEATURE IS OPTIONAL. 7. ALL DIMENSIONS ARE IN MILLIMETERS. 8. PACKAGE WARPAGE MAX 0.05mm. 9. APPLIED FOR EXPOSED PAD AND TERMINALS. EXCLUDE EMBEDDED PART OF EXPOSED PAD FROM MEASURING. 10. MEETS JEDEC MO220. 11. THIS PACKAGE OUTLINE APPLIES TO ANVIL SINGULATION (STEPPED SIDES) AND TO SAW SINGULATION (STRAIGHT SIDES) QFN STYLES. 10. MEETS JEDEC MO220. 11. THIS PACKAGE OUTLINE APPLIES TO ANVIL SINGULATION (STEPPED SIDES) AND TO SAW SINGULATION (STRAIGHT SIDES) QFN STYLES. 11. THIS PACKAGE OUTLINE APPLIES TO ANVIL SINGULATION B 12. DITCH VARIATION B 13. NOM. 14. 3 INM 20. 3 IN 20. 3 IN 20. 3 IN 20. 3 IN		
Nd is THE NUMBER OF TERMINALS IN X-DIRECTION & Ne IS THE NUMBER OF TERMINALS IN Y-DIRECTION.ADIMENSION & APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0.20 AND 0.25mm FROM TERMINAL TIP.S.THE PIN #1 IDENTIFIER MUST BE EXISTED ON THE TOP SURFACE OF THE PACKAGE BY USING INDENTATION MARK OR INK/ LASER MARKED.G.EXACT SHAPE AND SIZE OF THIS FEATURE IS OPTIONAL.7.ALL DIMENSIONS ARE IN MILLIMETERS.8.PACKAGE WARPAGE MAX 0.05mm.9.APPLIED FOR EXPOSED PAD AND TERMINALS. EXCLUDE EMBEDDED PART OF EXPOSED PAD FROM MEASURING.10.MEETS JEDEC M0220.11.THIS PACKAGE OUTLINE APPLIES TO ANVIL SINGULATION (STEPPED SIDES) AND TO SAW SINGULATION (STRAIGHT SIDES) QFN STYLES.VPITCH VARIATION B MIN.NOM.WPITCH VARIATION B MIN.NOM.0.80 BSCImplication MIN.MIN.NOM.MAX.Nom.Nom.Nom.Nom.Nom.N	\wedge	
ADIMENSION b APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0.20 AND 0.25mm FROM TERMINAL TIP. $1000000000000000000000000000000000000$	Nd IS THE NUMBER OF TERMINALS IN X-DIRECTION &	
		ME DIMÉNSIONS No₁ L MIN. NOM. MAX. ο₁ε
$\angle 6 \ $ EXACT SHAPE AND SIZE OF THIS FEATURE IS OPTIONAL. $\boxed{D1}$ $\cancel{4.75}$ \boxed{BSC} 7. ALL DIMENSIONS ARE IN MILLIMETERS.8. PACKAGE WARPAGE MAX 0.05mm. $\boxed{D1}$ $\cancel{4.75}$ \boxed{BSC} 9. APPLIED FOR EXPOSED PAD AND TERMINALS. EXCLUDE EMBEDDED PART OF EXPOSED PAD FROM MEASURING. $\boxed{D2}$ $\cancel{1.25}$ $ \cancel{3.25}$ 10. MEETS JEDEC M0220.11. THIS PACKAGE OUTLINE APPLIES TO ANVIL SINGULATION (STEPPED SIDES) AND TO SAW SINGULATION (STRAIGHT SIDES) QFN STYLES. $\boxed{D1}$ $\cancel{4.75}$ $\boxed{D2}$ $\cancel{1.25}$ $ \cancel{3.25}$ 10. MEETS JEDEC M0220.11. THIS PACKAGE OUTLINE APPLIES TO ANVIL SINGULATION (STEPPED SIDES) AND TO SAW SINGULATION (STRAIGHT SIDES) QFN STYLES. $\boxed{D1}$ \boxed{V} <td< td=""><td></td><td>A1 0.00 0.01 0.05 A2 0.00 0.65 1.00 A3 0.20 REF. </td></td<>		A1 0.00 0.01 0.05 A2 0.00 0.65 1.00 A3 0.20 REF.
7. ALL DIMENSIONS ARE IN MILLIMETERS. Image: constraint of the system of the syst	6. EXACT SHAPE AND SIZE OF THIS FEATURE IS OPTIONAL.	
8. PACKAGE WARPAGE MAX 0.05mm. 9. APPLIED FOR EXPOSED PAD AND TERMINALS. EXCLUDE EMBEDDED PART OF EXPOSED PAD FROM MEASURING. 10. MEETS JEDEC M0220. 11. THIS PACKAGE OUTLINE APPLIES TO ANVIL SINGULATION (STEPPED SIDES) AND TO SAW SINGULATION (STRAIGHT SIDES) QFN STYLES. 11. THIS PACKAGE OUTLINE APPLIES TO ANVIL SINGULATION (STEPPED SIDES) AND TO SAW SINGULATION (STRAIGHT SIDES) QFN STYLES. 11. THIS PACKAGE OUTLINE APPLIES TO ANVIL SINGULATION (STEPPED SIDES) AND TO SAW SINGULATION (STRAIGHT SIDES) QFN STYLES. 11. THIS PACKAGE OUTLINE APPLIES TO ANVIL SINGULATION B 11. THIS PACKAGE OUTLINE APPLIES TO ANVIL SINGULATION (STEPPED SIDES) AND TO SAW SINGULATION (STRAIGHT SIDES) QFN STYLES. 11. THIS PACKAGE OUTLINE APPLIES TO ANVIL SINGULATION B 11. THIS PACKAGE OUTLINE APPLIES TO ANVIL SINGULATION B 11. THIS PACKAGE OUTLINE APPLIES TO ANVIL SINGULATION (STEPPED SIDES) AND TO SAW SINGULATION (STRAIGHT SIDES) QFN STYLES. 11. THIS PACKAGE OUTLINE APPLIES TO ANVIL SINGULATION B 11. THIS PACKAGE OUTLINE APPLIES TO ANVIL SINGULATION B 11. THIS PACKAGE OUTLINE APPLIES TO ANVIL SINGULATION B 11. THIS PACKAGE OUTLINE APPLIES TO ANVIL SINGULATION B 11. THIS PACKAGE OUTLINE APPLIES 12. PITCH VARIATION B 13. NOM. 14. 3 NM 14. 3 NM 15. 3 NM 16. 3 NM 17. 3 NM	7. ALL DIMENSIONS ARE IN MILLIMETERS.	E 5.00 BSC
	8. PACKAGE WARPAGE MAX 0.05mm.	θ 0° - 12°
EXCLUDE EMBEDDED PART OF EXPOSED PAD FROM MEASURING. E2 1.25 - 3.25 10. MEETS JEDEC M0220. 11. THIS PACKAGE OUTLINE APPLIES TO ANVIL SINGULATION (STEPPED SIDES) AND TO SAW SINGULATION (STRAIGHT SIDES) QFN STYLES. 11. THIS PACKAGE OUTLINE APPLIES TO ANVIL SINGULATION (STEPPED SIDES) AND TO SAW SINGULATION (STRAIGHT SIDES) QFN STYLES. PITCH VARIATION C Image: Constraints Image: C		
10. MEETS JEDEC M0220. 11. THIS PACKAGE OUTLINE APPLIES TO ANVIL SINGULATION (STEPPED SIDES) AND TO SAW SINGULATION (STRAIGHT SIDES) QFN STYLES.		
Image: Constraint of the state of	AND TO SAW SINGULATION (STRAIGHT SIDES) QEN STELES.	
Image: Constraint of the state of	AND TO SAW SINGULATION (STRAIGHT SIDES) QFN STILES.	
Nd 4 3 Nd 5 3 Nd 7 3 Nd 8 3 Ne 4 3 Ne 5 3 Ne 7 3 Nd 8 3 Ne 4 3 Ne 5 3 Ne 7 3 Ne 8 3	s s s	
	Image: state	@ 0.50 BSC
	Viscource PITCH VARIATION B Viscour	Image: Color 0.50 BSC 3 N 32 3 3 Nd 8 3
b 0.28 0.33 0.40 4 b 0.23 0.28 0.35 4 b 0.18 0.23 0.30 4 b 0.18 0.23 0.30 4 b 0.18 0.23 0.30 4	Image: block with the second state st	Image: Constraint of the state of
	NOM NOM MAX. V PITCH VARIATION B PITCH VARIATION	Image: Constraint of the system Constraint of the system <thc< td=""></thc<>
PROPRIETARY INFORMATION	Viscour PITCH VARIATION B Viscour PITCH VARIATION Min. NOM.	Image: Construct of the state of t
PROPRIETARY INFORMATION TITLE:	Image: block with the second state st	Image: Construct of the state of t
PROPRIETARY INFORMATION TITLE PACKAGE DUTLINE, 16,20,28,32L QFN, 5x5	Image: block with the second state st	Image: Constraint of the second sec



Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600 _

- © 2002 Maxim Integrated Products
- Printed USA

MAXIM is a registered trademark of Maxim Integrated Products.

_ 16

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Analog Devices Inc.:

MAX9157EHJ+T MAX9157EHJ+