



Copyright © 2003-2018 Terasic Inc. All Rights Reserved.



Contents

Terasic Inc.

Chap	er 1 Overview	7
1.1	General Description	7
1.2	Key Features	8
1.3.	Block Diagram	9
1.4.	Board Power On1	0
1.5.	Assemble the HPS Daughter Card1	1
Chap	ter 2 Board Component1	5
2.1	Board Overview1	5
2.2	Configuration Interface1	6
2.3	Setup and Status Components2	22
2.4	General User I/O2	27
2.5	Micro SD Card Socket	31
2.6	40-pin HPS I/O Expansion Connector	32
2.7	Temperature Sensor and Fan Control	35
2.8	Power Monitor	36
2.9	Clock Circuit	37

2.10	FLASH	I Memory		40		
2.11	DDR4 SO-DIMM42					
2.12	QSPF	28 Ports		66		
2.13	PCI E>	press		74		
Chap	ter 3	System Builder		82		
3.1	Introdu	iction		82		
3.2	Genera	al Design Flow		83		
3.3	Using	System Builder		84		
Chap	ter 4	CFI-Flash Programmi	ing	94		
4.1	FPGA	Configure Operation		94		
4.2	CFI Fla	ash Memory Map		95		
4.3	Flash I	Example Designs		96		
4.4	Flash_	Programming Example	·	97		
4.5	Flash_	Factory Example		98		
4.6	Flash_	User Example		100		
4.7	Flash_	Tool Example		100		
4.8	Progra	mming Batch File		101		
4.9	Restor	e Factory Settings		102		
4.00			3	www.torosic.com		



Chapt	er 5	Peripheral Reference Design1	04
5.1	Config	jure Si5340A in RTL1	04
5.2	Nios II	control for SI5340/ Temperature/ Power/Fan 1	11
5.3	Fan S	peed Control 1	18
Chapt	er 6	Memory Reference Design1	21
6.1	DDR4	SDRAM Test1	21
6.2	DDR4	SDRAM Test by Nios II1	24
Chapt	er 7	PCI Express Reference Design for Windows1	30
7.1	PCI E	xpress System Infrastructure1	30
7.2	PC PC	CI Express Software SDK1	31
7.3	PCI E	xpress Software Stack1	32
7.4	PCI E	xpress Library API1	37
7.5	PCIe F	Reference Design -Fundamental1	42
7.6	PCIe F	Reference Design - DDR41	49
Chapt	er 8	PCI Express Reference Design for Linux1	58
8.1	PCI E	xpress System Infrastructure1	58
8.2	PC PC	CI Express Software SDK1	59
8.3	PCI Ex	xpress Software Stack1	60



8.4	PCI Express Library API1	62
8.5	PCIe Reference Design -Fundamental1	62
8.6	PCIe Reference Design - DDR41	69
Chap	ter 9 Transceiver Verification1	77
9.1	Transceiver Test Code1	77
9.2	Loopback Fixture1	77
9.3	Testing by Transceiver Test Code1	78
9.4	100G Ethernet Example1	80
Chap	ter 10 HPS Daughter Card1	85
10.1	Overview1	85
10.2	UART	86
10.3	Gigabit Ethernet1	87
10.4	USB 2.0 OTG PHY1	89
Chap	ter 11 Examples for HPS SoC19	91
11.1	HPS LED/KEY1	91
11.2	Network Socket1	94
11.3	HPS Control FPGA LED20	01
11.4	Build C/C++ Project	07

ter asic

Chapt	er 12	Additional Information	208
12.1	Getting H	elp	208



Chapter 1



his chapter provides an overview of the DE10-Pro Development Board and installation guide.

1.1 General Description

The Terasic DE10-Pro Stratix® 10 SX FPGA Development Kit provides the ideal hardware solution for designs that demand high capacity and bandwidth memory interfacing, ultra-low latency communication, and power efficiency. With a full-height, 3/4-length form-factor package, the DE10-Pro SX is designed for the most demanding high-end applications, empowered with the top-of-the-line Intel Stratix® 10 SX, delivering the best system-level integration and flexibility in the industry.

The Stratix® 10 SX FPGA features integrated transceivers that transfer at a maximum of 28.3 Gbps, allowing the DE10-Pro SX to be fully compliant with version 3.0 of the PCI Express standard, as well as allowing an ultra low-latency, straight connections to four external 100G QSFP28 modules. Not relying on an external PHY will accelerate mainstream development of network applications enabling customers to deploy designs for a broad range of high-speed connectivity applications. For designs that demand high capacity and high speed for memory and storage, the DE10-Pro SX delivers with high-speed parallel flash memory and four SO-DIMM sockets that support DDR4 SDRAM, QDR-IV and QDRII+ options to provide flexible memory configuration. The feature-set of the DE10-Pro SX fully supports all high-intensity applications such as low-latency trading, cloud computing, high-performance computing, data acquisition, network processing, and signal processing.



DE10-Pro User Manual

www.terasic.com September 30, 2020

1.2 Key Features

The following hardware is implemented on the DE10-Pro SX board:

FPGA Device

- Intel Stratix ® 10 SoC FPGA : 1SX280HU2F50E1VG
 - 2,800K logic elements (LEs)
 - 229 Mbits embedded memory(M20K)
 - 96 transceivers (up to 28.3Gbps)
 - 11,520 18-bit x 19-bit multipliers
 - 5,760 Variable-precision DSP blocks

FPGA Fabric

- On-Board USB Blaster II or JTAG header for FPGA programming
- Avalon-ST x8 configuration via MAX V CPLD and flash memory
- AS x4 configuration via QSPI flash configuration device
- 4 LEDs, 2 push-buttons and 2 dip switches
- 50MHz and 100MHz Oscillators
- Programmable clock generators Si5340A
- Two UFL connectors for external clock inputs
- One 2x5 GPIO timing expansion header
- Three SO-DIMM Sockets, support DDR4 SDRAM, QDR-IV and QDRII+ memory modules
- 128M Parallel FLASH
- Four QSFP28 connectors
- PCI Express (PCIe) x16 edge connector

HPS(Hard Processor System) Fabric

- Quad-core 64 bit ARM Cortex-A53 MPCore* processor
- One DDR4 SO-DIMM Sockets up to 8GB@1066Mhz
- One user button and one user LED
- Micro SD card socket

DE10-Pro

User Manual



• Warm reset button and cold reset button

System Monitor and Control

- Temperature sensor
- Fan control
- Power monitor

Power


- One PCI Express 8-pin power connector, 12V DC Input
- PCI Express edge connector power


Mechanical Specification

• PCI Express full-height and 3/4-length

1.3. Block Diagram

Figure 1-1 shows the block diagram of the DE10-Pro SX board. To provide maximum flexibility for the users, all key components are connected to the Stratix ®10 SX FPGA device. Thus, users can configure the FPGA to implement any system design.







1.4. Board Power On

There are two switches SW1 and SW2 on the board which can control the board power supply status, as shown in **Figure 1-2**.




Figure 1-2 Board Power Control Switches

When install the DE10-Pro SX board into the PCIe slot on the host PC. According to the specification, the PCIe slot can only provide 75W power. If the DE10-Pro uses more than this power, it may cause damage to the board due to insufficient power. To prevent this from happening, the DE10-Pro provides a 2x4 12V DC external power connector that allows the user to provide more power through an external power supply. The SW1 is a protection switch that prevents the DE10-Pro from connecting to the PC without additional external power. In the factory setting, The SW1 is set to the "On" position. At this time, if the DE10-Pro does not have an external power supply, even if the PC is turned on, the DE10-Pro on the PCIe slot will not be powered on. Until the user externally connects 2x4 12V DC power, the DE10-Pro can be turned on.

If SW1 is set to "OFF", no matter whether there is external power supply for DE10-Pro, when the PC is turned on, The DE10-pro will start normally. We strongly recommend that the user set SW1 to "On" position to protect the board. The SW2 is the external power ON/OFF switch for the board, it is available for Standalone mode and will be



DE10-Pro User Manual

non-effective when the PCIe external power is connected.

Table 1-1 summarizes the function settings of SW1 and SW2

Table 1 1 Octaing Status of the SW1 and SW2					
Setting Switch	ON	OFF			
	Power protection = ON ;	Power protection = OFF ; The			
	Cannot power on the	DE10-Pro can be power on with			
SW1	DE10-Pro SX without	or without external 2x4 12v DC			
	external 2x4 12v DC	power			
	power				
SW2	Power ON the DE10-Pro	Power OFF the DE10-Pro SX			
5002	SX with standalone mode	with standalone mode			

Table 1-1 Setting Status of the SW1 and SW2

1.5. Assemble the HPS Daughter Card

The HPS daughter card (Optional) uses 40-pin HPS I/O on the DE10-Pro SX board to provide peripheral interfaces such as UART, Gigabit Ethernet and USB OTG for HPS. For how to assemble the HPS daughter card to the DE10-Pro SX board are shown in below. Note: This card is optional, please contact Terasic's sales department to purchase the card.

• Connect the HPS daughter card to the 40-pin I/O connector (see Figure 1-3)

of the DE10-Pro SX.






Figure 1-3 Connect the HPS daughter card to the DE10-Pro SX

 Lock the attachment screws to the HPS daughter card to secure it to the DE10-Pro SX.




Figure 1-4 Lock the attachment screws to the HPS daughter card



DE10-Pro User Manual

 Set the DDR4A clock switch (SW7) to the "HPS"(ON) position for setting DDR4A reference clock to 266.667Mhz for HPS application (See section 2.3 for detailed). The default setting of the SW7 is "FPGA"(OFF) position.




Figure 1-5 DDR4A reference clock switch

Figure 1-6 shows how the HPS daughter card is connected to the DE10-Pro SX board.






Figure 1-6 HPS daughter card connected with DE10-Pro SX

For a detailed interface on HPS daughter cards, see chapter 10 for more information.



Chapter 2

Board Component

his chapter introduces all the important components on the DE10-Pro SX.

2.1 Board Overview

Figure 2-1 and **Figure 2-2** is the top and bottom view of the DE10-Pro SX development board. It depicts the layout of the board and indicates the location of the connectors and key components. Users can refer to this figure for relative location of the connectors and key components.




Figure 2-1 FPGA Board (Top)



DE10-Pro User Manual



Figure 2-2 FPGA Board (Bottom)

2.2 Configuration Interface

This section describes the configuration mode for Stratix 10 SX FPGAs available on the DE10-Pro SX. The peripheral circuits, switching modes, and usage scenarios for each mode will be listed.

The DE10-Pro SX board supports the following configuration modes:

- JTAG Mode (Configure the FPGA using the on-board USB-Blaster II).
- Avalon® Streaming (Avalon® -ST) mode.
- Active Serial (AS) mode

Users can use these modes to configure the FPGA or HPS (Hardware Process System) fabric in the Stratix 10 SX FPGA and make the FPGA to run the user's logic or boot the HPS to run the OS.

To switch between these modes, the user can change the MSEL[2:0] pin setting on the FPGA via the MSEL switches (SW4 and SW5) on the DE10-Pro SX board (see **Figure 2-3**). Detailed MSEL[2:0] setting and corresponding configuration mode, please refer to **Table 2-2**.






Figure 2-3 The MSEL Switches

Table 2-2 The MSEL[2:0] Settings for Each Configuration mode

Configuration Mode	MSEL[2:0] Setting
Avalon-ST (x8)	110 (Factory Setting)
AS Fast	001
JTAG Only	111

We will introduce more detailed configuration mode in **Table 2-2** in below.

Avalon-ST (x8) Mode

The Avalon® -ST configuration mode is a passive configuration scheme. This mode configuration mode replaces the FPP mode available in earlier device families. It is the fastest configuration mode for Stratix 10 devices. The DE10-Pro SX board supports x8 mode(8 bit data bus). This mode uses an external host (MAX 10 device on the DE10-Pro SX board) to control the transfer of configuration data from an external storage (CFI flash) to the FPGA.

Figure 2-4 shows the architecture of the Avalon-ST x8 mode on the DE10-Pro SX.






Figure 2-4 Avalon-STx8 mode for DE10-Pro SX board

To use this mode, set MSEL[2:0] to "110" as shown in Figure 2-3.

In addition, for the configuration of the FPGA fabric, as shown in **Figure 2-5**, the CFI flash on the DE10-Pro SX board defines two image address spaces, namely the "factory" and "user" image space. The user can store two different designed in these two locations, and through SW4 to switch which image will be booted (See **Figure 2-6**).




Figure 2-5 Two image space in the CFI flash






Figure 2-6 Switch for select factory or user image

Active Serial (Fast) mode

In AS mode, the FPGA's configuration file is stored in the QSPI flash. The Secure Device Manager (SDM) in Stratix 10 FPGA is responsible for the entire AS mode process and interface. The SDM will load the initial configuration firmware from the QSPI flash to configure the FPGA including FPGA I / O and core configuration. HPS part of the boot can also be completed in this mode. **Figure 2-7**shows the architecture of the AS mode of the DE10-Pro SX board.




Figure 2-7 AS mode for the DE10-Pro SX board

To use AS mode in DE10-Pro SX, please refer to **Figure 2-8** and set MSEL[2:0] to "001". For more information on the configuration of Stratix 10 FPGAs, please refer to the file: <u>Intel Stratix 10 Configuration User Guide</u>

19

terasic DE10

DE10-Pro User Manual




Figure 2-8 AS mode setting for MSEL[2:0]

SoC FPGA boot

The boot process for Stratix 10 SoC FPGAs can be divided into two different methods:

- FPGA Configuration First Mode
- HPS Boot First Mode

The difference between the two methods is the initial difference between HPS and FPGA fabric after powering on. More details can be found in the user documentation: Intel Stratix 10 SoC FPGA Boot User Guide.

The factory setting of the SoC boot of the DE10-Pro SX board is the **FPGA Configuration First Mode**. The architecture is shown in the **Figure 2-9**. Two storage mediums are used. **In this architecture, MSEL[2:0] needs to be set to AS mode**. The system needs QSPI flash on DE10-Pro SX as SDM flash for booting.




Figure 2-9 FPGA Configuration First Dual SDM and HPS Flash

The QSPI flash memory has the following boot data for the first part of the SoC FPGA configuration:

- Configuration firmware for the SDM
- FPGA I/O and HPS external memory interface (EMIF) I/O configuration data
- FPGA core configuration data
- HPS First-Stage Boot Loader(FSBL) code and FSBL hardware handoff binary data

Meanwhile, Terasic provides the micro SD card with built-in image data as HPS flash, which is used for HPS boot in the later part. The micro SD card stores the following data:

- Second-Stage Boot Loader(SSBL)
- Kernel Image and Device Tree Blob(DTB)
- Operating System

The factory SoC boot process of DE10-Pro SX is summarized as follows:

When the DE10-Pro SX board is powered on, the SDM will read the configuration firmware and complete SDM initial form the QSPI flash according to the MSEL pin setting. Then, the SDM will configure the FPGA I/O and core (full configuration).

After the FPGA is first configured, SDM continues to load the FSBL(First-Stage Boot Loader) from the QSPI flash and transfer it to the HPS on-chip RAM, and releases the HPS reset to let the HPS start using the FSBL hardware handoff file to setup the clocks, HPS dedicated I/Os, and peripherals.

The FSBL then loads the SSBL(Second-Stage Boot Loader) from the Micro SD Card into HPS SDRAM and passes the control to the SSBL. The SSBL enables more advanced peripherals and loads OS into SDRAM.

Finally, the OS boots and applications are scheduled for runtime launch.



JTAG Programming

The JTAG interface of the DE10-Pro SX is mainly implemented by the USB blaster II circuit on the board. For programming by on-board USB-Blaster II, the following procedures show how to download a configuration bit stream into the Stratix 10 SX FPGA:

- Make sure that power is provided to the FPGA board
- Connect your PC to the FPGA board using a micro-USB cable and make sure the USB-Blaster II driver is installed on the PC.
- Launch Quartus Prime programmer and make sure the USB-Blaster II is detected.
- In Quartus Prime Programmer, add the configuration bit stream file (.so f), check the associated "Program/Configure" item, and click "Start" to s tart FPGA programming.

Quartus Prime 19.1 Patch

When using the Intel® Quartus® Prime Pro Edition software version 19.1 with on board USB blaster II circuit on the DE10-Pro SX board, a USB device enumeration error may occur when using the USB blaster II circuit to the computer hosting the Intel® Quartus® Prime Pro Edition software. To workaround this problem, please download and install patch 0.03 from the links below.

You must install the Intel® Quartus® Prime Pro Edition software version 19.1 software before installing this patch:

- Download the version 19.1 patch 0.03 for Linux (.run)
- Download the version 19.1 patch 0.03 for Window (.run)
- Download the Readme for the version 19.1 patch 0.03 (.txt)

2.3 Setup and Status Components

This section will introduce the use of the switch for setup on the DE10-Pro SX board, as well as a description of the various status LEDs.

Status LED

The FPGA development board includes board-specific status LEDs to indicate board status. Please refer to **Table 2-3** for the description of the LED indicators.



DE10-Pro User Manual 22

Table 2-3 Status LED

Board Reference	LED Name	Description
D6	12-V Power	Illuminates when 12-V power is active.
D5	3.3-V Power	Illuminates when 3.3-V power is active.
D4	CONF DONE	Illuminates when the FPGA is successfully configured. Driven by the MAX V CPLD 5M2210 System Controller.
D3	Loading	Illuminates when the MAX V CPLD 5M2210 System Controller is actively configuring the FPGA. Driven by the MAX 10 CPLD 10M04SCU169 System Controller with the Embedded Blaster CPLD.
D2	Error	Illuminates when the MAX 10 CPLD 10M04SCU169 System Controller fails to configure the FPGA. Driven by the MAX 10 CPLD 10M04SCU169 System Controller.
D1	PAGE	Illuminates when FPGA is configured by the factory configuration bit stream.

Setup PCI Express Control DIP switch

The PCI Express Control DIP switch (SW6) is provided to enable or disable different configurations of the PCIe Connector. **Table 2-4** lists the switch controls and description.

Board Reference	Signal Name Description		Default
SW6.1	PCIE PRSNT2n x1	On : Enable x1 presence detect Off: Disable x1 presence detect	Off
SW6.2	PCIE PRSNT2n x4	On : Enable x4 presence detect Off: Disable x4 presence detect	Off
SW6.3	PCIE_PRSNT2n_x8	On : Enable x8 presence detect	Off

23


Table	2-4	SW6	PCle	Control	DIP	Switch
10010		0110		001101		01111011



		Off: Disable x8 presence detect	
SW6.4	PCIE_PRSNT2n_x16	On : Enable x16 presence detect	On
300.4		Off: Disable x16 presence detect	On

Setup Configure Mode

The SW4 and SW5 slide switches are used to specify the configuration mode of the FPGA. Users can refer to section 2.2 for a more detailed introduction. The factory setting of the MSEL[2:0] is set to "110" positions as shown in **Figure 2-10**.





Select Flash Image for Configuration

The one position of slide switch SW4 is used to specify the image for configuration of the FPGA. Setting Position FACTORY of SW4 to "1" (down position) specifies the default factory image to be loaded, as shown in **Figure 2-11**. Setting Position FACTORY of SW4 to "0" (up position) specifies the DE10-Pro SX to load a user-defined image, as shown in **Figure 2-12**.






Figure 2-11 FACTORY position of slide switch SW4 for Image Select – Factory Image Load




Figure 2-12 FACTORY position of slide switch SW4 for Image Select – User Image Load

■ DDR4A Reference Clock Switch (Only available since version E or later)

The DDR4A SO-DIMM on the DE10-Pro can be used for FPGA fabric or HPS. The Max clock frequency of DDR4 SDRAM controller in the FPGA can reach 1067Mhz (for HPS)



25

and 1333Mhz (for FPGA fabric) respectively.

In order to be able to provide these two clock frequencies to the FPGA, there is a clock selection circuit on the DE10-Pro. As shown in **Figure 2-13**, one SI5340A PLL (166.667Mhz) and one differential oscillator (266.667Mhz) can be provided to the clock MUX chip. User can select which clock to use as the reference clock for DDR4A SO-DIMM through **SW7** (DDR4A Reference Clock Switch, only available since version **E or later**). The factory setting of SW7 (See **Figure 2-14**) is OFF position, which means that 166.67Mhz is the reference clock for the DDR4A SO-DIMM and used for FPGA fabric application.

If DDR4A is used by HPS DDR4 Controller (e.g. Linux boot is enabled), users need to switch SW7 to ON position and 266.67Mhz as the reference clock for the DDR4A SO-DIMM.




Figure 2-13 Clock diagram of the DDR4A SO-DIMM






Figure 2-14 The DDR4A Reference Clock Switch

Table	2-5	SW7	DIP	Switch
		• • • • •		• • • • • • • • •

SW7 Position	Reference Clock Frequency of the DDR4A SO-DIMM	Application
OFF(Default)	166.667Mhz	FPGA Fabric
ON	266.667Mhz	HPS Fabric

2.4 General User I/O

This section describes the user I/O interface of the FPGA and HPS fabric. Please note that the HPS and FPGA portions of the device each have their own pins. Pins are not freely shared between the HPS and the FPGA fabric.



DE10-Pro User Manual

User Defined Push-buttons

The FPGA board includes two FPGA fabric and one HPS fabric user defined push-buttons that allow users to interact with the Stratix 10 SX device. Each push-button provides a high logic level or a low logic level when it is not pressed or pressed, respectively. **Table 2-6** lists the board references, signal names and their corresponding Stratix 10 SX device pin numbers for the push-buttons of the FPGA fabric. **Table 2-7** list the information of the push-button for the HPS fabric.

Table 2-6 Push-button (FPGA fabric) Pin Assignments, Schematic Signal Names, and Functions

Board Reference	Schematic Signal Name	Description		Stratix 10 SX Pin Number
PB0	BUTTON0	High Logic Level when the button	1.8-V	PIN_D24
PB1	BUTTON1	is not pressed	1.8-V	PIN_D23

Table 2-7 Push-button (HPS fabric) Pin Assignments, Schematic Signal Names,and Functions

Board Reference	Schematic Signal Name	Description		Stratix 10 SX Pin Number
PB6	HPS KEY	High Logic Level when the button is not pressed	1.8-V	PIN_C28

User-Defined Dip Switch

There are two positions dip switch (SW0) on the FPGA fabric to provide additional FPGA input control. When a position of dip switch is in the DOWN position or the UPPER position, it provides a low logic level or a high logic level to the Stratix 10 SX FPGA, respectively, as shown in **Figure 2-15**.





Figure 2-15 One Dip switch

 Table 2-8 lists the signal names and their corresponding Stratix 10 SX device pin numbers.

Table 2-8 Dip Switch	Din Assignments	Schomatic S	Signal Namos	and Eurotions
Table 2-0 Dip Switch	riii Assiyiiiieiiis,	Schematic S	nynai naines,	and Functions

Board	Schematic	Description	I/O	Stratix 10 SX
Reference	Signal Name	Description	Standard	Pin Number
SW0	SW0	High logic level when SW in the	1.8-V	PIN_C23
SW1	SW1	UPPER position.	1.8-V	PIN_B23

User-Defined LEDs

The FPGA board consists of 4 FPGA fabric and 1 HPS fabric user-controllable LEDs to allow status and debugging signals to be driven to the LEDs from the designs loaded into the Stratix 10 SX device. Each LED is driven directly by the Stratix 10 SX FPGA. The LED is turned on or off when the associated pins are driven to a low or high logic level, respectively. A list of the pin names on the FPGA that are connected to the LEDs is given in **Table 2-9**. **Table 2-10** list the information of the LED for the HPS fabric.

Table 2-9 User LEDs (FPGA fabric) Pin Assignments, Schematic Signal Names,
and Functions

Board Reference	Schematic Signal Name	Description		Stratix 10 SX Pin Number
LED0	LED0	Driving a logic 0 on the I/C	1.8-V	PIN_B24



DE10-Pro User Manual

LED1	LED1	port turns the LED ON.	1.8-V	PIN_A24
LED2	LED2	Driving a logic 1 on the I/O	1.8-V	PIN_A25
LED3	LED3	port turns the LED OFF.	1.8-V	PIN_A26

Table 2-10 User LEDs (HPS fabric) Pin Assignments, Schematic Signal Names, and Functions

Board	Schematic	Description	I/O	Stratix 10 SX
Reference	Signal Name		Standard	Pin Number
HPS_LED	HPS_LED	Driving a logic 0 on the I/O	1.8-V	PIN_G30
		port turns the LED ON.		
		Driving a logic 1 on the I/O		
		port turns the LED OFF.		

2x5 GPIO Header (Timing Expansion Header)

The FPGA board has one 2x5 GPIO header J5 for expansion function. The pin-out of J5 is shown in **Figure 2-16**. GPIO_P0 ~ GPIO_P3 are bi-direction 1.8V GPIO. GPIO_CLK0 and GPIO_CLK1 are connected to FPGA dedicated clock input and can be configured as two single-ended clock signals. Users can use Terasic defined RS422-RJ45 board and TUB (Timing and UART Board) for RS422 and external clock inputs/UART applications.

Table 2-11 shows the mapping of the FPGA pin assignments to the 2x5 GPIO header.




Figure 2-16 Pin-out of 2x5 expansion header J5

Table 2-11 2x5 GPIO Header Pin Assignments, Schematic Signal Names, and

ter asic

DE10-Pro

User Manual

30

Functions					
Schematic Signal Name	Description I/O Standard		Stratix 10 SX Pin Number		
GPIO_P0	Bi-direction 1.8V GPIO	1.8-V	PIN_BB25		
GPIO_P1	Bi-direction 1.8V GPIO	1.8-V	PIN_BC26		
GPIO_P2	Bi-direction 1.8V GPIO	1.8-V	PIN_BC25		
GPIO_P3	Bi-direction 1.8V GPIO	1.8-V	PIN_BA25		
GPIO_CLK0	FPGA dedicated clock input or Bi-direction 1.8V GPIO	1.8-V	PIN_ BA27		
GPIO_CLK1	FPGA dedicated clock input or Bi-direction 1.8V GPIO	1.8-V	PIN_ BA26		

Functions

2.5 Micro SD Card Socket

The board supports Micro SD card interface with x4 data lines. It serves for an external storage for the HPS fabric. Figure 2-17 shows signals connected between the HPS and Micro SD card socket. Table 2-12 lists the pin assignment of Micro SD card socket to the HPS.




Figure 2-17 Pin-out of Micro SD Card socket

Table 2-12 Micro SD Card Socket Header Pin Assignments, Schematic Signal Names, and Functions

Schemat Signal Na		Description	I/O Standard	Stratix 10 SX Pin Number
HPS_SD_CLK	<	HPS SD Clock	1.8-V	PIN_A31
ter asic	DE10 User	-Pro 31 Manual	Y	www.terasic.com September 30,

HPS_SD_CMD	HPS SD Command Line	1.8-V	PIN_J30
HPS_SD_DATA[0]	HPS SD Data[0]	1.8-V	PIN_P30
HPS_SD_DATA[1]	HPS SD Data[1]	1.8-V	PIN_H30
HPS_SD_DATA[2]	HPS SD Data[2]	1.8-V	PIN_D31
HPS_SD_DATA[3]	HPS SD Data[3]	1.8-Vs	PIN_H32

2.6 40-pin HPS I/O Expansion Connector

The DE10-Pro SX connects the HPS peripheral interfaces I/O such as Gigabit Ethernet, UART and USB OTG to the 40-pin expansion connector (See Figure 2-18 and Figure 2-19). Users can access these interfaces by connecting to the HPS daughter card. User can use these interfaces to communicate, debug and data transfer between HPS and external devices. Table 2-13 lists the pin assignment of 40-pin HPS I/O expansion connector.




Figure 2-18 Connection between the 40-pin HPS I/O connector and FPGA






Figure 2-19 Pin-out of the 40-pin HPS I/O connector

Table 2-13 40-Pin HPS I/O Connector Pin Assignments, Schematic Signal Names, and Functions

Connector Pin NUM	Schematic Signal Name	Description	I/O Standard	Stratix 10 SX Pin Number
5	HPS_USB0_CLK	60MHz Reference Clock Output	1.8-V	PIN_E29
7	HPS_USB0_STP	Stop Data Stream on the Bus	1.8-V	PIN_C33
6	HPS_USB0_DATA0	HPS USB_DATA[0]	1.8-V	PIN_A30
15	HPS_USB0_DATA1	HPS USB_DATA[1]	1.8-V	PIN_C32
10	HPS_USB0_DATA2	HPS USB_DATA[2]	1.8-V	PIN_A29
9	HPS_USB0_DATA3	HPS USB_DATA[3]	1.8-V	PIN_E33
12	HPS_USB0_DATA4	HPS USB_DATA[4]	1.8-V	PIN_F29
11	HPS_USB0_DATA5	HPS USB_DATA[5]	1.8-V	PIN_E32
8	HPS_USB0_DATA6	HPS USB_DATA[6]	1.8-V	PIN_B30



DE10-Pro User Manual

September 30,

35	HPS_USB0_DATA7	HPS USB_DATA[7]	1.8-V	PIN_D29
14	HPS_USB0_NXT	Throttle the Data	1.8-V	PIN_A27
16	HPS_USB0_DIR	Direction of the Data Bus	1.8-V	PIN_D30
17	HPS_EMAC0_TX_CLK	GMII and MII Transmit Clock	1.8-V	PIN_F31
22	HPS_EMAC0_TXD0	GMII and MII transmit data[0]	1.8-V	PIN_J28
18	HPS_EMAC0_TXD1	GMII and MII transmit data[1]	1.8-V	PIN_E28
23	HPS_EMAC0_TXD2	GMII and MII transmit data[2]	1.8-V	PIN_P29
21	HPS_EMAC0_TXD3	GMII and MII transmit data[3]	1.8-V	PIN_B32
27	HPS_EMAC0_TX_CTL	GMII and MII transmit enable	1.8-V	PIN_R29
29	HPS_EMAC0_RX_CTL	GMII and MII receive data valid	1.8-V	PIN_F30
19	HPS_EMAC0_RXD0	GMII and MII receive data[0]	1.8-V	PIN_B34
30	HPS_EMAC0_RXD1	GMII and MII receive data[1]	1.8-V	PIN_E31
20	HPS_EMAC0_RXD2	GMII and MII receive data[2]	1.8-V	PIN_G29
24	HPS_EMAC0_RXD3	GMII and MII receive data[3]	1.8-V	PIN_H28
28	HPS_EMAC0_RX_CLK	GMII and MII receive clock	1.8-V	PIN_G28
36	HPS_EMAC0_MDIO	Management Data	1.8-V	PIN_K31
38	HPS_EMAC0_MDC	Management Data Clock	1.8-V	PIN_B28
34	HPS_UART0_RX	UART Receiver	1.8-V	PIN_K29
33	HPS_UART0_TX	UART Transmitter	1.8-V	PIN_F32
31	SYS_HPS_RST_n	HPS cold rest to daughter card	1.8-V	-
32	HPS_CARD_PRSNT_N	For indicating the HPS	1.8-V	-



DE10-Pro User Manual

I/O card is connected to	
the DE10-Pro SX board.	
Logic low shows the	
expansion board is	
connected.	

2.7 Temperature Sensor and Fan Control

The FPGA board is equipped with a temperature sensor, TMP441AIDCNT, which provides temperature sensing. These functions are accomplished by connecting the temperature sensor to the internal temperature sensing diode of the Stratix 10 SX device. The temperature status registers of the temperature sensor can be programmed by a two-wire I2C bus, which is connected to the Stratix 10 SX FPGA. In addition, the 7-bit slave address for this sensor is set to '0011100b'. **Figure 2-20** shows the connection between the temperature sensor and the Stratix 10 SX FPGA.




Figure 2-20 Connections between the temperature sensor and FPGA

An optional 4-pin +12V air cooler located on J1 of the FPGA board is intended to reduce the temperature of the FPGA. The board is equipped with a Fan-Speed regulator and monitor, MAX6651, through an I2C interface; users regulate and monitor the speed of the fan depending on the measured system temperature. **Figure 2-21** shows the connection between the Fan-Speed Regulator and Monitor and the Stratix 10 SX FPGA.






Figure 2-21 Connections between the Fan-Speed Regulator/ Monitor and the Stratix 10 SX FPGA

The pin assignments for the associated interface are listed in Table 2-14.

Table 2-14 Temperature Sensor and Fan Speed Control Pin Assignments,
Schematic Signal Names, and Functions

Schematic Signal Name	Description	I/O Standard	Stratix 10 SX Pin Number
TEMPDIODEp0	Positive pin of temperature diode in Stratix 10	-	PIN_BJ24
TEMPDIODEn0	Negative pin of temperature diode in Stratix 10	-	PIN_BG24
TEMP_I2C_SCL	2-Wire Serial Clock	1.8-V	PIN_E22
TEMP_I2C_SDA	2-Wire Serial-Data	1.8-V	PIN_E23
FAN_I2C_SCL	2-Wire Serial Clock	1.8-V	PIN_BD26
FAN_I2C_SDA	2-Wire Serial-Data	1.8-V	PIN_BE27
FAN_ALERT_n	Active-low ALERT input	1.8-V	PIN_BE26

2.8 **Power Monitor**

The DE10-Pro SX has implemented two power monitor chips to monitor both board input power and FPGA core power voltage and current. **Figure 2-22** shows the connection between the power monitor chip and the Stratix 10 SX FPGA. The two different LTC2945 power monitor chips share the same I2C bus with different I2C



DE10-Pro User Manual 36

address. The power monitor chips monitor both shunt voltage drops and input power voltage allows user to monitor the total board power and FPGA core power consumption. Programmable calibration value, conversion times, and averaging, combined with an internal multiplier, enable direct readouts of current in amperes and power in watts. **Table 2-15** shows the pin assignment of the power monitor I2C bus.




Figure 2-22 Connections between the Power Monitors and FPGA

Schematic Signal Name	Description	I/O Standard	Stratix 10 SX Pin Number
POWER_MONITOR_I2C_SCL	Power Monitor SCL	1.8V	PIN_F24
POWER_MONITOR_I2C_SDA	Power Monitor SDA	1.8V	PIN_F22
POWER_MONITOR_ALERT_n	Power Monitor ALERT	1.8V	PIN_E24

Table 2-15 Pin Assignment of Power M	Monitor I2C bus
--------------------------------------	-----------------

2.9 Clock Circuit

The development board includes one 50 MHz and two programmable clock generators. **Figure 2-23** shows the default frequencies of on-board all external clocks going to the Stratix 10 SX FPGA.



DE10-Pro User Manual




Figure 2-23 Clock circuit of the FPGA Board

A clock buffer is used to duplicate the 50 MHz TCXO output clock, so there are five 50MHz clocks fed into different five FPGA banks. The two programming clock generators with low-jitter clock outputs are used to provide special and high- quality clock signals for high-speed transceivers and high bandwidth memory. Through I2C serial interface, the clock generator controllers in the Stratix 10 SX FPGA can be used to program these two Si5340As to generate 100G Ethernet QSFP28 and high bandwidth memory reference clocks respectively. Two UFL connectors provide two external single-ended clock inputs or one external differential clock inputs. One oscillator provides a 125 MHz clock used as configuration clock or used as the clock for transceiver calibration. Besides, there is one 100 MHz clock source to use as the FPGA input clock.

In addition, the reference clock (DDR4A_REFCLK_p) for DDR4A can be selected by the SI5340A PLL or by the on-board OSC to the FPGA. For details, please refer to the "DDR4A Reference Clock Switch" part of section 2.2.

Table 2-16lists the clock source, signal names, default frequency and theircorresponding Stratix 10 SX device pin numbers.

Source Schemati Signal Nar	Funct	ions		
		I/O Standard	Stratix 10 SX Pin	Application
DE10-Pro User Manu	38 Ial			www.terasic.com September 30, 2020

Table 2-16 Clock Source, Signal Name	, Default Frequency, Pin Assignments and				
Eurotione					

				Number	
	CLK_50_B2C		1.2V	PIN_AW38	
	CLK_50_B2L		1.2V	PIN_J25	
Y4	CLK_50_B3C	50.0 MHz	1.2V	PIN_BF21	
	CLK_50_B3L		1.2V	PIN_J20	
	CLK_50_B3I		1.8V	PIN_M24	
Y6	CLK_100_B3I	100.0MHz	1.8V	PIN_U24	
U102	DDR4A_REFCLK_p	266.667Mhz Or 166.667Mhz	LVDS	PIN_M35	DDR4 reference clock for A port
J3	UFL_CLKIN_p	User Defined	1.8V	PIN_AN27	External Clock Input
J2	UFL_CLKIN_n	User Defined	1.8V	PIN_AN28	External Clock Input
	QSFP28A_REFCLK_p	644.53125 MHz	LVDS	PIN_T41	100G QSFP28 A port
U20	QSFP28D_REFCLK_p	644.53125 MHz	LVDS	PIN_T9	100G QSFP28 D port
	DDR4B_REFCLK_p	166.667 MHz	LVDS	PIN_J16	DDR4 reference clock for B port
	QSFP28B_REFCLK_p	644.53125 MHz	LVDS	PIN_AM38	100G QSFP28 B port
1129	QSFP28C_REFCLK_p	644.53125 MHz	LVDS	PIN_AM12	100G QSFP28 C port
U28	DDR4C_REFCLK_p	166.667 MHz	LVDS	PIN_BH33	DDR4 reference clock for C port
	DDR4D_REFCLK_p	166.667 MHz	LVDS	PIN_AT17	QDRII+ reference clock for D port

 Table 2-17 lists the programmable oscillator control pins, signal names, I/O standard and their corresponding Stratix 10 SX device pin numbers.

Table 2-17 Programmable clock generator control pin, Signal Name, I/O standard,Pin Assignments and Descriptions

Programma clock	able	Schematic Signal Name	I/O Standard	Stratix 10 SX Pin	Description
ter asic		0-Pro	39		www.terasic.com
www.terasic.com US6		r Manual			September 30, 2020

generator			Number	
	Si5340A0_I2C_SCL	1.8-V	PIN_BJ25	I2C bus, connected
	Si5340A0_I2C_SDA	1.8-V	PIN_BJ26	with Si5340A
Si5340A	Si5340A0_RST_n	1.8-V	PIN_BH27	Si5340A reset signal
(U20)	Si5340A0_INTR	1.8-V	PIN_BH26	Si5340A interrupt
(020)	515540A0_INTR	1.0-V	FIN_DH20	signal
	Si5340A0_OE_n	1.8-V	PIN_BH25	Si5340A output
	515540A0_OL_II	1.0-V	FIN_DH23	enable signal
	Si5340A1_I2C_SCL	1.8-V	PIN_G22	I2C bus, connected
	Si5340 A1_I2C_SDA	1.8-V	PIN_H22	with Si5340A
Si5340A	Si5340A1_RST_n	1.8-V	PIN_G24	Si5340A reset signal
(U28)	Si5340A1_INTR	1.8-V	PIN_H23	Si5340A interrupt
(020)	515540AT_INTR	1.0-V		signal
	Si5340A1_OE_n	1.8-V	PIN_G23	Si5340A output
	515540A1_0E_11	1.0-V	F IIN_023	enable signal

2.10 FLASH Memory

The development board has one 1Gb CFI-compatible synchronous flash devices for non-volatile storage of FPGA configuration data, user application data, and user code space.

The flash has a 16-bit data bus allowing for Avalon-ST x8 configuration. This device is part of the shared flash and MAX (FM) bus, which connects to the flash memory and MAX V CPLD (5M2210) System Controller. **Figure 2-24** shows the connections between the Flash, MAX and Stratix 10 SX FPGA.




Figure 2-24 Connection between the Flash, Max and Stratix 10 SX FPGA

 Table 2-18 lists the flash pin assignments, signal names, and functions.

	i un	ctions	
Schematic Signal Name	Description	I/O Standard	Stratix 10 SX Pin Number
FLASH_A1	Address bus	1.8-V	PIN_V22
FLASH_A2	Address bus	1.8-V	PIN_P23
FLASH_A3	Address bus	1.8-V	PIN_K22
FLASH_A4	Address bus	1.8-V	PIN_R21
FLASH_A5	Address bus	1.8-V	PIN_K24
FLASH_A6	Address bus	1.8-V	PIN_K23
FLASH_A7	Address bus	1.8-V	PIN_R24
FLASH_A8	Address bus	1.8-V	PIN_AR28
FLASH_A9	Address bus	1.8-V	PIN_AR27
FLASH_A10	Address bus	1.8-V	PIN_AN26
FLASH_A11	Address bus	1.8-V	PIN_AP26
FLASH_A12	Address bus	1.8-V	PIN_AN25
FLASH_A13	Address bus	1.8-V	PIN_AU27
FLASH_A14	Address bus	1.8-V	PIN_AP28
FLASH_A15	Address bus	1.8-V	PIN_AT27
FLASH_A16	Address bus	1.8-V	PIN_AY28
FLASH_A17	Address bus	1.8-V	PIN_AY26
FLASH_A18	Address bus	1.8-V	PIN_AP30
FLASH_A19	Address bus	1.8-V	PIN_AW25
FLASH_A20	Address bus	1.8-V	PIN_BB27
FLASH_A21	Address bus	1.8-V	PIN_AT26
FLASH_A22	Address bus	1.8-V	PIN_AP31
FLASH_A23	Address bus	1.8-V	PIN_P24
FLASH_A24	Address bus	1.8-V	PIN_AV26
FLASH_A25	Address bus	1.8-V	PIN_AV27
FLASH_A26	Address bus	1.8-V	PIN_AP29

Table 2-18 Flash Memory Pin Assignments, Schematic Signal Names, andFunctions



DE10-Pro User Manual



Address bus	1.8-V	PIN_N22
Data bus	1.8-V	PIN_N23
Data bus	1.8-V	PIN_R22
Data bus	1.8-V	PIN_U20
Data bus	1.8-V	PIN_L22
Data bus	1.8-V	PIN_J23
Data bus	1.8-V	PIN_U22
Data bus	1.8-V	PIN_V23
Data bus	1.8-V	PIN_V21
Data bus	1.8-V	PIN_M23
Data bus	1.8-V	PIN_R23
Data bus	1.8-V	PIN_T20
Data bus	1.8-V	PIN_V24
Data bus	1.8-V	PIN_M22
Data bus	1.8-V	PIN_T22
Data bus	1.8-V	PIN_T21
Data bus	1.8-V	PIN_J24
Clock	1.8-V	PIN_U23
Reset	1.8-V	PIN_AP25
Chip enable	1.8-V	PIN_AR26
Output enable	1.8-V	PIN_AV25
Write enable	1.8-V	PIN_AT25
Address valid	1.8-V	PIN_AU25
Ready of flash-0	1.8-V	PIN_AW26
	Data bus Data bus Clock Reset Clock Reset Chip enable Write enable	Data bus1.8-VData bus1.8-VClock1.8-VReset1.8-VClock1.8-VChip enable1.8-VOutput enable1.8-VWrite enable1.8-VAddress valid1.8-V

2.11 DDR4 SO-DIMM

The development board supports four independent banks of DDR4 SDRAM SO-DIMM (DDR4A, DDR4B, DDR4C and DDR4D). Each DDR4 SODIMM socket is wired to support a maximum capacity of 8GB with ECC. Among them, only the I/O bank where DDR4A is located can implement Intel Stratix 10 EMIF IP with the Intel Stratix 10 Hard Processor Subsystem (HPS). If no HPS EMIF is used in a system, the DDR4A SODIMM socket can be used for the EMIF of the FPGA fabric.



DE10-Pro User Manual In addition, because the reference clock of the DDR4A SODIMM is different from the other three DDR4 SODIMM. The DDR4A SODIMM socket can run at the fastest clock frequency of 1066MHz, and the other three DDR4 SODIMM clocks can up to 1333MHz memory clock for a maximum theoretical bandwidth up to 153.6Gbps.The reference clock (DDR4A_REFCLK_p) for DDR4A can be selected by the SI5340A PLL or by the on-board OSC to the FPGA. For details, please refer to the "DDR4A Reference Clock Switch" part of section 2.2.

Figure 2-25 shows the connections between the DDR4 SDRAM SO-DIMMs and Stratix 10 SX FPGA.




Figure 2-25 Connection between the DDR4 and Stratix 10 SX FPGA

For better flexibility in use, two DDR4 SO-DIMM sockets also support QDRII+ SRAM and QDR-IV SRAM module designed by Terasic (**DDR4C and DDR4D**). By using two ID pins on DDR4, QDRII+ and QDR-IV modules, the DE10-Pro SX will automatically identify the memory module type and set proper VDD and VDDQ voltage for normal operation of memory. Each QDRII+ SO-DIMM module supports up to 576Mbits with 36-bit data width and 550 MHz clock frequency. Each QDR-IV supports up to 144Mbits with 36-bit data width and 1066 MHz clock frequency. The four DDR4 SO-DIMM sockets in the same group must be inserted with the same memory to prevent dysfunction on memory



DE10-Pro User Manual www.terasic.com September 30, 2020 module that requires higher voltage. Two different memory modules can be inserted separately in right & left groups. For example, users can insert two DDR4 modules on the right side and two QDRII+ SRAM modules (or two QDR-IV SRAM modules) on the left side as shown in **Figure 2-26**.



Two DDR4 modules (right) and two QDR-IV modules (left)




Figure 2-26 Two memory module insertion examples

The pin assignments for DDR4 SDRAM SO-DIMM Bank-A, Bank-B, Bank-C and Bank-D are listed in **Table 2-19,Table 2-20,Table 2-21** and **Table 2-22** respectively. For QDRII+ and QDR-IV SO-DIMM module applications please refer to our example codes in DE10-Pro SX CD-ROM.

 Table 2-19 DDR4-A Bank Pin Assignments, Schematic Signal Names, and



44

www.terasic.com September 30, 2020

Schematic Signal NameDescriptionI/O StandardStratix 10 SX P NumberDDR4A_DQ0Data [0]1.2-V PODPIN_A37DDR4A_DQ1Data [1]1.2-V PODPIN_B37DDR4A_DQ2Data [2]1.2-V PODPIN_B35DDR4A_DQ3Data [3]1.2-V PODPIN_C37DDR4A_DQ4Data [4]1.2-V PODPIN_C37DDR4A_DQ5Data [5]1.2-V PODPIN_C38DDR4A_DQ6Data [6]1.2-V PODPIN_C38DDR4A_DQ6Data [6]1.2-V PODPIN_C35DDR4A_DQ7Data [7]1.2-V PODPIN_C35DDR4A_DQ8Data [8]1.2-V PODPIN_B36DDR4A_DQ9Data [10]1.2-V PODPIN_B35DDR4A_DQ10Data [10]1.2-V PODPIN_E37DDR4A_DQ11Data [11]1.2-V PODPIN_E37DDR4A_DQ12Data [12]1.2-V PODPIN_E37DDR4A_DQ13Data [13]1.2-V PODPIN_D36DDR4A_DQ14Data [14]1.2-V PODPIN_E37DDR4A_DQ15Data [15]1.2-V PODPIN_F37	
DR4A_DQ1 Data [1] 1.2-V POD PIN_B37 DDR4A_DQ2 Data [2] 1.2-V POD PIN_B35 DDR4A_DQ3 Data [3] 1.2-V POD PIN_C37 DDR4A_DQ4 Data [4] 1.2-V POD PIN_C37 DDR4A_DQ4 Data [5] 1.2-V POD PIN_C37 DDR4A_DQ5 Data [6] 1.2-V POD PIN_C38 DDR4A_DQ6 Data [6] 1.2-V POD PIN_C38 DDR4A_DQ6 Data [6] 1.2-V POD PIN_C35 DDR4A_DQ6 Data [7] 1.2-V POD PIN_C35 DDR4A_DQ7 Data [7] 1.2-V POD PIN_B36 DDR4A_DQ8 Data [7] 1.2-V POD PIN_B36 DDR4A_DQ9 Data [8] 1.2-V POD PIN_E39 DDR4A_DQ10 Data [10] 1.2-V POD PIN_E37 DDR4A_DQ11 Data [11] 1.2-V POD PIN_E35 DDR4A_DQ12 Data [12] 1.2-V POD PIN_E38 DDR4A_DQ13 Data [13] 1.2-V POD PIN_E38 DDR4A_DQ14 Data	n
DDR4A_DQ2 Data [2] 1.2-V POD PIN_B35 DDR4A_DQ3 Data [3] 1.2-V POD PIN_C37 DDR4A_DQ4 Data [4] 1.2-V POD PIN_B38 DDR4A_DQ5 Data [5] 1.2-V POD PIN_C38 DDR4A_DQ6 Data [6] 1.2-V POD PIN_C38 DDR4A_DQ6 Data [6] 1.2-V POD PIN_C35 DDR4A_DQ6 Data [6] 1.2-V POD PIN_C35 DDR4A_DQ6 Data [7] 1.2-V POD PIN_C35 DDR4A_DQ7 Data [7] 1.2-V POD PIN_B36 DDR4A_DQ8 Data [7] 1.2-V POD PIN_B36 DDR4A_DQ9 Data [8] 1.2-V POD PIN_E39 DDR4A_DQ10 Data [10] 1.2-V POD PIN_E37 DDR4A_DQ11 Data [11] 1.2-V POD PIN_D35 DDR4A_DQ12 Data [12] 1.2-V POD PIN_B38 DDR4A_DQ13 Data [13] 1.2-V POD PIN_D38 DDR4A_DQ14 Data [14] 1.2-V POD PIN_D34 DDR4A_DQ15 D	
DDR4A_DQ3 Data [3] 1.2-V POD PIN_C37 DDR4A_DQ4 Data [4] 1.2-V POD PIN_B38 DDR4A_DQ5 Data [5] 1.2-V POD PIN_C38 DDR4A_DQ6 Data [6] 1.2-V POD PIN_C35 DDR4A_DQ6 Data [6] 1.2-V POD PIN_C35 DDR4A_DQ7 Data [7] 1.2-V POD PIN_D36 DDR4A_DQ8 Data [8] 1.2-V POD PIN_H37 DDR4A_DQ9 Data [9] 1.2-V POD PIN_E39 DDR4A_DQ9 Data [10] 1.2-V POD PIN_E37 DDR4A_DQ10 Data [10] 1.2-V POD PIN_E37 DDR4A_DQ11 Data [11] 1.2-V POD PIN_E37 DDR4A_DQ12 Data [12] 1.2-V POD PIN_E38 DDR4A_DQ12 Data [12] 1.2-V POD PIN_D35 DDR4A_DQ13 Data [13] 1.2-V POD PIN_B38 DDR4A_DQ14 Data [14] 1.2-V POD PIN_D34 DDR4A_DQ15 Data [15] 1.2-V POD PIN_F37	
DDR4A_DQ4 Data [4] 1.2-V POD PIN_B38 DDR4A_DQ5 Data [5] 1.2-V POD PIN_C38 DDR4A_DQ6 Data [6] 1.2-V POD PIN_C35 DDR4A_DQ7 Data [6] 1.2-V POD PIN_D36 DDR4A_DQ8 Data [7] 1.2-V POD PIN_D36 DDR4A_DQ9 Data [8] 1.2-V POD PIN_B37 DDR4A_DQ9 Data [9] 1.2-V POD PIN_E39 DDR4A_DQ10 Data [10] 1.2-V POD PIN_E37 DDR4A_DQ11 Data [11] 1.2-V POD PIN_E37 DDR4A_DQ12 Data [12] 1.2-V POD PIN_E38 DDR4A_DQ13 Data [13] 1.2-V POD PIN_E38 DDR4A_DQ14 Data [14] 1.2-V POD PIN_E38 DDR4A_DQ13 Data [13] 1.2-V POD PIN_D38 DDR4A_DQ14 Data [14] 1.2-V POD PIN_D34 DDR4A_DQ15 Data [15] 1.2-V POD PIN_F37	
DDR4A_DQ5 Data [5] 1.2-V POD PIN_C38 DDR4A_DQ6 Data [6] 1.2-V POD PIN_C35 DDR4A_DQ7 Data [7] 1.2-V POD PIN_D36 DDR4A_DQ8 Data [8] 1.2-V POD PIN_H37 DDR4A_DQ9 Data [9] 1.2-V POD PIN_E39 DDR4A_DQ10 Data [10] 1.2-V POD PIN_E37 DDR4A_DQ11 Data [11] 1.2-V POD PIN_E37 DDR4A_DQ12 Data [12] 1.2-V POD PIN_E38 DDR4A_DQ13 Data [12] 1.2-V POD PIN_E38 DDR4A_DQ13 Data [13] 1.2-V POD PIN_E38 DDR4A_DQ13 Data [12] 1.2-V POD PIN_E38 DDR4A_DQ13 Data [13] 1.2-V POD PIN_E38 DDR4A_DQ14 Data [13] 1.2-V POD PIN_D38 DDR4A_DQ14 Data [14] 1.2-V POD PIN_D34 DDR4A_DQ15 Data [15] 1.2-V POD PIN_F37	
DDR4A_DQ6 Data [6] 1.2-V POD PIN_C35 DDR4A_DQ7 Data [7] 1.2-V POD PIN_D36 DDR4A_DQ8 Data [8] 1.2-V POD PIN_H37 DDR4A_DQ9 Data [9] 1.2-V POD PIN_E39 DDR4A_DQ10 Data [10] 1.2-V POD PIN_E37 DDR4A_DQ10 Data [10] 1.2-V POD PIN_E37 DDR4A_DQ11 Data [11] 1.2-V POD PIN_E37 DDR4A_DQ12 Data [11] 1.2-V POD PIN_E38 DDR4A_DQ13 Data [12] 1.2-V POD PIN_D38 DDR4A_DQ14 Data [13] 1.2-V POD PIN_B38 DDR4A_DQ15 Data [14] 1.2-V POD PIN_D34	
DDR4A_DQ7 Data [7] 1.2-V POD PIN_D36 DDR4A_DQ8 Data [8] 1.2-V POD PIN_H37 DDR4A_DQ9 Data [9] 1.2-V POD PIN_E39 DDR4A_DQ10 Data [10] 1.2-V POD PIN_E37 DDR4A_DQ10 Data [10] 1.2-V POD PIN_E37 DDR4A_DQ11 Data [11] 1.2-V POD PIN_E37 DDR4A_DQ12 Data [12] 1.2-V POD PIN_E38 DDR4A_DQ13 Data [13] 1.2-V POD PIN_E38 DDR4A_DQ14 Data [13] 1.2-V POD PIN_D38 DDR4A_DQ15 Data [14] 1.2-V POD PIN_D38	
DDR4A_DQ8 Data [8] 1.2-V POD PIN_H37 DDR4A_DQ9 Data [9] 1.2-V POD PIN_E39 DDR4A_DQ10 Data [10] 1.2-V POD PIN_E37 DDR4A_DQ11 Data [11] 1.2-V POD PIN_E37 DDR4A_DQ11 Data [11] 1.2-V POD PIN_E37 DDR4A_DQ12 Data [12] 1.2-V POD PIN_E38 DDR4A_DQ13 Data [13] 1.2-V POD PIN_E38 DDR4A_DQ14 Data [14] 1.2-V POD PIN_D38 DDR4A_DQ15 Data [15] 1.2-V POD PIN_D34	
DDR4A_DQ9 Data [9] 1.2-V POD PIN_E39 DDR4A_DQ10 Data [10] 1.2-V POD PIN_E37 DDR4A_DQ11 Data [11] 1.2-V POD PIN_E37 DDR4A_DQ11 Data [11] 1.2-V POD PIN_D35 DDR4A_DQ12 Data [12] 1.2-V POD PIN_E38 DDR4A_DQ13 Data [13] 1.2-V POD PIN_E38 DDR4A_DQ13 Data [13] 1.2-V POD PIN_D38 DDR4A_DQ14 Data [14] 1.2-V POD PIN_D34 DDR4A_DQ15 Data [15] 1.2-V POD PIN_F37	
DDR4A_DQ10 Data [10] 1.2-V POD PIN_E37 DDR4A_DQ11 Data [11] 1.2-V POD PIN_D35 DDR4A_DQ12 Data [12] 1.2-V POD PIN_E38 DDR4A_DQ13 Data [13] 1.2-V POD PIN_E38 DDR4A_DQ14 Data [14] 1.2-V POD PIN_D38 DDR4A_DQ15 Data [15] 1.2-V POD PIN_D34	
DDR4A_DQ11 Data [11] 1.2-V POD PIN_D35 DDR4A_DQ12 Data [12] 1.2-V POD PIN_E38 DDR4A_DQ13 Data [13] 1.2-V POD PIN_D38 DDR4A_DQ14 Data [14] 1.2-V POD PIN_D34 DDR4A_DQ15 Data [15] 1.2-V POD PIN_F37	
DDR4A_DQ12 Data [12] 1.2-V POD PIN_E38 DDR4A_DQ13 Data [13] 1.2-V POD PIN_D38 DDR4A_DQ14 Data [14] 1.2-V POD PIN_D34 DDR4A_DQ15 Data [15] 1.2-V POD PIN_F37	
DDR4A_DQ13 Data [13] 1.2-V POD PIN_D38 DDR4A_DQ14 Data [14] 1.2-V POD PIN_D34 DDR4A_DQ15 Data [15] 1.2-V POD PIN_F37	
DDR4A_DQ14 Data [14] 1.2-V POD PIN_D34 DDR4A_DQ15 Data [15] 1.2-V POD PIN_F37	
DDR4A_DQ15 Data [15] 1.2-V POD PIN_F37	
DDR4A_DQ16 Data [16] 1.2-V POD PIN_F35	
DDR4A_DQ17 Data [17] 1.2-V POD PIN_J36	
DDR4A_DQ18 Data [18] 1.2-V POD PIN_J35	
DDR4A_DQ19 Data [19] 1.2-V POD PIN_E34	
DDR4A_DQ20 Data [20] 1.2-V POD PIN_G35	
DDR4A_DQ21 Data [21] 1.2-V POD PIN_H36	
DDR4A_DQ22 Data [22] 1.2-V POD PIN_H35	
DDR4A_DQ23 Data [23] 1.2-V POD PIN_H33	
DDR4A_DQ24 Data [24] 1.2-V POD PIN_N32	
DDR4A_DQ25 Data [25] 1.2-V POD PIN_M33	
DDR4A_DQ26 Data [26] 1.2-V POD PIN_K34	
DDR4A_DQ27 Data [27] 1.2-V POD PIN_M34	
DDR4A_DQ28 Data [28] 1.2-V POD PIN_N33	
DDR4A_DQ29 Data [29] 1.2-V POD PIN_N31	
DDR4A_DQ30 Data [30] 1.2-V POD PIN_K33	





DE10-Pro User Manual www.terasic.com

DDR4A_DQ31	Data [31]	1.2-V POD	PIN_K32
DDR4A_DQ32	Data [32]	1.2-V POD	PIN_M25
DDR4A_DQ33	Data [33]	1.2-V POD	PIN_P25
DDR4A_DQ34	Data [34]	1.2-V POD	PIN_T25
DDR4A_DQ35	Data [35]	1.2-V POD	PIN_R26
DDR4A_DQ36	Data [36]	1.2-V POD	PIN_L25
DDR4A_DQ37	Data [37]	1.2-V POD	PIN_N27
DDR4A_DQ38	Data [38]	1.2-V POD	PIN_U25
DDR4A_DQ39	Data [39]	1.2-V POD	PIN_P26
DDR4A_DQ40	Data [40]	1.2-V POD	PIN_U27
DDR4A_DQ41	Data [41]	1.2-V POD	PIN_T29
DDR4A_DQ42	Data [42]	1.2-V POD	PIN_V25
DDR4A_DQ43	Data [43]	1.2-V POD	PIN_U29
DDR4A_DQ44	Data [44]	1.2-V POD	PIN_U28
DDR4A_DQ45	Data [45]	1.2-V POD	PIN_T30
DDR4A_DQ46	Data [46]	1.2-V POD	PIN_V26
DDR4A_DQ47	Data [47]	1.2-V POD	PIN_U30
DDR4A_DQ48	Data [48]	1.2-V POD	PIN_F25
DDR4A_DQ49	Data [49]	1.2-V POD	PIN_K27
DDR4A_DQ50	Data [50]	1.2-V POD	PIN_L27
DDR4A_DQ51	Data [51]	1.2-V POD	PIN_H26
DDR4A_DQ52	Data [52]	1.2-V POD	PIN_H25
DDR4A_DQ53	Data [53]	1.2-V POD	PIN_H27
DDR4A_DQ54	Data [54]	1.2-V POD	PIN_M27
DDR4A_DQ55	Data [55]	1.2-V POD	PIN_G25
DDR4A_DQ56	Data [56]	1.2-V POD	PIN_D26
DDR4A_DQ57	Data [57]	1.2-V POD	PIN_B27
DDR4A_DQ58	Data [58]	1.2-V POD	PIN_G27
DDR4A_DQ59	Data [59]	1.2-V POD	PIN_B25
DDR4A_DQ60	Data [60]	1.2-V POD	PIN_C27
DDR4A_DQ61	Data [61]	1.2-V POD	PIN_C26
DDR4A_DQ62	Data [62]	1.2-V POD	PIN_F27
DDR4A_DQ63	Data [63]	1.2-V POD	PIN_D25
DDR4A_DQ64	Data [64]	1.2-V POD	PIN_R31



DE10-Pro User Manual www.terasic.com

2020

DDR4A_DQ65	Data [65]	1.2-V POD	PIN_T34
DDR4A_DQ66	Data [66]	1.2-V POD	PIN_R34
DDR4A_DQ67	Data [67]	1.2-V POD	PIN_P33
DDR4A_DQ68	Data [68]	1.2-V POD	PIN_T31
DDR4A_DQ69	Data [69]	1.2-V POD	PIN_U33
DDR4A_DQ70	Data [70]	1.2-V POD	PIN_V32
DDR4A_DQ71	Data [71]	1.2-V POD	PIN_U32
DDR4A_DQS0	Data Strobe p[0]	DIFFERENTIAL 1.2-V POD	PIN_A36
DDR4A_DQS_n0	Data Strobe n[0]	DIFFERENTIAL 1.2-V POD	PIN_A35
DDR4A_DQS1	Data Strobe p[1]	DIFFERENTIAL 1.2-V POD	PIN_E36
DDR4A_DQS_n1	Data Strobe n[1]	DIFFERENTIAL 1.2-V POD	PIN_F36
DDR4A_DQS2	Data Strobe p[2]	DIFFERENTIAL 1.2-V POD	PIN_G33
DDR4A_DQS_n2	Data Strobe n[2]	DIFFERENTIAL 1.2-V POD	PIN_G34
DDR4A_DQS3	Data Strobe p[3]	DIFFERENTIAL 1.2-V POD	PIN_L32
DDR4A_DQS_n3	Data Strobe n[3]	DIFFERENTIAL 1.2-V POD	PIN_L31
DDR4A_DQS4	Data Strobe p[4]	DIFFERENTIAL 1.2-V POD	PIN_T26
DDR4A_DQS_n4	Data Strobe n[4]	DIFFERENTIAL 1.2-V POD	PIN_R27
DDR4A_DQS5	Data Strobe p[5]	DIFFERENTIAL 1.2-V POD	PIN_V28
DDR4A_DQS_n5	Data Strobe n[5]	DIFFERENTIAL 1.2-V POD	PIN_V27
DDR4A_DQS6	Data Strobe p[6]	DIFFERENTIAL 1.2-V POD	PIN_J26
DDR4A_DQS_n6	Data Strobe n[6]	DIFFERENTIAL 1.2-V POD	PIN_K26



DE10-Pro User Manual

		DIFFERENTIAL 1.2-V	
DDR4A_DQS7	Data Strobe p[7]	POD	PIN_E26
DDR4A_DQS_n7	Data Strobe n[7]	DIFFERENTIAL 1.2-V POD	PIN_F26
DDR4A_DQS8	Data Strobe p[8]	DIFFERENTIAL 1.2-V POD	PIN_R32
DDR4A_DQS_n8	Data Strobe n[8]	DIFFERENTIAL 1.2-V POD	PIN_T32
DDR4A_DBI_n0	Data Bus Inversion [0]	1.2-V POD	PIN_C36
DDR4A_DBI_n1	Data Bus Inversion [1]	1.2-V POD	PIN_D39
DDR4A_DBI_n2	Data Bus Inversion [2]	1.2-V POD	PIN_F34
DDR4A_DBI_n3	Data Bus Inversion [3]	1.2-V POD	PIN_J34
DDR4A_DBI_n4	Data Bus Inversion [4]	1.2-V POD	PIN_N25
DDR4A_DBI_n5	Data Bus Inversion [5]	1.2-V POD	PIN_V30
DDR4A_DBI_n6	Data Bus Inversion [6]	1.2-V POD	PIN_L26
DDR4A_DBI_n7	Data Bus Inversion [7]	1.2-V POD	PIN_E27
DDR4A_DBI_n8	Data Bus Inversion [8]	1.2-V POD	PIN_U34
DDR4A_A0	Address [0]	SSTL-12	PIN_K38
DDR4A_A1	Address [1]	SSTL-12	PIN_L37
DDR4A_A2	Address [2]	SSTL-12	PIN_M37
DDR4A_A3	Address [3]	SSTL-12	PIN_M38
DDR4A_A4	Address [4]	SSTL-12	PIN_J39
DDR4A_A5	Address [5]	SSTL-12	PIN_J38
DDR4A_A6	Address [6]	SSTL-12	PIN_K39
DDR4A_A7	Address [7]	SSTL-12	PIN_L39
DDR4A_A8	Address [8]	SSTL-12	PIN_P37



DE10-Pro User Manual www.terasic.com

DDR4A_A9	Address [9]	SSTL-12	PIN_R37
DDR4A_A10	Address [10]	SSTL-12	PIN_N37
DDR4A_A11	Address [11]	SSTL-12	PIN_P38
DDR4A_A12	Address [12]	SSTL-12	PIN_P35
DDR4A_A13	Address [13]	SSTL-12	PIN_K36
DDR4A_A14	Address [14]/ WE_n	SSTL-12	PIN_K37
DDR4A_A15	Address [15]/ CAS_n	SSTL-12	PIN_N36
DDR4A_A16	Address [16]/ RAS_n	SSTL-12	PIN_P36
DDR4A_BA0	Bank Select [0]	SSTL-12	PIN_L36
DDR4A_BA1	Bank Select [1]	SSTL-12	PIN_T35
DDR4A_BG0	Bank Group Select [0]	SSTL-12	PIN_R36
DDR4A_BG1	Bank Group Select [1]	SSTL-12	PIN_D40
DDR4A_C0	Chip ID 0	SSTL-12	PIN_F40
DDR4A_C1	Chip ID 1	SSTL-12	PIN_K40
DDR4A_CK	Clock p	DIFFERENTIAL 1.2-V SSTL	PIN_F39
DDR4A_CK_n	Clock n	DIFFERENTIAL 1.2-V SSTL	PIN_G39
DDR4A_CKE	Clock Enable pin	SSTL-12	PIN_L40
DDR4A_ODT	On Die Termination	SSTL-12	PIN_G40
DDR4A_CS_n	Chip Select	SSTL-12	PIN_G38
DDR4A_PAR	Command and Address Parity Input	SSTL-12	PIN_H40
DDR4A_ALERT_n	Register ALERT_n output	1.2 V	PIN_A38
DDR4A_ACT_n	Activation Command Input	SSTL-12	PIN_H38
DDR4A_RESET_n	Chip Reset	1.2 V	PIN_E40



DE10-Pro User Manual

DDR4A_EVENT_n	Chip Temperature Event	1.2 V	PIN_J33
DDR4A_SDA	Chip I2C Serial Data Bus	1.2 V	PIN_T24
DDR4A_SCL	Chip I2C Serial Clock	1.2 V	PIN_L24
DDR4A_REFCLK_p	DDR4 A port Reference Clock p	LVDS	PIN_M35
DDR4A_REFCLK_n	DDR4 A port Reference Clock n	LVDS	PIN_N35

Table 2-20 DDR4-B Pin Assignments, Schematic Signal Names, and Functions

Schematic	Description	I/O Standard	Stratix 10 SX
Signal Name			Pin Number
DDR4B_DQ0	Data [0]	1.2-V POD	PIN_T16
DDR4B_DQ1	Data [1]	1.2-V POD	PIN_V18
DDR4B_DQ2	Data [2]	1.2-V POD	PIN_R19
DDR4B_DQ3	Data [3]	1.2-V POD	PIN_U18
DDR4B_DQ4	Data [4]	1.2-V POD	PIN_U19
DDR4B_DQ5	Data [5]	1.2-V POD	PIN_W18
DDR4B_DQ6	Data [6]	1.2-V POD	PIN_R18
DDR4B_DQ7	Data [7]	1.2-V POD	PIN_V17
DDR4B_DQ8	Data [8]	1.2-V POD	PIN_P16
DDR4B_DQ9	Data [9]	1.2-V POD	PIN_P14
DDR4B_DQ10	Data [10]	1.2-V POD	PIN_P15
DDR4B_DQ11	Data [11]	1.2-V POD	PIN_R13
DDR4B_DQ12	Data [12]	1.2-V POD	PIN_R17
DDR4B_DQ13	Data [13]	1.2-V POD	PIN_N13
DDR4B_DQ14	Data [14]	1.2-V POD	PIN_R14
DDR4B_DQ15	Data [15]	1.2-V POD	PIN_M13
DDR4B_DQ16	Data [16]	1.2-V POD	PIN_J11
DDR4B_DQ17	Data [17]	1.2-V POD	PIN_K10
DDR4B_DQ18	Data [18]	1.2-V POD	PIN_K11
DDR4B_DQ19	Data [19]	1.2-V POD	PIN_J13



DE10-Pro User Manual

2020

DDR4B_DQ20	Data [20]	1.2-V POD	PIN_K13
DDR4B_DQ21	Data [21]	1.2-V POD	PIN_L10
DDR4B_DQ22	Data [22]	1.2-V POD	PIN_K12
DDR4B_DQ23	Data [23]	1.2-V POD	PIN_H11
DDR4B_DQ24	Data [24]	1.2-V POD	PIN_F10
DDR4B_DQ25	Data [25]	1.2-V POD	PIN_E10
DDR4B_DQ26	Data [26]	1.2-V POD	PIN_H10
DDR4B_DQ27	Data [27]	1.2-V POD	PIN_F12
DDR4B_DQ28	Data [28]	1.2-V POD	PIN_G10
DDR4B_DQ29	Data [29]	1.2-V POD	PIN_F11
DDR4B_DQ30	Data [30]	1.2-V POD	PIN_E11
DDR4B_DQ31	Data [31]	1.2-V POD	PIN_E12
DDR4B_DQ32	Data [32]	1.2-V POD	PIN_N20
DDR4B_DQ33	Data [33]	1.2-V POD	PIN_H21
DDR4B_DQ34	Data [34]	1.2-V POD	PIN_P21
DDR4B_DQ35	Data [35]	1.2-V POD	PIN_K19
DDR4B_DQ36	Data [36]	1.2-V POD	PIN_K21
DDR4B_DQ37	Data [37]	1.2-V POD	PIN_J21
DDR4B_DQ38	Data [38]	1.2-V POD	PIN_N21
DDR4B_DQ39	Data [39]	1.2-V POD	PIN_L19
DDR4B_DQ40	Data [40]	1.2-V POD	PIN_H18
DDR4B_DQ41	Data [41]	1.2-V POD	PIN_G19
DDR4B_DQ42	Data [42]	1.2-V POD	PIN_J18
DDR4B_DQ43	Data [43]	1.2-V POD	PIN_G20
DDR4B_DQ44	Data [44]	1.2-V POD	PIN_G18
DDR4B_DQ45	Data [45]	1.2-V POD	PIN_F19
DDR4B_DQ46	Data [46]	1.2-V POD	PIN_K18
DDR4B_DQ47	Data [47]	1.2-V POD	PIN_H20
DDR4B_DQ48	Data [48]	1.2-V POD	PIN_E17
DDR4B_DQ49	Data [49]	1.2-V POD	PIN_D21
DDR4B_DQ50	Data [50]	1.2-V POD	PIN_E18
DDR4B_DQ51	Data [51]	1.2-V POD	PIN_C22
DDR4B_DQ52	Data [52]	1.2-V POD	PIN_D19
DDR4B_DQ53	Data [53]	1.2-V POD	PIN_F17



DE10-Pro User Manual www.terasic.com

DDR4B_DQ54	Data [54]	1.2-V POD	PIN_D18
DDR4B_DQ55	Data [55]	1.2-V POD	PIN_C21
DDR4B_DQ56	Data [56]	1.2-V POD	PIN_B20
DDR4B_DQ57	Data [57]	1.2-V POD	PIN_B18
DDR4B_DQ58	Data [58]	1.2-V POD	PIN_B22
DDR4B_DQ59	Data [59]	1.2-V POD	PIN_A17
DDR4B_DQ60	Data [60]	1.2-V POD	PIN_B19
DDR4B_DQ61	Data [61]	1.2-V POD	PIN_A20
DDR4B_DQ62	Data [62]	1.2-V POD	PIN_A22
DDR4B_DQ63	Data [63]	1.2-V POD	PIN_A19
DDR4B_DQ64	Data [64]	1.2-V POD	PIN_P18
DDR4B_DQ65	Data [65]	1.2-V POD	PIN_K16
DDR4B_DQ66	Data [66]	1.2-V POD	PIN_M15
DDR4B_DQ67	Data [67]	1.2-V POD	PIN_M18
DDR4B_DQ68	Data [68]	1.2-V POD	PIN_N16
DDR4B_DQ69	Data [69]	1.2-V POD	PIN_L16
DDR4B_DQ70	Data [70]	1.2-V POD	PIN_N18
DDR4B_DQ71	Data [71]	1.2-V POD	PIN_M17
DDR4B_DQS0	Data Strobe p[0]	DIFFERENTIAL 1.2-V POD	PIN_U17
DDR4B_DQS_n0	Data Strobe n[0]	DIFFERENTIAL 1.2-V POD	PIN_T17
DDR4B_DQS1	Data Strobe p[1]	DIFFERENTIAL 1.2-V POD	PIN_P12
DDR4B_DQS_n1	Data Strobe n[1]	DIFFERENTIAL 1.2-V POD	PIN_P13
DDR4B_DQS2	Data Strobe p[2]	DIFFERENTIAL 1.2-V POD	PIN_L12
DDR4B_DQS_n2	Data Strobe n[2]	DIFFERENTIAL 1.2-V POD	PIN_M12
DDR4B_DQS3	Data Strobe p[3]	DIFFERENTIAL 1.2-V POD	PIN_H12
DDR4B_DQS_n3	Data Strobe n[3]	DIFFERENTIAL 1.2-V POD	PIN_G12



DE10-Pro User Manual

DDR4B_DQS4	Data Strobe p[4]	DIFFERENTIAL 1.2-V POD	PIN_M20
DDR4B_DQS_n4	Data Strobe n[4]	DIFFERENTIAL 1.2-V POD	PIN_L20
DDR4B_DQS5	Data Strobe p[5]	DIFFERENTIAL 1.2-V POD	PIN_F20
DDR4B_DQS_n5	Data Strobe n[5]	DIFFERENTIAL 1.2-V POD	PIN_F21
DDR4B_DQS6	Data Strobe p[6]	DIFFERENTIAL 1.2-V POD	PIN_D20
DDR4B_DQS_n6	Data Strobe n[6]	DIFFERENTIAL 1.2-V POD	PIN_C20
DDR4B_DQS7	Data Strobe p[7]	DIFFERENTIAL 1.2-V POD	PIN_C17
DDR4B_DQS_n7	Data Strobe n[7]	DIFFERENTIAL 1.2-V POD	PIN_C18
DDR4B_DQS8	Data Strobe p[8]	DIFFERENTIAL 1.2-V POD	PIN_L17
DDR4B_DQS_n8	Data Strobe n[8]	DIFFERENTIAL 1.2-V POD	PIN_K17
DDR4B_DBI_n0	Data Bus Inversion [0]	1.2-V POD	PIN_T19
DDR4B_DBI_n1	Data Bus Inversion [1]	1.2-V POD	PIN_M14
DDR4B_DBI_n2	Data Bus Inversion [2]	1.2-V POD	PIN_J10
DDR4B_DBI_n3	Data Bus Inversion [3]	1.2-V POD	PIN_D11
DDR4B_DBI_n4	Data Bus Inversion [4]	1.2-V POD	PIN_L21
DDR4B_DBI_n5	Data Bus Inversion [5]	1.2-V POD	PIN_J19
DDR4B_DBI_n6	Data Bus Inversion [6]	1.2-V POD	PIN_E19
DDR4B_DBI_n7	Data Bus Inversion	1.2-V POD	PIN_A21



DE10-Pro User Manual www.terasic.com

	[7]		
DDR4B_DBI_n8	Data Bus Inversion [8]	1.2-V POD	PIN_N15
DDR4B_A0	Address [0]	SSTL-12	PIN_C16
DDR4B_A1	Address [1]	SSTL-12	PIN_D16
DDR4B_A2	Address [2]	SSTL-12	PIN_A14
DDR4B_A3	Address [3]	SSTL-12	PIN_A15
DDR4B_A4	Address [4]	SSTL-12	PIN_B14
DDR4B_A5	Address [5]	SSTL-12	PIN_B13
DDR4B_A6	Address [6]	SSTL-12	PIN_A16
DDR4B_A7	Address [7]	SSTL-12	PIN_B15
DDR4B_A8	Address [8]	SSTL-12	PIN_C15
DDR4B_A9	Address [9]	SSTL-12	PIN_D15
DDR4B_A10	Address [10]	SSTL-12	PIN_E16
DDR4B_A11	Address [11]	SSTL-12	PIN_F16
DDR4B_A12	Address [12]	SSTL-12	PIN_L14
DDR4B_A13	Address [13]	SSTL-12	PIN_H15
DDR4B_A14	Address [14]/ WE_n	SSTL-12	PIN_J15
DDR4B_A15	Address [15]/ CAS_n	SSTL-12	PIN_G15
DDR4B_A16	Address [16]/ RAS_n	SSTL-12	PIN_F15
DDR4B_BA0	Bank Select [0]	SSTL-12	PIN_H17
DDR4B_BA1	Bank Select [1]	SSTL-12	PIN_K14
DDR4B_BG0	Bank Group Select [0]	SSTL-12	PIN_J14
DDR4B_BG1	Bank Group Select [1]	SSTL-12	PIN_G13
DDR4B_C0	Chip ID 0	SSTL-12	PIN_F14
DDR4B_C1	Chip ID 1	SSTL-12	PIN_C12
DDR4B_CK	Clock p	DIFFERENTIAL 1.2-V SSTL	PIN_E14
DDR4B_CK_n	Clock n	DIFFERENTIAL 1.2-V	PIN_D14



DE10-Pro User Manual

		SSTL	
DDR4B_CKE	Clock Enable pin	SSTL-12	PIN_C13
DDR4B_ODT	On Die Termination	SSTL-12	PIN_G14
DDR4B_CS_n	Chip Select	SSTL-12	PIN_E13
DDR4B_PAR	Command and Address Parity Input	SSTL-12	PIN_A12
DDR4B_ALERT_n	Register ALERT_n output	1.2 V	PIN_T15
DDR4B_ACT_n	Activation Command Input	SSTL-12	PIN_D13
DDR4B_RESET_n	Chip Reset	1.2 V	PIN_H13
DDR4B_EVENT_n	Chip Temperature Event	1.2 V	PIN_L11
DDR4B_SDA	Chip I2C Serial Data Bus	1.2 V	PIN_P20
DDR4B_SCL	Chip I2C Serial Clock	1.2 V	PIN_D10
DDR4B_REFCLK_p	DDR4 B port Reference Clock p	LVDS	PIN_J16
DDR4B_REFCLK_n	DDR4 B port Reference Clock n	LVDS	PIN_H16

Table 2-21 DDR4-C Pin Assignments, Schematic Signal Names, and Functions

Schematic Signal Name	Description	I/O Standard	Stratix 10 SX Pin Number
DDR4C_DQ0	Data [0]	1.2-V POD	PIN_AP35
DDR4C_DQ1	Data [1]	1.2-V POD	PIN_AT38
DDR4C_DQ2	Data [2]	1.2-V POD	PIN_AP36
DDR4C_DQ3	Data [3]	1.2-V POD	PIN_AR33
DDR4C_DQ4	Data [4]	1.2-V POD	PIN_AN33
DDR4C_DQ5	Data [5]	1.2-V POD	PIN_AR37
DDR4C_DQ6	Data [6]	1.2-V POD	PIN_AR36
DDR4C_DQ7	Data [7]	1.2-V POD	PIN_AR34



DE10-Pro User Manual

DDR4C_DQ8	Data [8]	1.2-V POD	PIN_AU38
DDR4C_DQ9	Data [9]	1.2-V POD	PIN_AV40
DDR4C_DQ10	Data [10]	1.2-V POD	PIN_AW40
DDR4C_DQ11	Data [11]	1.2-V POD	PIN_AV37
DDR4C_DQ12	Data [12]	1.2-V POD	PIN_AU37
DDR4C_DQ13	Data [13]	1.2-V POD	PIN_AW39
DDR4C_DQ14	Data [14]	1.2-V POD	PIN_AV38
DDR4C_DQ15	Data [15]	1.2-V POD	PIN_BA37
DDR4C_DQ16	Data [16]	1.2-V POD	PIN_BD40
DDR4C_DQ17	Data [17]	1.2-V POD	PIN_BF39
DDR4C_DQ18	Data [18]	1.2-V POD	PIN_BG38
DDR4C_DQ19	Data [19]	1.2-V POD	PIN_BH36
DDR4C_DQ20	Data [20]	1.2-V POD	PIN_BE38
DDR4C_DQ21	Data [21]	1.2-V POD	PIN_BE39
DDR4C_DQ22	Data [22]	1.2-V POD	PIN_BG37
DDR4C_DQ23	Data [23]	1.2-V POD	PIN_BH37
DDR4C_DQ24	Data [24]	1.2-V POD	PIN_BB38
DDR4C_DQ25	Data [25]	1.2-V POD	PIN_BB39
DDR4C_DQ26	Data [26]	1.2-V POD	PIN_BC38
DDR4C_DQ27	Data [27]	1.2-V POD	PIN_BC37
DDR4C_DQ28	Data [28]	1.2-V POD	PIN_BA40
DDR4C_DQ29	Data [29]	1.2-V POD	PIN_AY40
DDR4C_DQ30	Data [30]	1.2-V POD	PIN_BC40
DDR4C_DQ31	Data [31]	1.2-V POD	PIN_BB37
DDR4C_DQ32	Data [32]	1.2-V POD	PIN_BF29
DDR4C_DQ33	Data [33]	1.2-V POD	PIN_BE28
DDR4C_DQ34	Data [34]	1.2-V POD	PIN_BJ28
DDR4C_DQ35	Data [35]	1.2-V POD	PIN_BJ30
DDR4C_DQ36	Data [36]	1.2-V POD	PIN_BE32
DDR4C_DQ37	Data [37]	1.2-V POD	PIN_BG32
DDR4C_DQ38	Data [38]	1.2-V POD	PIN_BH28
DDR4C_DQ39	Data [39]	1.2-V POD	PIN_BJ29
DDR4C_DQ40	Data [40]	1.2-V POD	PIN_BE31
DDR4C_DQ41	Data [41]	1.2-V POD	PIN_BD29



DE10-Pro User Manual www.terasic.com

DDR4C_DQ42	Data [42]	1.2-V POD	PIN_BF31
DDR4C_DQ43	Data [43]	1.2-V POD	PIN_BG30
DDR4C_DQ44	Data [44]	1.2-V POD	PIN_BF30
DDR4C_DQ45	Data [45]	1.2-V POD	PIN_BE29
DDR4C_DQ46	Data [46]	1.2-V POD	PIN_BG29
DDR4C_DQ47	Data [47]	1.2-V POD	PIN_BH30
DDR4C_DQ48	Data [48]	1.2-V POD	PIN_BA31
DDR4C_DQ49	Data [49]	1.2-V POD	PIN_BC32
DDR4C_DQ50	Data [50]	1.2-V POD	PIN_BB30
DDR4C_DQ51	Data [51]	1.2-V POD	PIN_AW31
DDR4C_DQ52	Data [52]	1.2-V POD	PIN_BC31
DDR4C_DQ53	Data [53]	1.2-V POD	PIN_AY32
DDR4C_DQ54	Data [54]	1.2-V POD	PIN_BB29
DDR4C_DQ55	Data [55]	1.2-V POD	PIN_BA30
DDR4C_DQ56	Data [56]	1.2-V POD	PIN_AU28
DDR4C_DQ57	Data [57]	1.2-V POD	PIN_AT29
DDR4C_DQ58	Data [58]	1.2-V POD	PIN_AW29
DDR4C_DQ59	Data [59]	1.2-V POD	PIN_AY29
DDR4C_DQ60	Data [60]	1.2-V POD	PIN_AT30
DDR4C_DQ61	Data [61]	1.2-V POD	PIN_AU29
DDR4C_DQ62	Data [62]	1.2-V POD	PIN_AU30
DDR4C_DQ63	Data [63]	1.2-V POD	PIN_BA29
DDR4C_DQ64	Data [64]	1.2-V POD	PIN_BD36
DDR4C_DQ65	Data [65]	1.2-V POD	PIN_BF35
DDR4C_DQ66	Data [66]	1.2-V POD	PIN_BC36
DDR4C_DQ67	Data [67]	1.2-V POD	PIN_BD33
DDR4C_DQ68	Data [68]	1.2-V POD	PIN_BE36
DDR4C_DQ69	Data [69]	1.2-V POD	PIN_BF36
DDR4C_DQ70	Data [70]	1.2-V POD	PIN_BB34
DDR4C_DQ71	Data [71]	1.2-V POD	PIN_BB33
DDR4C_DQS0	Data Strobe p[0]	DIFFERENTIAL 1.2-V POD	PIN_AT37
DDR4C_DQS_n0	Data Strobe n[0]	DIFFERENTIAL 1.2-V POD	PIN_AT36



DDR4C_DQS1	Data Strobe p[1]	DIFFERENTIAL 1.2-V	PIN_AY38
		POD	
DDR4C_DQS_n1	Data Strobe n[1] DIFFERENTIAL 1.2-V PIN_		PIN_AY39
DDR4C_DQS2	Data Strobe p[2]	DIFFERENTIAL 1.2-V POD	PIN_BF37
DDR4C_DQS_n2	Data Strobe n[2]	DIFFERENTIAL 1.2-V POD	PIN_BE37
DDR4C_DQS3	Data Strobe p[3]	DIFFERENTIAL 1.2-V POD	PIN_BD39
DDR4C_DQS_n3	Data Strobe n[3]	DIFFERENTIAL 1.2-V POD	PIN_BD38
DDR4C_DQS4	Data Strobe p[3]	DIFFERENTIAL 1.2-V POD	PIN_BH31
DDR4C_DQS_n4	Data Strobe n[4]	DIFFERENTIAL 1.2-V POD	PIN_BJ31
DDR4C_DQS5	Data Strobe p[5]	DIFFERENTIAL 1.2-V POD	PIN_BC30
DDR4C_DQS_n5	Data Strobe n[5]	DIFFERENTIAL 1.2-V POD	PIN_BD30
DDR4C_DQS6	Data Strobe p[6]	DIFFERENTIAL 1.2-V POD	PIN_BA32
DDR4C_DQS_n6	Data Strobe n[6]	DIFFERENTIAL 1.2-V POD	PIN_BB32
DDR4C_DQS7	Data Strobe p[7]	DIFFERENTIAL 1.2-V POD	PIN_AW28
DDR4C_DQS_n7	Data Strobe n[7]	DIFFERENTIAL 1.2-V POD	PIN_AV28
DDR4C_DQS8	Data Strobe p[8]	DIFFERENTIAL 1.2-V POD	PIN_BD34
DDR4C_DQS_n8	Data Strobe n[8]	DIFFERENTIAL 1.2-V POD	PIN_BD35
DDR4C_DBI_n0	Data Bus Inversion [0]	1.2-V POD	PIN_AP33
DDR4C_DBI_n1	Data Bus Inversion	1.2-V POD	PIN_AY37



DE10-Pro User Manual www.terasic.com September 30,

	[1]		
DDR4C_DBI_n2	Data Bus Inversion [2]	1.2-V POD	PIN_BE40
DDR4C_DBI_n3	Data Bus Inversion [3]	1.2-V POD	PIN_BB40
DDR4C_DBI_n4	Data Bus Inversion [4]	1.2-V POD	PIN_BF32
DDR4C_DBI_n5	Data Bus Inversion [5]	1.2-V POD	PIN_BD31
DDR4C_DBI_n6	Data Bus Inversion [6]	1.2-V POD	PIN_AW30
DDR4C_DBI_n7	Data Bus Inversion [7]	1.2-V POD	PIN_AV30
DDR4C_DBI_n8	Data Bus Inversion [8]	1.2-V POD	PIN_BC35
DDR4C_A0	Address [0]	SSTL-12	PIN_AY34
DDR4C_A1	Address [1]	SSTL-12	PIN_BA34
DDR4C_A2	Address [2]	SSTL-12	PIN_BA36
DDR4C_A3	Address [3]	SSTL-12	PIN_AY36
DDR4C_A4	Address [4]	SSTL-12	PIN_AW34
DDR4C_A5	Address [5]	SSTL-12	PIN_AW35
DDR4C_A6	Address [6]	SSTL-12	PIN_BB35
DDR4C_A7	Address [7]	SSTL-12	PIN_BA35
DDR4C_A8	Address [8]	SSTL-12	PIN_AW33
DDR4C_A9	Address [9]	SSTL-12	PIN_AY33
DDR4C_A10	Address [10]	SSTL-12	PIN_AW36
DDR4C_A11	Address [11]	SSTL-12	PIN_AV36
DDR4C_A12	Address [12]	SSTL-12	PIN_BJ36
DDR4C_A13	Address [13]	SSTL-12	PIN_BE33
DDR4C_A14	Address [14]/ WE_n	SSTL-12	PIN_BE34
DDR4C_A15	Address [15]/ CAS_n	SSTL-12	PIN_BH35
DDR4C_A16	Address [16]/	SSTL-12	PIN_BG35



DE10-Pro User Manual

	RAS_n		
DDR4C_BA0	Bank Select [0]	SSTL-12	PIN_BJ34
DDR4C_BA1	Bank Select [1]	SSTL-12	PIN_BG34
DDR4C_BG0	Bank Group Select [0]	SSTL-12	PIN_BF34
DDR4C_BG1	Bank Group Select [1]	SSTL-12	PIN_AU34
DDR4C_C0	Chip ID 0	SSTL-12	PIN_AR31
DDR4C_C1	Chip ID 1	SSTL-12	PIN_AT34
DDR4C_CK	Clock p	DIFFERENTIAL 1.2-V SSTL	PIN_AV33
DDR4C_CK_n	Clock n	DIFFERENTIAL 1.2-V SSTL	PIN_AV32
DDR4C_CKE	Clock Enable pin	SSTL-12	PIN_AT35
DDR4C_ODT	On Die Termination	SSTL-12	PIN_AR32
DDR4C_CS_n	Chip Select	SSTL-12	PIN_AV35
DDR4C_PAR	Command and Address Parity Input	SSTL-12	PIN_AT32
DDR4C_ALERT_n	Register ALERT_n output	1.2 V	PIN_AP34
DDR4C_ACT_n	Activation Command Input	SSTL-12	PIN_AU35
DDR4C_RESET_n	Chip Reset	1.2 V	PIN_AU33
DDR4C_EVENT_n	Chip Temperature Event	1.2 V	PIN_AY31
DDR4C_SDA	Chip I2C Serial Data Bus	1.2 V	PIN_BH32
DDR4C_SCL	Chip I2C Serial Clock	1.2 V	PIN_BB28
DDR4C_REFCLK_p	DDR4 C port Reference Clock p	LVDS	PIN_BH33
DDR4C_REFCLK_n	DDR4 C port Reference Clock n	LVDS	PIN_BG33



DE10-Pro User Manual www.terasic.com

	able 2-22 DDR4-D FIT Assignments, Schematic Signar Names, and Functions				
Schematic Signal Name	Description	I/O Standard	Stratix 10 SX Pin Number		
DDR4D_DQ0	Data [0]	1.2-V POD	PIN_BF17		
DDR4D_DQ1	Data [1]	1.2-V POD	PIN_BG19		
DDR4D_DQ2	Data [2]	1.2-V POD	PIN_BH20		
DDR4D_DQ3	Data [3]	1.2-V POD	PIN_BG17		
DDR4D_DQ4	Data [4]	1.2-V POD	PIN_BG18		
DDR4D_DQ5	Data [5]	1.2-V POD	PIN_BH21		
DDR4D_DQ6	Data [6]	1.2-V POD	PIN_BG17		
DDR4D_DQ7	Data [7]	1.2-V POD	PIN_BJ18		
DDR4D_DQ8	Data [8]	1.2-V POD	PIN_BD20		
DDR4D_DQ9	Data [9]	1.2-V POD	PIN_BB18		
DDR4D_DQ10	Data [10]	1.2-V POD	PIN_BD19		
DDR4D_DQ11	Data [11]	1.2-V POD	PIN_BE18		
DDR4D_DQ12	Data [12]	1.2-V POD	PIN_BE21		
DDR4D_DQ13	Data [13]	1.2-V POD	PIN_BC18		
DDR4D_DQ14	Data [14]	1.2-V POD	PIN_BD18		
DDR4D_DQ15	Data [15]	1.2-V POD	PIN_BG20		
DDR4D_DQ16	Data [16]	1.2-V POD	PIN_AT19		
DDR4D_DQ17	Data [17]	1.2-V POD	PIN_AR21		
DDR4D_DQ18	Data [18]	1.2-V POD	PIN_AU20		
DDR4D_DQ19	Data [19]	1.2-V POD	PIN_AV20		
DDR4D_DQ20	Data [20]	1.2-V POD	PIN_AR19		
DDR4D_DQ21	Data [21]	1.2-V POD	PIN_AT21		
DDR4D_DQ22	Data [22]	1.2-V POD	PIN_AT20		
DDR4D_DQ23	Data [23]	1.2-V POD	PIN_AP20		
DDR4D_DQ24	Data [24]	1.2-V POD	PIN_BC20		
DDR4D_DQ25	Data [25]	1.2-V POD	PIN_BD21		
DDR4D_DQ26	Data [26]	1.2-V POD	PIN_BA21		
DDR4D_DQ27	Data [27]	1.2-V POD	PIN_BA19		
DDR4D_DQ28	Data [28]	1.2-V POD	PIN_AW19		
DDR4D_DQ29	Data [29]	1.2-V POD	PIN_AW20		

Table 2-22 DDR4-D Pin Assignments, Schematic Signal Names, and Functions



DE10-Pro User Manual www.terasic.com

DDR4D_DQ30	Data [30]	1.2-V POD	PIN_BA20
DDR4D_DQ31	Data [31]	1.2-V POD	PIN_BB19
DDR4D_DQ32	Data [32]	1.2-V POD	PIN_AY16
DDR4D_DQ33	Data [33]	1.2-V POD	PIN_AV17
DDR4D_DQ34	Data [34]	1.2-V POD	PIN_BB17
DDR4D_DQ35	Data [35]	1.2-V POD	PIN_AY17
DDR4D_DQ36	Data [36]	1.2-V POD	PIN_AV16
DDR4D_DQ37	Data [37]	1.2-V POD	PIN_AW16
DDR4D_DQ38	Data [38]	1.2-V POD	PIN_BC17
DDR4D_DQ39	Data [39]	1.2-V POD	PIN_BA17
DDR4D_DQ40	Data [40]	1.2-V POD	PIN_BC15
DDR4D_DQ41	Data [41]	1.2-V POD	PIN_BA16
DDR4D_DQ42	Data [42]	1.2-V POD	PIN_AV15
DDR4D_DQ43	Data [43]	1.2-V POD	PIN_BC13
DDR4D_DQ44	Data [44]	1.2-V POD	PIN_AW14
DDR4D_DQ45	Data [45]	1.2-V POD	PIN_BA15
DDR4D_DQ46	Data [46]	1.2-V POD	PIN_AW15
DDR4D_DQ47	Data [47]	1.2-V POD	PIN_BB13
DDR4D_DQ48	Data [48]	1.2-V POD	PIN_BJ16
DDR4D_DQ49	Data [49]	1.2-V POD	PIN_BH12
DDR4D_DQ50	Data [50]	1.2-V POD	PIN_BJ14
DDR4D_DQ51	Data [51]	1.2-V POD	PIN_BF12
DDR4D_DQ52	Data [52]	1.2-V POD	PIN_BG13
DDR4D_DQ53	Data [53]	1.2-V POD	PIN_BH16
DDR4D_DQ54	Data [54]	1.2-V POD	PIN_BJ13
DDR4D_DQ55	Data [55]	1.2-V POD	PIN_BG12
DDR4D_DQ56	Data [56]	1.2-V POD	PIN_BF14
DDR4D_DQ57	Data [57]	1.2-V POD	PIN_BD15
DDR4D_DQ58	Data [58]	1.2-V POD	PIN_BD16
DDR4D_DQ59	Data [59]	1.2-V POD	PIN_BC16
DDR4D_DQ60	Data [60]	1.2-V POD	PIN_BD14
DDR4D_DQ61	Data [61]	1.2-V POD	PIN_BF15
DDR4D_DQ62	Data [62]	1.2-V POD	PIN_BE13
DDR4D_DQ63	Data [63]	1.2-V POD	PIN_BG15



DE10-Pro User Manual www.terasic.com

DDR4D_DQ64	Data [64]	1.2-V POD	PIN_AT12
DDR4D_DQ65	Data [65]	1.2-V POD	PIN_AP15
DDR4D_DQ66	Data [66]	1.2-V POD	PIN_AT14
DDR4D_DQ67	Data [67]	1.2-V POD	PIN_AR14
DDR4D_DQ68	Data [68]	1.2-V POD	PIN_AP13
DDR4D_DQ69	Data [69]	1.2-V POD	PIN_AP16
DDR4D_DQ70	Data [70]	1.2-V POD	PIN_AU12
DDR4D_DQ71	Data [71]	1.2-V POD	PIN_AV13
DDR4D_DQS0	Data Strobe p[0]	DIFFERENTIAL 1.2-V POD	PIN_BJ19
DDR4D_DQS_n0	Data Strobe n[0]	DIFFERENTIAL 1.2-V POD	PIN_BJ20
DDR4D_DQS1	Data Strobe p[1]	DIFFERENTIAL 1.2-V POD	PIN_BE19
DDR4D_DQS_n1	Data Strobe n[1]	DIFFERENTIAL 1.2-V POD	PIN_BF19
DDR4D_DQS2	Data Strobe p[2]	DIFFERENTIAL 1.2-V POD	PIN_AN21
DDR4D_DQS_n2	Data Strobe n[2]	DIFFERENTIAL 1.2-V POD	PIN_AP21
DDR4D_DQS3	Data Strobe p[3]	DIFFERENTIAL 1.2-V POD	PIN_AW21
DDR4D_DQS_n3	Data Strobe n[3]	DIFFERENTIAL 1.2-V POD	PIN_AY21
DDR4D_DQS4	Data Strobe p[4]	DIFFERENTIAL 1.2-V POD	PIN_AW18
DDR4D_DQS_n4	Data Strobe n[4]	DIFFERENTIAL 1.2-V POD	PIN_AV18
DDR4D_DQS5	Data Strobe p[5]	DIFFERENTIAL 1.2-V POD	PIN_BA14
DDR4D_DQS_n5	Data Strobe n[5]	DIFFERENTIAL 1.2-V POD	PIN_BB14
DDR4D_DQS6	Data Strobe p[6]	DIFFERENTIAL 1.2-V POD	PIN_BJ15
DDR4D_DQS_n6	Data Strobe n[6]	DIFFERENTIAL 1.2-V	PIN_BH15



		POD	
DDR4D_DQS7	Data Strobe p[7]	DIFFERENTIAL 1.2-V POD	PIN_BF16
DDR4D_DQS_n7	Data Strobe n[7]	DIFFERENTIAL 1.2-V POD	PIN_BE16
DDR4D_DQS8	Data Strobe p[8]	DIFFERENTIAL 1.2-V POD	PIN_AP12
DDR4D_DQS_n8	Data Strobe n[8]	DIFFERENTIAL 1.2-V POD	PIN_AR13
DDR4D_DBI_n0	Data Bus Inversion [0]	1.2-V POD	PIN_BE17
DDR4D_DBI_n1	Data Bus Inversion [1]	1.2-V POD	PIN_BF20
DDR4D_DBI_n2	Data Bus Inversion [2]	1.2-V POD	PIN_AN20
DDR4D_DBI_n3	Data Bus Inversion [3]	1.2-V POD	PIN_BC21
DDR4D_DBI_n4	Data Bus Inversion [4]	1.2-V POD	PIN_AY18
DDR4D_DBI_n5	Data Bus Inversion [5]	1.2-V POD	PIN_AY14
DDR4D_DBI_n6	Data Bus Inversion [6]	1.2-V POD	PIN_BG14
DDR4D_DBI_n7	Data Bus Inversion [7]	1.2-V POD	PIN_BD13
DDR4D_DBI_n8	Data Bus Inversion [8]	1.2-V POD	PIN_AU13
DDR4D_A0	Address [0]	SSTL-12	PIN_AY11
DDR4D_A1	Address [1]	SSTL-12	PIN_AW11
DDR4D_A2	Address [2]	SSTL-12	PIN_BA10
DDR4D_A3	Address [3]	SSTL-12	PIN_BA11
DDR4D_A4	Address [4]	SSTL-12	PIN_BA12
DDR4D_A5	Address [5]	SSTL-12	PIN_AY12
DDR4D_A6	Address [6]	SSTL-12	PIN_AV11
DDR4D_A7	Address [7]	SSTL-12	PIN_AV12



DE10-Pro User Manual

DDR4D_A8	Address [8]	SSTL-12	PIN_AW13
DDR4D_A9	Address [9]	SSTL-12	PIN_AY13
DDR4D_A10	Address [10]	SSTL-12	PIN_AW10
DDR4D_A11	Address [11]	SSTL-12	PIN_AV10
DDR4D_A12	Address [12]	SSTL-12	PIN_AN18
DDR4D_A13	Address [13]	SSTL-12	PIN_AR17
DDR4D_A14	Address [14]/ WE_n	SSTL-12	PIN_AR16
DDR4D_A15	Address [15]/ CAS_n	SSTL-12	PIN_AT15
DDR4D_A16	Address [16]/ RAS_n	SSTL-12	PIN_AT16
DDR4D_BA0	Bank Select [0]	SSTL-12	PIN_AU14
DDR4D_BA1	Bank Select [1]	SSTL-12	PIN_AP18
DDR4D_BG0	Bank Group Select [0]	SSTL-12	PIN_AR18
DDR4D_BG1	Bank Group Select [1]	SSTL-12	PIN_BF11
DDR4D_C0	Chip ID 0	SSTL-12	PIN_BE11
DDR4D_C1	Chip ID 1	SSTL-12	PIN_BB10
DDR4D_CK	Clock p	DIFFERENTIAL 1.2-V SSTL	PIN_BC12
DDR4D_CK_n	Clock n	DIFFERENTIAL 1.2-V SSTL	PIN_BB12
DDR4D_CKE	Clock Enable pin	SSTL-12	PIN_BC10
DDR4D_ODT	On Die Termination	SSTL-12	PIN_BE12
DDR4D_CS_n	Chip Select	SSTL-12	PIN_BE10
DDR4D_PAR	Command and Address Parity Input	SSTL-12	PIN_BC11
DDR4D_ALERT_n	Register ALERT_n output	1.2 V	PIN_BH18
DDR4D_ACT_n	Activation Command Input	SSTL-12	PIN_BD10



DE10-Pro User Manual

DDR4D_RESET_n	Chip Reset	1.2 V	PIN_BF10
DDR4D_EVENT_n Chip Temperature Event		1.2 V	PIN_BH13
DDR4D_SDA	Chip I2C Serial Data Bus	1.2 V	PIN_AY19
DDR4D_SCL	Chip I2C Serial Clock	1.2 V	PIN_BE14
DDR4D_REFCLK_p	DDR4 D port Reference Clock p	LVDS	PIN_AT17
DDR4D_REFCLK_n	DDR4 D port Reference Clock n	LVDS	PIN_AU17

2.12 QSPF28 Ports

The development board has four independent 100G QSFP28 connectors that use one transceiver channel each from the Stratix 10 SX FPGA device. These modules take in serial data from the Stratix 10 SX FPGA device and transform them to optical signals. The board includes cage assemblies for the QSFP+ connectors. **Figure 2-27** shows the connections between the QSFP28 and Stratix 10 SX FPGA.




Figure 2-27 Connection between the QSFP28 and Stratix 10 SX FPGA

Table 2-23, Table 2-24, Table 2-25 and Table 2-26 list the QSFP28 A, B, C and D pinassignments and signal names relative to the Stratix 10 SX device.

DE10-Pro

	Assignments, cenematic of	J	
Schematic			Stratix 10
Signal Name	Description	I/O Standard	SX Pin
			Number
		HSSI	
QSFP28A_TX_P0	Transmitter data of channel 0	DIFFERENTIAL	PIN_F49
		I/O	
		HSSI	
QSFP28A_TX_N0	Transmitter data of channel 0	DIFFERENTIAL	PIN_F48
		I/O	
		HSSI	
QSFP28A_RX_P0	Receiver data of channel 0	DIFFERENTIAL	PIN_G43
		I/O	
		HSSI	
QSFP28A_RX_N0	Receiver data of channel 0	DIFFERENTIAL	PIN_G42
		I/O	
		HSSI	
QSFP28A_TX_P1	Transmitter data of channel 1	DIFFERENTIAL	PIN_G47
		I/O	
		HSSI	
QSFP28A_TX_N1	Transmitter data of channel 1	DIFFERENTIAL	PIN_G46
		I/O	
		HSSI	
QSFP28A_RX_P1	Receiver data of channel 1	DIFFERENTIAL	PIN_D45
		I/O	
		HSSI	
QSFP28A_RX_N1	Receiver data of channel 1	DIFFERENTIAL	PIN_D44
		I/O	
		HSSI	
QSFP28A_TX_P2	Transmitter data of channel 2	DIFFERENTIAL	PIN_E47
		I/O	
		HSSI	
QSFP28A_TX_N2	Transmitter data of channel 2	DIFFERENTIAL	PIN_E46
		I/O	
QSFP28A_RX_P2	Receiver data of channel 2	HSSI	PIN_C43

Table 2-23 QSFP28 A Pin Assignments, Schematic Signal Names, and Functions



		DIFFERENTIAL	
		I/O	
		HSSI	
QSFP28A_RX_N2	Receiver data of channel 2	DIFFERENTIAL	PIN_C42
		I/O	
		HSSI	
QSFP28A_TX_P3	Transmitter data of channel 3	DIFFERENTIAL	PIN_C47
		I/O	
		HSSI	
QSFP28A_TX_N3	Transmitter data of channel 3	DIFFERENTIAL	PIN C46
		I/O	1 114_010
		HSSI	
QSFP28A_RX_P3	Receiver data of channel 3	DIFFERENTIAL	PIN_A43
QOFFZOA_NA_F3	Receiver data of channel 5		F IIN_A43
		I/O	
		HSSI	
QSFP28A_RX_N3	Receiver data of channel 3	DIFFERENTIAL	PIN_A42
		I/O	
QSFP28A_REFCLK_p	QSFP28A transceiver	LVDS	PIN_T41
p	reference clock p		
QSFP28A_REFCLK_n	QSFP28A transceiver	LVDS	PIN_T40
	reference clock n	LVDS	1 111 140
QSFP28A_MOD_SEL_n	Module Select	3.0-V LVTTL	PIN_AD35
QSFP28A_RST_n	Module Reset	3.0-V LVTTL	PIN_AC33
QSFP28A_SCL	2-wire serial interface clock	3.0-V LVTTL	PIN_AC36
QSFP28A_SDA	2-wire serial interface data	3.0-V LVTTL	PIN_AC35
QSFP28A_LP_MODE	Low Power Mode	3.0-V LVTTL	PIN_AB36
QSFP28A_INTERRUPT			
n	Interrupt	3.0-V LVTTL	PIN_AB35
QSFP28A MOD PRS			
n	Module Present	3.0-V LVTTL	PIN_AB34

Table 2-24 QSFP28 B Pin Assignments, Schematic Signal Names, and Functions

	ematic I Name	Description	I/O Standard	Stratix 10 SX Pin Number
ter asic www.terasic.com	DE10-Pro User Manual	68		erasic.com tember 30, 2020

QSFP28B_TX_P0	Transmitter data of channel 0	HSSI DIFFERENTIAL PIN_AK49 I/O
QSFP28B_TX_N0	Transmitter data of channel 0	HSSI DIFFERENTIAL PIN_AK48 I/O
QSFP28B_RX_P0	Receiver data of channel 0	HSSI DIFFERENTIAL PIN_AL43 I/O
QSFP28B_RX_N0	Receiver data of channel 0	HSSI DIFFERENTIAL PIN_AL42 I/O
QSFP28B_TX_P1	Transmitter data of channel 1	HSSI DIFFERENTIAL PIN_AL47 I/O
QSFP28B_TX_N1	Transmitter data of channel 1	HSSI DIFFERENTIAL PIN_AL46 I/O
QSFP28B_RX_P1	Receiver data of channel 1	HSSI DIFFERENTIAL PIN_AH45 I/O
QSFP28B_RX_N1	Receiver data of channel 1	HSSI DIFFERENTIAL PIN_AH44 I/O
QSFP28B_TX_P2	Transmitter data of channel 2	HSSI DIFFERENTIAL PIN_AJ47 I/O
QSFP28B_TX_N2	Transmitter data of channel 2	HSSI DIFFERENTIAL PIN_AJ46 I/O
QSFP28B_RX_P2	Receiver data of channel 2	HSSI DIFFERENTIAL PIN_AF45 I/O
QSFP28B_RX_N2	Receiver data of channel 2	HSSI DIFFERENTIAL



		I/O	
QSFP28B TX P3	Transmitter data of channel 3	HSSI	PIN AF49
		I/O	1 111_7 11 110
		HSSI	
QSFP28B_TX_N3	Transmitter data of channel 3	DIFFERENTIAL	PIN_AF48
		I/O	
		HSSI	
QSFP28B_RX_P3	Receiver data of channel 3	DIFFERENTIAL	PIN_AG43
		I/O	
		HSSI	
QSFP28B_RX_N3	Receiver data of channel 3	DIFFERENTIAL	PIN_AG42
		I/O	
QSFP28B_REFCLK_p	QSFP28B transceiver	LVDS	PIN_AM38
QOFFZOD_KEFULK_P	reference clock p		FIIN_AIVISO
QSFP28B_REFCLK_n	QSFP28B transceiver	LVDS	
QOFF20D_KEFULK_II	reference clock n		PIN_AM37
QSFP28B_MOD_SEL_n	Module Select	3.0-V LVTTL	PIN_AJ33
QSFP28B_RST_n	Module Reset	3.0-V LVTTL	PIN_AG34
QSFP28B_SCL	2-wire serial interface clock	3.0-V LVTTL	PIN_AH32
QSFP28B_SDA	2-wire serial interface data	3.0-V LVTTL	PIN_AE36
QSFP28B_LP_MODE	Low Power Mode	3.0-V LVTTL	PIN_AF34
QSFP28B_INTERRUPT_n	Interrupt	3.0-V LVTTL	PIN_AF17
QSFP28B_MOD_PRS_n	Module Present	3.0-V LVTTL	PIN_AH17

Table 2-25 QSFP28 C Pin Assignments, Schematic Signal Names, and Functions

Schematic Signal Name	Description	I/O Standard	Stratix 10 SX Pin Number
QSFP28C_TX_P0	Transmitter data of channel 0	HSSI DIFFERENTIAL I/O	PIN_AK1
QSFP28C_TX_N0	Transmitter data of channel 0	HSSI DIFFERENTIAL I/O	PIN_AK2



QSFP28C_RX_P0	Receiver data of channel 0	HSSI DIFFERENTIAL I/O	PIN_AL7
QSFP28C_RX_N0	Receiver data of channel 0	HSSI DIFFERENTIAL I/O	PIN_AL8
QSFP28C_TX_P1	Transmitter data of channel 1	HSSI DIFFERENTIAL I/O	PIN_AL3
QSFP28C_TX_N1	Transmitter data of channel 1	HSSI DIFFERENTIAL I/O	PIN_AL4
QSFP28C_RX_P1	Receiver data of channel 1	HSSI DIFFERENTIAL I/O	PIN_AH5
QSFP28C_RX_N1	Receiver data of channel 1	HSSI DIFFERENTIAL I/O	PIN_AH6
QSFP28C_TX_P2	Transmitter data of channel 2	HSSI DIFFERENTIAL I/O	PIN_AJ3
QSFP28C_TX_N2	Transmitter data of channel 2	HSSI DIFFERENTIAL I/O	PIN_AJ4
QSFP28C_RX_P2	Receiver data of channel 2	HSSI DIFFERENTIAL I/O	PIN_AF5
QSFP28C_RX_N2	Receiver data of channel 2	HSSI DIFFERENTIAL I/O	PIN_AF6
QSFP28C_TX_P3	Transmitter data of channel 3	HSSI DIFFERENTIAL I/O	PIN_AF1
QSFP28C_TX_N3	Transmitter data of channel 3	HSSI DIFFERENTIAL	PIN_AF2



		I/O	
		HSSI	
QSFP28C_RX_P3	Receiver data of channel 3	DIFFERENTIAL	PIN_AG7
		I/O	
		HSSI	
QSFP28C_RX_N3	Receiver data of channel 3	DIFFERENTIAL	PIN_AG8
		I/O	
QSFP28C_REFCLK_p	QSFP28C transceiver	LVDS	PIN_AM12
	reference clock p		
QSFP28C_REFCLK_n	QSFP28C transceiver	LVDS	PIN_AM13
	reference clock n		
QSFP28C_MOD_SEL_n	Module Select	3.0-V LVTTL	PIN_AE14
QSFP28C_RST_n	Module Reset	3.0-V LVTTL	PIN_AD15
QSFP28C_SCL	2-wire serial interface clock	3.0-V LVTTL	PIN_AD16
QSFP28C_SDA	2-wire serial interface data	3.0-V LVTTL	PIN_AF15
QSFP28C_LP_MODE	Low Power Mode	3.0-V LVTTL	PIN_AE16
QSFP28C_INTERRUPT_n	Interrupt	3.0-V LVTTL	PIN_AF16
QSFP28C_MOD_PRS_n	Module Present	3.0-V LVTTL	PIN_AH16

Table 2-26 QSFP+ D Pin Assignments, Schematic Signal Names, and Functions

Schematic Signal Name	Description	I/O Standard	Stratix 10 SX Pin Number
QSFP28D_TX_P0	Transmitter data of channel 0	HSSI DIFFERENTIAL I/O	PIN_F1
QSFP28D_TX_N0	Transmitter data of channel 0	HSSI DIFFERENTIAL I/O	PIN_F2
QSFP28D_RX_P0	Receiver data of channel 0	HSSI DIFFERENTIAL I/O	PIN_G7
QSFP28D_RX_N0	Receiver data of channel 0	HSSI DIFFERENTIAL I/O	PIN_G8



QSFP28D_TX_P1	Transmitter data of channel 1	HSSI DIFFERENTIAL I/O	PIN_G3
QSFP28D_TX_N1	Transmitter data of channel 1	HSSI DIFFERENTIAL I/O	PIN_G4
QSFP28D_RX_P1	Receiver data of channel 1	HSSI DIFFERENTIAL I/O	PIN_D5
QSFP28D_RX_N1	Receiver data of channel 1	HSSI DIFFERENTIAL I/O	PIN_D6
QSFP28D_TX_P2	Transmitter data of channel 2	HSSI DIFFERENTIAL I/O	PIN_E3
QSFP28D_TX_N2	Transmitter data of channel 2	HSSI DIFFERENTIAL I/O	PIN_E4
QSFP28D_RX_P2	Receiver data of channel 2	HSSI DIFFERENTIAL I/O	PIN_C7
QSFP28D_RX_N2	Receiver data of channel 2	HSSI DIFFERENTIAL I/O	PIN_C8
QSFP28D_TX_P3	Transmitter data of channel 3	HSSI DIFFERENTIAL I/O	PIN_C3
QSFP28D_TX_N3	Transmitter data of channel 3	HSSI DIFFERENTIAL I/O	PIN_C4
QSFP28D_RX_P3	Receiver data of channel 3	HSSI DIFFERENTIAL I/O	PIN_A7
QSFP28D_RX_N3	Receiver data of channel 3	HSSI DIFFERENTIAL	PIN_A8



		I/O	
QSFP28D_REFCLK_p	QSFP28D transceiver	LVDS	PIN T9
QOFF20D_REFULK_P	reference clock p		PIN_19
QSFP28D REFCLK n	QSFP28D transceiver	LVDS	PIN T10
QOFF20D_REFULK_II	reference clock n		PIN_110
QSFP28D_MOD_SEL_n	Module Select	3.0-V LVTTL	PIN_AB12
QSFP28D_RST_n	Module Reset	3.0-V LVTTL	PIN_AB13
QSFP28D_SCL	2-wire serial interface clock	3.0-V LVTTL	PIN_AB14
QSFP28D_SDA	2-wire serial interface data	3.0-V LVTTL	PIN_AC14
QSFP28D_LP_MODE	Low Power Mode	3.0-V LVTTL	PIN_AB15
QSFP28D_INTERRUPT_n	Interrupt	3.0-V LVTTL	PIN_AD14
QSFP28D_MOD_PRS_n	Module Present	3.0-V LVTTL	PIN_AC15

2.13 PCI Express

The FPGA development board is designed to fit entirely into a PC motherboard with x16 PCI Express slot. Utilizing built-in transceivers on a Stratix 10 SX device, it is able to provide a fully integrated PCI Express-compliant solution for multi-lane (x1, x4, x8 and x16) applications. With the PCI Express hard IP block incorporated in the Stratix 10 SX device, it will allow users to implement simple and fast protocol, as well as saving logic resources for logic application. **Figure 2-28** presents the pin connection established between the Stratix 10 SX and PCI Express.

The PCI Express interface supports complete PCI Express Gen1 at 2.5Gbps/lane, Gen2 at 5.0Gbps/lane, and Gen3 at 8.0Gbps/lane protocol stack solution compliant to PCI Express base specification 3.0 that includes PHY-MAC, Data Link, and transaction layer circuitry embedded in PCI Express hard IP blocks.

Please note that it is a requirement that you connect the PCIe external power connector 8-pin 12V DC power connector in the FPGA to avoid FPGA damage due to insufficient power. The PCIE_REFCLK_p signal is a differential input that is driven from the PC motherboard on this board through the PCIe edge connector. A DIP switch (SW6) is connected to the PCI Express to allow different configurations to enable a x1, x4, x8 or x16 PCIe.



DE10-Pro User Manual **Table 2-27** summarizes the PCI Express pin assignments of the signal names relativeto the Stratix 10 SX FPGA.




Figure 2-28 PCI Express pin connection

Table 2-27 PCI Express Pin Assignments, Schematic Signal Names, and Functions

Schematic			Stratix 10 SX
Signal Name	Description	I/O Standard	Pin Number
		HIGH SPEED	
PCIE_TX_p0	Add-in card transmit bus	DIFFERENTIAL	PIN_BJ46
		I/O	
		HIGH SPEED	
PCIE_TX_n0	Add-in card transmit bus	DIFFERENTIAL	PIN_BJ45
		I/O	
		HIGH SPEED	
PCIE_TX_p1	Add-in card transmit bus	DIFFERENTIAL	PIN_BF45
		I/O	
		HIGH SPEED	
PCIE_TX_n1	Add-in card transmit bus	DIFFERENTIAL	PIN_BF44
		I/O	
		HIGH SPEED	
PCIE_TX_p2	Add-in card transmit bus	DIFFERENTIAL	PIN_BG47
		I/O	
PCIE_TX_n2	Add-in card transmit bus	HIGH SPEED	PIN_BG46



		DIFFERENTIAL	
		I/O	
		HIGH SPEED	
PCIE_TX_p3	Add-in card transmit bus	DIFFERENTIAL	PIN_BE47
		I/O	
		HIGH SPEED	
PCIE_TX_n3	Add-in card transmit bus	DIFFERENTIAL	PIN_BE46
		I/O	
		HIGH SPEED	
PCIE_TX_p4	Add-in card transmit bus	DIFFERENTIAL	PIN_BF49
		I/O	
		HIGH SPEED	
PCIE_TX_n4	Add-in card transmit bus	DIFFERENTIAL	PIN_BF48
		I/O	
		HIGH SPEED	
PCIE_TX_p5	Add-in card transmit bus	DIFFERENTIAL	PIN_BC47
		I/O	
		HIGH SPEED	
PCIE_TX_n5	Add-in card transmit bus	DIFFERENTIAL	PIN_BC46
		I/O	
		HIGH SPEED	
PCIE_TX_p6	Add-in card transmit bus	DIFFERENTIAL	PIN_BD49
		I/O	
		HIGH SPEED	
PCIE_TX_n6	Add-in card transmit bus	DIFFERENTIAL	PIN_BD48
		I/O	
		HIGH SPEED	
PCIE_TX_p7	Add-in card transmit bus	DIFFERENTIAL	PIN_BA47
		I/O	
		HIGH SPEED	
PCIE_TX_n7	Add-in card transmit bus	DIFFERENTIAL	PIN_BA46
		I/O	
		HIGH SPEED	
PCIE_TX_p8	Add-in card transmit bus	DIFFERENTIAL	PIN_BB49
		I/O	



PCIE_TX_n8	Add-in card transmit bus	HIGH SPEED DIFFERENTIAL I/O	PIN_BB48
PCIE_TX_p9	Add-in card transmit bus	HIGH SPEED DIFFERENTIAL I/O	PIN_AW47
PCIE_TX_n9	Add-in card transmit bus	HIGH SPEED DIFFERENTIAL I/O	PIN_AW46
PCIE_TX_p10	Add-in card transmit bus	HIGH SPEED DIFFERENTIAL I/O	PIN_AY49
PCIE_TX_n10	Add-in card transmit bus	HIGH SPEED DIFFERENTIAL I/O	PIN_AY48
PCIE_TX_p11	Add-in card transmit bus	HIGH SPEED DIFFERENTIAL I/O	PIN_AU47
PCIE_TX_n11	Add-in card transmit bus	HIGH SPEED DIFFERENTIAL I/O	PIN_AU46
PCIE_TX_p12	Add-in card transmit bus	HIGH SPEED DIFFERENTIAL I/O	PIN_AV49
PCIE_TX_n12	Add-in card transmit bus	HIGH SPEED DIFFERENTIAL I/O	PIN_AV48
PCIE_TX_p13	Add-in card transmit bus	HIGH SPEED DIFFERENTIAL I/O	PIN_AR47
PCIE_TX_n13	Add-in card transmit bus	HIGH SPEED DIFFERENTIAL I/O	PIN_AR46
PCIE_TX_p14	Add-in card transmit bus	HIGH SPEED DIFFERENTIAL	PIN_AT49



		I/O	
PCIE_TX_n14	Add-in card transmit bus	HIGH SPEED DIFFERENTIAL I/O	PIN_AT48
PCIE_TX_p15	Add-in card transmit bus	HIGH SPEED DIFFERENTIAL I/O	PIN_AP49
PCIE_TX_n15	Add-in card transmit bus	HIGH SPEED DIFFERENTIAL I/O	PIN_AP48
PCIE_RX_p0	Add-in card receive bus	CURRENT MODE LOGIC (CML)	PIN_BH41
PCIE_RX_n0	Add-in card receive bus	CURRENT MODE LOGIC (CML)	PIN_BH40
PCIE_RX_p1	Add-in card receive bus	CURRENT MODE LOGIC (CML)	PIN_BJ43
PCIE_RX_n1	Add-in card receive bus	CURRENT MODE LOGIC (CML)	PIN_BJ42
PCIE_RX_p2	Add-in card receive bus	CURRENT MODE LOGIC (CML)	PIN_BG43
PCIE_RX_n2	Add-in card receive bus	CURRENT MODE LOGIC (CML)	PIN_BG42
PCIE_RX_p3	Add-in card receive bus	CURRENT MODE LOGIC (CML)	PIN_BE43
PCIE_RX_n3	Add-in card receive bus	CURRENT MODE LOGIC (CML)	PIN_BE42
PCIE_RX_p4	Add-in card receive bus	CURRENT	PIN_BC43



		MODE LOGIC	
		(CML)	
		CURRENT	
PCIE_RX_n4	Add-in card receive bus	MODE LOGIC	PIN_BC42
		(CML)	
		CURRENT	
PCIE_RX_p5	Add-in card receive bus	MODE LOGIC	PIN_BD45
		(CML)	
	Add in conduct the burn	CURRENT	
PCIE_RX_n5	Add-in card receive bus	MODE LOGIC	PIN_BD44
		(CML) CURRENT	
PCIE_RX_p6	Add-in card receive bus	MODE LOGIC	PIN_BA43
		(CML)	
		CURRENT	
PCIE_RX_n6	Add-in card receive bus	MODE LOGIC	PIN_BA42
		(CML)	
		CURRENT	
PCIE_RX_p7	Add-in card receive bus	MODE LOGIC	PIN_BB45
		(CML)	
		CURRENT	
PCIE_RX_n7	Add-in card receive bus	MODE LOGIC	PIN_BB44
		(CML)	
	Add-in card receive bus	CURRENT MODE LOGIC	PIN_AW43
PCIE_RX_p8	Add-in card receive bus	(CML)	FIN_AVV43
		CURRENT	
PCIE_RX_n8	Add-in card receive bus	MODE LOGIC	PIN_AW42
		(CML)	_
		CURRENT	
PCIE_RX_p9	Add-in card receive bus	MODE LOGIC	PIN_AY45
		(CML)	
		CURRENT	
PCIE_RX_n9	Add-in card receive bus	MODE LOGIC	PIN_AY44
		(CML)	



PCIE_RX_p10	Add-in card receive bus	CURRENT MODE LOGIC (CML)	PIN_AU43
PCIE_RX_n10	Add-in card receive bus	CURRENT MODE LOGIC (CML)	PIN_AU42
PCIE_RX_p11	Add-in card receive bus	CURRENT MODE LOGIC (CML)	PIN_AV45
PCIE_RX_n11	Add-in card receive bus	CURRENT MODE LOGIC (CML)	PIN_AV44
PCIE_RX_p12	Add-in card receive bus	CURRENT MODE LOGIC (CML)	PIN_AR43
PCIE_RX_n12	Add-in card receive bus	CURRENT MODE LOGIC (CML)	PIN_AR42
PCIE_RX_p13	Add-in card receive bus	CURRENT MODE LOGIC (CML)	PIN_AT45
PCIE_RX_n13	Add-in card receive bus	CURRENT MODE LOGIC (CML)	PIN_AT44
PCIE_RX_p14	Add-in card receive bus	CURRENT MODE LOGIC (CML)	PIN_AP45
PCIE_RX_n14	Add-in card receive bus	CURRENT MODE LOGIC (CML)	PIN_AP44
PCIE_RX_p15	Add-in card receive bus	CURRENT MODE LOGIC (CML)	PIN_AN43
PCIE_RX_n15	Add-in card receive bus	CURRENT MODE LOGIC	PIN_AN42



		(CML)	
PCIE_REFCLK_p	Motherboard reference clock	HCSL	PIN_AM41
PCIE_REFCLK_n	Motherboard reference clock	HCSL	PIN_AM40
PCIE_PERST_n	Reset	3.0-V LVTTL	PIN_AJ34
PCIE_SMBCLK	SMB clock	1.2-V	PIN_BA39
PCIE_SMBDAT	SMB data	1.2-V	PIN_BF40
PCIE_WAKE_n	Wake signal	1.2-V	PIN_BC33
PCIE_PRSNT1n	Hot plug detect	-	-
PCIE_PRSNT2n_x1	Hot plug detect x1 PCIe slot	-	-
	enabled using SW6 dip switch		
PCIE PRSNT2n x4	Hot plug detect x4 PCIe slot	-	-
	enabled using SW6 dip switch		
PCIE_PRSNT2n_x8	Hot plug detect x8 PCIe slot	-	-
	enabled using SW6 dip switch		
PCIE_PRSNT2n_x16	Hot plug detect x16 PCIe slot	-	-
	enabled using SW6 dip switch		



Chapter 3

System Builder

his chapter describes how users can create a custom design project for the FPGA board from a software tool named System Builder.

3.1 Introduction

The System Builder is a Windows based software utility. It is designed to help users create a Quartus Prime project for the FPGA board within minutes. The Quartus Prime project files generated include:

- Quartus Prime Project File (.qpf)
- Quartus Prime Setting File (.qsf)
- Top-Level Design File (.v)
- External PLL Controller (.v)
- Synopsis Design Constraints file (.sdc)
- Pin Assignment Document (.htm)

The System Builder not only can generate the files above, but can also provide error-checking rules to handle situation that are prone to errors. The common mistakes that users encounter are the following:

- Board damaged for wrong pin/bank voltage assignment.
- Board malfunction caused by wrong device connections or missing pin counts for connected ends.
- Performance dropped because of improper pin assignments



3.2 General Design Flow

This section will introduce the general design flow to build a project for the FPGA board via the System Builder. The general design flow is illustrated in **Figure 3-1**.

Users should launch System Builder and create a new project according to their design requirements. When users complete the settings, the System Builder will generate two major files which include top-level design file (.v) and the Quartus Prime setting file (.qsf).

The top-level design file contains top-level Verilog wrapper for users to add their own design/logic. The Quartus Prime setting file contains information such as FPGA device type, top-level pin assignment, and I/O standard for each user-defined I/O pin.

Finally, the Quartus Prime programmer must be used to download SOF file to the FPGA board using JTAG interface.




Figure 3-1 the general design flow of building a project



3.3 Using System Builder

This section provides detailed procedures on how the System Builder is used.

Install and Launch the System Builder

The System Builder is located under the directory: **"Tools\SystemBuilder"** in the System CD. Users can copy the entire folder to the host computer without installing the utility. Please execute the SystemBuilder.exe on the host computer, as shown in **Figure 3-2**.




Figure 3-2 The System Builder window

Select FPGA

As described in section 1.2, DE10-Pro SX version D supports three types FPGA, users can select FPGA P/N in System Builder as shown in **Figure 3-3**.



DE10-Pro System Builder V1.2.0	×
ter asic	System Configuration FPGA P/N revD SX, 1SX280HU2F50E1VG
DE10 Pro FPGA Board	Project Name: IPVD GX. TSG280HUTF80ETVG Top File Type: revC GX. 1SG280HU2F50E2VG Import CGX. 1SG280HU2F50E2VG revC GX. 1SG165HU2F50E2VG Import CGX. 1SG165HU2F50E1VG revC GX. 1SG280LU2F50E1VG Import CGX. 1SG280LU2F50E1VG revB GX. 1SG280LU2F50E1VG Import CGX. 1SG280LU2F50E1VG Import CGX. 1SG280LU2F50E1VG Import CGX. 1SG280LU2F50E1VG Import
Si5340A0 QSFP28A_REFCLK_p/n: 644.53125 VMHz QSFP28D_REFCLK_p/n: 644.53125 VMHz DDR4A_REFCLK_p/n: 266.667 MHz	DDR4 SODIMM Socket DDR4 Socket - A DDR4 SODIMM with ECC Prefix Name: DDR4A_
DDR4B_REFCLK_p/n: 166.667 VMHz Si5340A1 QSFP28B_REFCLK_p/n: 644.53125 VMHz	DDR4 Socket - B DDR4 SODIMM with ECC Prefix Name: DDR4B
QSFP28C_REFCLK_p/n: 644.53125 VMHz DDR4C_REFCLK_p/n: 166.667 VMHz DDR4D_REFCLK_p/n: 166.667 VMHz	Prefix Name: DDR4B_ DDR4 Socket- C DDR4 SODIMM with ECC Prefix Name: DDR4C_
DDR4 Setting QDR-IV Setting QDR-II+ Setting Load Setting Save Setting Exit Generate	DDR4 Socket - D DDR4 SODIMM with ECC V Prefix Name: DDR4D_
Generale	

Figure 3-3 Select FPGA

Enter Project Name

The project name entered in the circled area as shown in **Figure 3-4**, will be assigned automatically as the name of the top-level design entry.



DE10-Pro System Builder V1.2.0 X		
terasic	System Configuration	
www.terasic.com	FPGA P/N: revD SX, 1SX280HU2F50E1VG 🗸	
	Project Name: DE10_Pro	
DE10 Pro FPGA Board	Top File Type: Verilog 🗸	
	CLOCK Button x 2	
	☑ LED x 4 ☑ Switch x 2	
	Power Monitor Fan Control	
	☑ PCI Express	
Destront line strice	☑ QSFP28 A ☑ QSFP28 B ☑ QSFP28 C ☑ QSFP28 D	
O DELOPRO		
	☑ UFL Connector	
	DDR4 SODIMM Socket	
QSFP28A_REFCLK_p/n: 644.53125 VMHz	DDR4 Socket - A	
QSFP28D_REFCLK_p/n: 644.53125 VMHz	DDR4 SODIMM with ECC V	
DDR4A_REFCLK_p/n: 266.667 VMHz	Prefix Name: DDR4A_	
DDR4B_REFCLK_p/n: 166.667 VMHz	DDR4 Socket - B	
Si5340A1	DDR4 SODIMM with ECC V with ECC	
QSFP28B_REFCLK_p/n: 644.53125 VMHz	Prefix Name: DDR4B	
QSFP28C_REFCLK_p/n: 644.53125 VMHz		
DDR4C_REFCLK_p/n: 166.667 VMHz	DDR4 Socket- C	
DDR4D_REFCLK_p/n: 166.667 VMHz	DDR4 SODIMM with ECC v with ECC	
	Prefix Name: DDR4C_	
DDR4 Setting QDR-IV Setting QDR-II+ Setting	DDR4 Socket - D	
Load Setting Save Setting Exit	DDR4 SODIMM with ECC V with ECC	
Generate	Prefix Name: DDR4D_	

Figure 3-4 Project Name in the System Builder window

Select Top File Type

The system builder can generate Verilog or VHDL Quartus top file according to the users' requirements. Users can select their desired file type in the Top File Type list-box shown in **Figure 3-5**.



DE10-Pro System Builder V1.2.0	×
terasle	System Configuration
www.terasic.com	FPGA P/N: revD SX, 1SX280HU2F50E1VG 🗸
	Project Name: DE10_Pro
DE10 Pro FPGA Board	Top File Type: Verilog
	CLOCK Button x 2
	☑ LED x 4
	Power Monitor
	☑ PCI Express ☑ Temperatrure ☑ QSFP28 A ☑ QSFP28 B
	M QSFP20 A M QSFP20 B M QSFP28 C M QSFP28 D
O C C C C C C C C C C C C C C C C C C C	☐ CFI Parallel Flash ☐ 2x5 GPIO Header
	UFL Connector UFS
Si5340A0	DDR4 SODIMM Socket
QSFP28A_REFCLK_p/n: 644.53125 VMHz	DDR4 Socket - A
QSFP28D_REFCLK_p/n: 644.53125 VMHz	DDR4 SODIMM with ECC V with ECC
DDR4A_REFCLK_p/n: 266.667 VMHz	Prefix Name: DDR4A_
DDR4B_REFCLK_p/n: 166.667 VMHz	DDR4 Socket - B
Si5340A1	DDR4 SODIMM with ECC V
QSFP28B_REFCLK_p/n: 644.53125 VMHz	Prefix Name: DDR4B
QSFP28C_REFCLK_p/n: 644.53125 VMHz	
DDR4C_REFCLK_p/n: 166.667 VMHz	DDR4 Socket- C
DDR4D_REFCLK_p/n: 166.667 VMHz	DDR4 SODIMM with ECC V with ECC
	Prefix Name: DDR4C_
DDR4 Setting QDR-IV Setting QDR-II+ Setting	DDR4 Socket - D
Load Setting Save Setting Exit	DDR4 SODIMM with ECC v with ECC
Generate	Prefix Name: DDR4D_

Figure 3-5 Top File Type in the System Builder window

System Configuration

Users are given the flexibility of enabling their choices of components connected to the FPGA under System Configuration, as shown in **Figure 3-6**. Each component of the FPGA board is listed to be enabled or disabled according to users' needs. If a component is enabled, the System Builder will automatically generate the associated pin assignments including its pin name, pin location, pin direction, and I/O standards.

Note: The pin assignments for some components (e.g. DDR4 and QSFP28) require associated controller codes in the Quartus project or it would result in compilation error. Hence please do not select them if they are not needed in the design. To use the DDR4 controller, please refer to the DDR4 SDRAM demonstration in Chapter 6.



DE10-Pro System Builder V1.2.0	>
	System Configuration
Verasic.com	FPGA P/N: revD SX, 1SX280HU2F50E1VG V
	Project Name: DE10_Pro
DE10 Pro FPGA Board	Top File Type: Verilog
	M CLOCK M Button x 2
	MLED x 4 MSwitch x 2
	☐ Power Monitor ☐ Fan Control
	☑ PCI Express
	☑ QSFP28 A ☑ QSFP28 B
	☑QSFP28 C ☑QSFP28 D
Si5340A0	
QSFP28A_REFCLK_p/n: 644.53125 VMHz	DDR4 Socket - A
QSFP28D_REFCLK_p/n: 644.53125 VMHz	
DDR4A_REFCLK_p/n: 266.667 MHz	
	Prefix Name: DDR4A_
DDR4B_REFCLK_p/n: 166.667 VMHz	DDR4 Socket - B
Si5340A1	DDR4 SODIMM with ECC V with ECC
QSFP28B_REFCLK_p/n: 644.53125 VMHz	Prefix Name: DDR4B_
QSFP28C_REFCLK_p/n: 644.53125 VMHz	DDB4 Socket- C
DDR4C_REFCLK_p/n: 166.667 VMHz	
DDR4D_REFCLK_p/n: 166.667 VMHz	
	Prefix Name: DDR4C_
DDR4 Setting QDR-IV Setting QDR-II+ Setting	DDR4 Socket - D
Load Setting Save Setting Exit	DDR4 SODIMM with ECC V with ECC
	Prefix Name: DDR4D_
Generate	

Figure 3-6 System Configuration Group

Programmable Clock Generator

There are two external clock generator Si5340A on-board that provide reference clocks for the following signals:

- QSFP28A_REFCLK
- QSFP28B_REFCLK
- QSFP28C_REFCLK
- QSFP28D_REFCLK
- DDR4A_REFCLK
- DDR4B_REFCLK
- DDR4C_REFCLK
- DDR4D_REFCLK



www.terasic.com

To use these clock, users can select the desired frequency on the Si5340A0 and Si5340A1 groups, as shown in **Figure 3-7**. DDR4 or QSFP28 must be checked before users can start to specify the desired frequency in the programmable oscillators.

As the Quartus project is created, System Builder automatically generates the associated controller according to users' desired frequency in Verilog which facilitates users' implementation as no additional control code is required to configure the programmable oscillator.

Note: If users need to dynamically change the frequency, they would need to modify the generated control code themselves.

DE10-Pro System Builder V1.2.0	×
terasic	System Configuration
www.terasic.com	FPGA P/N: revD SX, 1SX280HU2F50E1VG 🗸
	Project Name: DE10_Pro
DE10 Pro FPGA Board	Top File Type: Verilog 🗸
	CLOCK Button x 2
	☑ LED x 4
	☑ Power Monitor
	PCI Express Temperatrure
TTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTT	☑ QSFP28 A ☑ QSFP28 B ☑ QSFP28 C ☑ QSFP28 D
	M QSFF20 C M QSFF20 D M CFI Parallel Flash M 2x5 GPIO Header
	ØUFL Connector ØHPS
▶ 515340A0	DDR4 SODIMM Socket
QSFP28A_REFCLK_p/n: 644.53125 VMHz	DDR4 Socket - A
QSFP28D_REFCLK_p/n: 644.53125 VMHz	DDR4 SODIMM with ECC v with ECC
DDR4A_REFCLK_p/n: 266.667 VMHz	Prefix Name: DDR4A
DDR4B_REFCLK_p/n: 166.667 VMHz	
	DDR4 Socket - B
-Si5340A1 QSFP28B_REFCLK_p/n: 644.53125 VMHz	DDR4 SODIMM with ECC V with ECC
	Prefix Name: DDR4B_
QSFP28C_REFCLK_p/n: 644.53125 VMHz	DDR4 Socket- C
DDR4C_REFCLK_p/n: 166.667 VMHz	DDR4 SODIMM with ECC vith ECC
DDR4D_REFCLK_p/n: 166.667 VMHz	Prefix Name: DDR4C
DDD4 Catting ODD IV Catting ODD IV Catting	
DDR4 Setting QDR-IV Setting QDR-II+ Setting	DDR4 Socket - D
Load Setting Save Setting Exit	DDR4 SODIMM with ECC V with ECC
Generate	Prefix Name: DDR4D_
Gonordio	

Figure 3-7 External programmable oscillators

Project Setting Management



DE10-Pro User Manual 89

www.terasic.com

The System Builder also provides functions to restore default DDR4/QDR-II+/QDR-IV setting, load a pre-saved setting, and save board configuration file, as shown in **Figure 3-8**. Users can save the current board configuration information into a .cfg file and load it into the System Builder later.

DE10-Pro System Builder V1.2.0	×
terasic	System Configuration
www.terasic.com	FPGA P/N: revD SX, 1SX280HU2F50E1VG V
	Project Name: DE10_Pro
DE10 Pro FPGA Board	Top File Type: Verilog 🗸
	CLOCK Button x 2
	☑ LED x 4
	Power Monitor Power Monitor Power Monitor
	 ✓ PCI Express ✓ Temperatrure ✓ QSFP28 A ✓ QSFP28 B
DEFECTIVE PROPERTY IN THE PROPERTY INTE PROPER	
	CFI Parallel Flash 2x5 GPIO Header
	UFL Connector UFPS
Si5340A0	DDR4 SODIMM Socket
QSFP28A_REFCLK_p/n: 644.53125 VMHz	DDR4 Socket - A
QSFP28D_REFCLK_p/n: 644.53125 VMHz	DDR4 SODIMM with ECC V with ECC
DDR4A_REFCLK_p/n: 266.667 VMHz	Prefix Name: DDR4A_
DDR4B_REFCLK_p/n: 166.667 VMHz	DDR4 Socket - B
Si5340A1	DDR4 SODIMM with ECC V with ECC
QSFP28B_REFCLK_p/n: 644.53125 VMHz	Prefix Name: DDR4B_
QSFP28C_REFCLK_p/n: 644.53125 VMHz	DDR4 Socket- C
DDR4C_REFCLK_p/n: 166.667 VMHz	
DDR4D_REFCLK_p/n: 166.667 VMHz	Prefix Name: DDR4C
DDR4 Setting QDR-IV Setting QDR-II+ Setting	DDR4 Socket - D
Load Setting Save Setting Exit	DDR4 SODIMM with ECC V
Generate	Prefix Name: DDR4D_

Figure 3-8 Project Settings

Project Generation

When users press the Generate button, the System Builder will generate the corresponding Quartus Prime files and documents as listed in the **Table 3-** directory specified by the user.

Table 3-1 Files generated by the System Builder



DE10-Pro User Manual 90

No.	Filename	Description
1	<project name="">.v or <project name="">.vhdl</project></project>	Top Level Verilog/VHDL File for Quartus Prime
2	si5340_controller (*)	Si5340A Clock Generator Controller IP
3	<project name="">.qpf</project>	Quartus Prime Project File
4	<project name="">.qsf</project>	Quartus Prime Setting File
5	<project name="">.sdc</project>	Synopsis Design Constraints File for Quartus Prime
6	<project name="">.htm</project>	Pin Assignment Document

(*) The si5340_controller is a folder which contains the Verilog files for the configuration of Si5340A clock generator chips.

Users can add custom logic into the project and compile the project in Quartus Prime to generate the SRAM Object File (.sof).

The Si5340A controllers will be instantiated in the Quartus Prime top-level file, as listed below:



```
Configure SI5340A
11=
  define XCVR_REF_644M53125
                                                      4'h0
 'define XCVR_REF_322M265625
'define XCVR_REF_250M
                                                     4'h1
                                                      4"h2
                                                      4 h3
  define XCVR_REF_125M
 define XCVR_REF_100M
                                                      4 14
                                            4'h0 // for DDR4 2400
 'define MEM_REF_300M
 define MEM_REF_275M 4'h1 // for QDRII+ 550MHz
define MEM_REF_266M667 4'h2 // for DDR4 2133 and QDRIV 1066Mhz
 'define MEM_REF_233M333 4'h3
'define MEM_REF_166M667 4'h4
                                                     // for DDR4 1866
// for DDR4 2666
wire si5340a controller start;
assign si5340a_controller_start = ~BUTTON[0];
wire si5340a config done;
wire si5340a0_config_done;
wire si5340a1_config_done;
assign si5340a config done = si5340a0 config done & si5340a1 config done;
       Configure SI5340A0
DE10PRO_SI5340A_CONFIG si5340a0_controller(
.iCLK(CLK_50_B2C),
       .iRST_n(CPU_RESET_n),
.iStart(si5340a_controller_start),
      .ISCART (S15340a_controller_start),
.iXCVR0_REFCLK('XCVR_REF_644M53125),//QSFP28-D
.iXCVR1_REFCLK('XCVR_REF_644M53125),//QSFP28-A
.iMEM0_REFCLK('MEM_REF_300M),//DDR4-socket-B
.iMEM1_REFCLK('MEM_REF_300M),//DDR4-socket-A
.I2C_CLK(S15340A0_I2C_SCL),
.I2C_DATA(S15340A0_I2C_SCL),
.EU_DEC_CONFUC_52A),
       .oPLL_REG_CONFIG_DONE (si5340a0_config_done)
1.2
 assign SI5340A0_OE_n = 1'b0;
 assign SI5340A0_RST_n = CPU_RESET_n;
      Configure S15340A1
DE10PRO_SI5340A_CONFIG si5340al_controller(
       .iCLK (CLK_50_B2C) ,
        .iRST_n (CPU_RESET_n) ,
       .iStart(si5340a_controller_start),
.iXCVR0_REFCLK( XCVR_REF_644M53125),//QSFP28-B
.iXCVR1_REFCLK( XCVR_REF_644M53125),//QSFP28-C
       .iMEMO_REFCLK( MEM_REF_300M),//DDR4-Socket-C
.iMEM1_REFCLK('MEM_REF_300M),//DDR4-Socket-C
.iMEM1_REFCLK('MEM_REF_300M),//DDR4-Socket-D
.I2C_CLK(SI5340A1_I2C_SCL),
.I2C_DATA(SI5340A1_I2C_SCA),
.oPLL_REG_CONFIG_DONE(si5340a1_config_done)
);
 assign SI5340A1_OE_n = 1'b0;
 assign SI5340A1_RST_n = CPU_RESET_n;
```

The following clock information also be automatically added in .sdc file.

create_clock -period "644.531250 MHz" [get_ports QSFP28A_REFCLK_p] create_clock -period "644.531250 MHz" [get_ports QSFP28B_REFCLK_p] create_clock -period "644.531250 MHz" [get_ports QSFP28C_REFCLK_p] create_clock -period "644.531250 MHz" [get_ports QSFP28D_REFCLK_p] create_clock -period "166.666672 MHz" [get_ports DDR4A_REFCLK_p] create_clock -period "166.666672 MHz" [get_ports DDR4B_REFCLK_p] create_clock -period "166.666672 MHz" [get_ports DDR4B_REFCLK_p] create_clock -period "166.666672 MHz" [get_ports DDR4C_REFCLK_p] create_clock -period "166.666672 MHz" [get_ports DDR4C_REFCLK_p]

If the dynamic configurations for the Si5340A clock generators are required, users need to modify the code according to users' desired behavior.

92



DE10-Pro



Chapter 4

CFI-Flash Programming

s you develop your own project using the Intel tools, you can program the flash memory device so that your own design loads from CFI flash memory into the FPGA on power up. This chapter will describe how to use Altera Quartus Prime Programmer Tool to program the common flash interface (CFI) flash memory device on the FPGA board.

The Stratix 10 SX FPGA development board ships with the CFI flash device preprogrammed with two FPGA configurations. The two configuration images are called: **factory** image and **user** image, respectively.

4.1 **FPGA Configure Operation**

Below shows the procedure to enable the FPGA configuration from Flash. Users can select one boot image between factory image and user image.

- 1. Make sure the two default FPGA configurations data has been stored in the CFI flash.
- Set the FPGA configuration mode to AVSTx8 mode by setting SW5/4 MSEL[2:0] as 110 as shown in Figure 4-1.
- 3. Specify the configuration of the FPGA using the default Factory Configuration Image or User Configuration Image by setting SW4 according to Figure 4-2. When the switch is in position "1", the factory image is used when the system boots. When the switch is in position "0", user image is used when the system boots.
- 4. Power on the FPGA board or press the MAX_RST button if board is already powered on,
- 5. When the configuration is completed, the green Configure Done LED will light. If there is an error, the red Configure Error LED will light.



DE10-Pro User Manual




Figure 4-1 MSEL[2:0]=110




Figure 4-2 Configuration Image Selection

4.2 CFI Flash Memory Map

The DE10-Pro SX has one 1-Gbit, 16-bit data width, CFI compatible synchronous flash device for non-volatile storage of the FPGA configuration data, user Nios II code, and user data. Both MAX V CPLD and Stratix 10 SX FPGA can access this Flash device.

MAX V CPLD accesses are for AVST x8 configuration of the FPGA at power-on and board reset events. It uses the PFL-II Mega function. Stratix 10 SX FPGA access to the flash memory's user space is done by Nios II.

Table 4-1 shows the memory map for the on-board flash. This memory provides



DE10-Pro User Manual 95

non-volatile storage for two FPGA bit-streams and Nios II Program, users data, as well as FPL option bits for PFL II configuration bits and board information. For the factory default code to run correctly and update designs in the user memory, this memory map address must not be altered.

Block Description	Size(KB)	Address Range
Factory Board Information	128	0x00010000 - 0x0002FFFF
PFL option bits	64	0x00030000 - 0x0003FFFF
Factory hardware	57,856	0x00040000 – 0x038BFFFF
User hardware	57,856	0x038C0000 - 0x0713FFFF
Factory software	1,024	0x07140000 - 0x0723FFFF
User software and data	14,080	0x07240000 – 0x07FFFFF

Table 4-1 Flash Memory Map (Byte Address)

The **Factory Board Information** stores the Manufacture Serial Number of the FPGA board. The Serial Number is a 13digital number with format mmmmmmmmnnnn. Users can find the number on the serial number sticker on the FPGA board.

The **PFL option bits** contains the image location of the **Factory hardware** and **User hardware**, so the PLF II IP in the MAX can know where to find the FPGA configuration data. If developers erase all flash content, please ensure that the PFL option is reprogrammed with the FPGA configuration data.

For user's application, the **User hardware** must be stored with start address **0x038C0000**, and the user's software is suggested to be stored with start address **0x07240000**. Users also can overwrite the Factory hardware and Factory software based on their application. **Factory hardware** must be stored with start address **0x00040000**, and the Factory software should be stored with start address **0x07140000**. We strongly recommend users to use the batch file in the **Flash_Restored** folder to write the hardware and software data into the CFI-Flash.

4.3 Flash Example Designs

There are four flash example designs and one programming batch folder in the Demonstration folder under the System CD as shown in **Table 4-2**.

Table 4-2 Flash Example Design



DE10-Pro User Manual 96

Example Folder	Description
Flash_Programming	This is the flash programming design. It is used to write
	data into FLASH by a Quartus Programmer.
Flash_Factory	A simple example design. Its FPGA configure data and
	Nios II codes are stored in the Factory Image Area.
Flash_User	A simple example design. Its FPGA configure data and
	Nios II codes are stored in the User Image Area.
Flash_Tool	A Nios II program shows how to access flash content.
Flash_Restored	A batch file used for to programming Flash_Factory and
	the Flash_User project into CFI Flash.

Figure 4-3 shows the relationship between the three examples – Flash_Programming, Flash_Factory and Flash_User. The Flash_Programming example is used to write data into the CFI Flash on the FPGA Board. The Flash_Factory and Flash_User are simple designs with Nios II processor. These two designed are written into CFI-Flash so they are selected to configure the FPGA when the FPGA is powered on.




Figure 4-3 Relationship between three flash examples

The **Flash_Tool** is designed to show how to access flash via the Nios II processor. The design shows how to erase flash and read flash content.

4.4 Flash_Programming Example

The Flash_Programing project is designed to program CFI flash by a Quartus



DE10-Pro User Manual 97

Programmer. In the project, Intel Parallel Flash Loader II IP is used to program the CFI-Flash. **Figure 4-4** shows the Generic Setting in the IP. "Flash Programming" operation mode is used, and "CFI Parallel Flash" is selected. **Figure 4-5** shows the Flash Interface Setting. "CFI 1 Gbit" is selected. The DE10-Pro SX.sof generated by this program is used in the flash programming batch files located in the **Flash_Restored** Folder.




Figure 4-4 General Setting in PFL II IP



Figure 4-5 Flash Interface Setting in PFL II IP

4.5 Flash_Factory Example

The **Flash_Factory** is designed to show how to create a Nios II code which is booted from the Factory Software location in the CFI Flash when the board is powered on. This project's FPGA configuration data and Nios II code are stored in the Factory Hard area and Factory Software area of the CFI Flash when the FPGA board is shipped.

To develop this kind of boot code, first, developers need to include the Tri-State Conduit Bridge and the Generic Tri-State Controller in the **Platform Designer** (formerly Qsys) to implement the flash controller function, and connect the Nios II



DE10-Pro User Manual 98

processor's data bus and instruction bus to the flash controller as shown in **Figure 4-6**. Then, specify the Factory Software Location **0x07140000** as Reset Vector in the Nios II Processor component as shown in **Figure 4-7**. Finally, developers need to uncheck the **allow_code_at_reset** and **enable_alt_load** options in the BSP editor under of Nios II IDE tool (Nios II Software Builder Tools for Eclipse) as shown in **Figure 4-8**.

🚆 System C	iontents 💠 Address Map 😂	Interconnect Requirements	🛛 Device Family 🖾			- 5
	📰 System: HELLO_QSYS					
	Connections	Name	Description	Export	Clock	Base
		debug_mem_slave	Nios II Processor Clock Input Reset Input Avalon Memory Mapped Master Interrupt Receiver Reset Output Avalon Memory Mapped Slave Custom Instruction Master	Double-click to export Double-click to export Double-click to export Double-click to export Double-click to export Double-click to export Double-click to export	sys_clk [clk] [clk] [clk] [clk] [clk] [clk]	I ≇ 0x1140_0800
		cfi_flash_atb_brid.g clk reset tos out	Tri-State Conduit Bridge Clock Input Reset Input Tristate Conduit Slave Conduit	Double-click to export Double-click to export Double-click to export efi_flash_atb_bridge_0	sys_clk [clk] [clk]	
V		E Clk clk reset uas tom	Generic Tri-State Controller Clock Input Reset Input Avalon Memory Mapped Slave Tristate Conduit Master	Double-click to export Double-click to export Double-click to export Double-click to export	sys_clk [clk] [clk] [clk]	(a 0x0000_0000

Figure 4-6 Flash Controller Settings in Platform Designer (formerly Qsys)

Reset Vector		
Reset vector memory:	ext_flash.uas	-
Reset vector offset:	0x07140000	
Reset vector:	0x07140000	

Figure 4-7 Factory Software Reset Vector Settings for NIOS II Processor



File E	dit Tools Help				
Main	Software Packages	Packages Drivers Linker Script Enable File Generation Target BSP Directory			Target BSP Directory
	PC Information file: CPU name: Operating system: P target directory: 1	nios2_gen2 Altera HAL	2		rsion: default 👻
Θ	ettings B-Common B- <mark>Advanced</mark>			hal.link	er] allow_code_at_reset] enable_alt_load] enable_alt_load_copy_rodata] enable_alt_load_copy_rwdata
					enable alt load copy exceptions

Figure 4-8 BSP Editor in Nios II IDE

4.6 Flash_User Example

The **Flash_User** project is similar with the above **Flash_Factory** example code. This project's FPGA configuration data and Nios II code are stored in the User Hard area and User Software area when the FPGA board is shipped.

The major difference between the **Flash_User** and **Flash_Factory** is the Reset Vector address in the Nios II processor component and the LED control code in Nios II program. The User Software Location **0x07240000** is used as Reset Vector as shown in **Figure 4-9**.

Reset Vector		
Reset vector memory:	ext_flash.uas	-
Reset vector offset:	0x07240000	
Reset vector:	0x07240000	

Figure 4-9 User Software Reset Vector Settings for NIOS II Processor

4.7 Flash_Tool Example

This example show how the Nios II program accesses the FLASH. **Figure 4-10** shows a screenshot of the Flash_Tool menu shown under Nios II terminal.



100




Figure 4-10 Screenshot of Flash_Tool menu

The tools provide the following functions:

- Show CFI Flash Size
- Show Option bits used by AVST x8 Configuration
- Read Serial Number from the CFI Flash
- Erase Serial Number to the CFI flash
- Erase option bits used by AVST x8
- Erase whole flash

4.8 Programming Batch File

The **Flash_Restored** folder includes batch files to program the **Factory** image and **User** image into the CFI flash. **Figure 4-11** shows the contents of the **Flash_Restored** folder. The **factory** subfolder includes the .sof & .elf files generated by the **Flash_Factory** project. The **user** subfolder includes the .sof & .elf files generated by the **Flash_User** project. DE10_Pro.sof is generated by the **Flash_Programming** project.




Figure 4-11 Flash_Restored folder content

The flash_program.bat is the top batch file for flash programming. The batch file will configure the FPGA with DE10_Pro.sof (Parallel Flash Loader II IP) and launch flash_program.sh Nios II command batch file to perform the following tasks:



DE10-Pro User Manual 101

- 1. Use Nios II utilities **elf2flash** and **nios2-elf-objcopy** to convert **Factory** Nios II code and **User** Nios II code to factory_sw.hex and user_sw.hex, respectively.
- Use quartus_cpf utility according to a given configuration file flash.cof to merger all files (factory_sw.hex, user_sw.hex, factory .sof file, user .sof file, and option bit) into a single file flash.pof.
- 3. Use **jtagconfig** utility to adjust jtag speed.
- 4. Use **quartus_pgm** utility to program flash with flash.pof.

Developers can copy their .sof & .efl files into the factory folder or the user folder, and launch the flash_program.bat to program their code into the CFI-Flash.

4.9 Restore Factory Settings

This section describes how to restore the original **Factory** image and **User** image into the flash memory device on the FPGA development board. A programming batch file located in the **Flash_Restored** folder is used to restore the flash content. Performing the following instructions can restore the flash content:

- 1. Make sure the Nios II EDS and USB-Blaster II driver are installed.
- 2. Make sure the FPGA board and PC are connected with an USB Cable.
- 3. Power on the FPGA board.
- 4. Copy the "Demonstrations\FPGA\Flash_Restored" folder under the CD to your PC's local drive.
- 5. Execute the batch file flash_program.bat to start flash programming.

After restoring the flash, perform the following procedures to test the restored boot code.

- 1. Power off the FPGA Board.
- Set FPGA configuration mode as AVSTx8 Mode by setting SW4/5 MSEL[2:0] to 110.
- 3. Specify configuration of the FPGA to Factory Hardware by setting the FACTORY_LOAD dip in SW4 to the '1' position.
- 4. Power on the FPGA Board, and the Configure Done LED should light up.

The batch file converts the **Factory** and **User** .sof/.elf and PFL option bit into a flash.pof file and use Quartus Programmer to program the CFI-Flash with the generated flash.pof. The **factory** subfolder includes DE10_Pro.sof and NIOS_APP.elf



DE10-Pro User Manual

files generated by **Flash_Factory** project, and the **user** subfolder includes DE10_Pro.sof and HELLO_NIOS.elf files generated by **Flash_User** project. The DE10_Pro.sof under the **Flash_Restored** folder is used to program flash by Quartus Programmer.



www.terasic.com

September 30, 2020

Chapter 5

Peripheral Reference Design

his chapter introduces DE10-Pro SX peripheral interface reference designs. It mainly introduces Si5340A chip which is a programmable clock generator. We provide two ways (Pure RTL IP and Nios II System) respectively to show how to control Si5340A to output desired frequencies, as well as how to control the fan speed. The source codes and tools of these examples are all available in the System CD.

5.1 Configure Si5340A in RTL

There are two Silicon Labs Si5340A clock generators on DE10-Pro SX FPGA board can provide adjustable frequency reference clock (See **Figure 5-1**) for QSFP28 connectors and memory modules (DDR4, QDR-II+, QDR-IV). Each Si5340A clock generator can output four differential frequencies from 100Hz ~ 712.5Mhz though I2C interface configuration. This chapter will show you how to use FPGA RTL IP to configure each Si5340A PLL and generate users desired output frequency to each peripheral. In the following instruction, the two Si5340A chips will be named as Si5340A0 and Si5340A1 respectively.






Figure 5-1 The clock tree of the DE10-Pro SX

Creating Si5340A Control IP

The Si5340A control IP is located in the folder: "\Demonstrations\FPGA\si5340_control_ip" in the System CD. Developers can use the IP directly in their Quartus top. Developers can refer to the example in Demonstrations\FPGA\Clock_Controller folder. This example shows how to instantiate the IP in Quartus top project.

terasic DE10-Pro WWW.terasic.com User Manual

Also, System Builder tool (located in System CD) can be used to help developer to set Si5340A to output desired frequencies, and generate a Quartus project with control IP. In the System Builder window, users can select desired frequencies as shown in **Figure 5-2**. Developers can click the "DDR4 Setting", "QDR-IV Setting", or "QDR-II+ setting" to user pre-setting output frequency for various memory modules. Then, modify the output frequency by selecting a desired output frequency in the pull down menu. For details about the System Builder, please refer to Chapter 3 – System Builder.

		System Configu	ration	
erasic.com		FPGA P/N:	1SG280HU1	IF50E1VG
		Project Name:	DE10_Pro	
DE10 Pro FPGA Board		Top File Type:	Verilog	
		CLOCK LED × 4 Power Monit PCI Express QSFP28 A QSFP28 C CFI Parallel ULFL Connect	Flash	Button x 2 Switch x 2 Fan Control Temperatrure QSFP28 B QSFP28 D 2x5 GPIO Header
Si5340A0		DDR4 SODIMM	1 Socket	
QSFP28A_REFCLK_p/n: 644.53125	∼ MHz	DDR4 Sock	ket - A	1
QSFP28D_REFCLK_p/n: 644.53125	~ MHz	DDR4 SOD	IMM with ECC	
DDR4A_REFCLK_p/n: 166.667	~ MHz	Prefix Name:	DDR4A_	
DDR4B_REFCLK_p/n: 166.667	∽ MHz	DDR4 Sock	ket - B	Constant of the
Si5340A1		DDR4 SOD	IMM with ECC	with ECC
QSFP28B_REFCLK_p/n: 644.53125	~ MHz	Prefix Name:	DDR4B	
	✓ MHz ✓ MHz	DDR4 Sock	ket- C	Encode 1
	~ MHz	DDR4 SOD	IMM with ECC	with ECC
DDR4D_REPOLA_p/II. 166.667	MIL	Prefix Name:	DDR4C_	
DDR4 Setting QDR-IV Setting QDR-	-II+ Setting	DDR4 Sock	ket - D	
Load Setting Save Setting	Exit	DDR4 SOD	IMM with ECC	with ECC
Generate		Prefix Name:	DDR4D_	

Figure 5-2 Select Desired Si5340A output frequency

Using Si5340 control IP

Table 5-1 lists the instruction ports of Si5340A Controller IP.

Port	Direction	Description
iCLK	input	System Clock (50Mhz)
iRST_n	input	Synchronous Reset

Table 5-1 Si5340A Controller Instruction Ports



		(0: Module Reset, 1: Normal)
iStart	input	Start to Configure (positive edge trigger)
iXCVR0_REFCLK		
iXCVR1_REFCLK	input	Setting Si5340A Output Channel
iMEM0_REFCLK		Frequency Value
iMEM1_REFCLK		
		Si5340 Configuration status
oPLL_REG_CONFIG_DONE	output	(0: Configuration in Progress, 1:
		Configuration Complete)
I2C_DATA	inout	I2C Serial Data to/fromSi5340A
I2C_CLK	output	I2C Serial Clock to Si5340A

As shown in **Table 5-2** and **Table 5-3**, both two Si5340A control IPs have preset several output frequency parameters, if users want to change frequency, users can fill in the input ports " iXCVR0_REF_CLK", " iXCVR1_REF_CLK", " iMEM0_REF_CLK", and " iMEM1_REF_CLK" with desired frequency values and recompile the project. For example, in the components Si5340A0 and Si5340A1, change

.iXCVR0_REFCLK(`XCVR_REF_644M53125),

to

.iXCVR0_REFCLK(`XCVR_REF_322M265625),

Recompile project, the Si5340A0 OUT0 channel (for QSFP28D) output frequency will change from 644.53125Mhz to 322.26562Mhz.

Table 5-2 Si5340A Controller Reference	e Clock Frequency Setting for QSFP28
--	--------------------------------------

iXCVR0_REFCLK iXCVR1_REFCLK Input Setting	Si5340A Channel Clock Frequency(MHz)
4'h0	644.53125
4'h1	322.265625
4'h2	250
4'h3	125
4'h4	100

terasic.com

iMEM0_REFCLK iMEM1_REFCLK Input Setting	Si5340A Channel Clock Frequency(MHz)
4'h0	300
4'h1	275
4'h2	266.667
4'h3	233.333
4'h4	166.667

Table 5-3 Si5340A Controller Reference Clock Frequency Setting for Memory

Users can also dynamically modify the input parameters, and input a positive edge trigger for "iStart", then, Si5340A output frequency can be modified.

After the manually modifying, please remember to modify the corresponding frequency value in SDC file.

Modify Clock Parameter for Your Own Frequency

If the Si5340A control IP built-in frequencies are not users' desired, users can refer to the below steps to the modify control IP register parameter settings to modify the IP to output a desired frequency.

 Firstly, download ClockBuilder Pro Software (See Figure 5-3), which is provided by Silicon Labs. This tool can help users to set the Si5340A's output frequency of each channel through the GUI interface, and it will automatically calculate the Register parameters required for each frequency. The tool download link:

http://url.terasic.com/clockuilder_ro_oftware





Figure 5-3 ClockBuilder Pro Wizard

2. After the installation, select Si5340, and configure the input frequency and output frequency as shown in **Figure 5-4**.

lockBuilder Pro v17.1 🌣	SILICON LAB
ep 5 of 8 - Define Output Frequencies ▼	Configuring Si534
Dutput Mode Frequency DUT0 Enabled 644.53125 MHz DUT1 Enabled 322.265625 MHz DUT2 Enabled 312.5 MHz DUT3 Enabled 250 MHz	N Divider Auto © © Auto © ① Auto © ① Auto © ① Auto © ② Auto © ② Auto © ③ Auto © ③ Auto © ③

Figure 5-4 Define Output Clock Frequencies on ClockBuilder Pro Wizard

3. After the setting is completed, ClockBuilder Pro Wizard generates a Design



DE10-Pro User Manual 109


Report(text), which contains users setting frequency corresponding register value (See **Figure 5-5**).

ockBuilder Pro v1.7.1 🎭	6		SILICON	LAB5 Installed I	p
esign Dashboard 🔻	CB Si5340 Design R	eport	Configur	ALC: NO	
ou did not make any changes to your Si5340 des	Design Report				
	tian 125 C	(ON SISSAU REVISION B)	IOL GEALCE TO CON	piy with datasnee	c
关 Edit Configuration with Wizard	pecification	18.			
	Settings				
Design ID & Notes · Host Interface ·	 /				
Input Clocks & ZDB · Input Clock Select ·	Location	Setting Name	Decimal Value	How Volue	
Output Clocks · Output Drivers · LOS · INTR	LOCACION	Secting Name	Decimal value	nex value	
	0x000B[0:6]	I2C ADDR	116	0x74	
	0x0017[0]	SYSINCAL_INTR_MSK	0	0x0	
Save Design to Project File	0x0017[1]	LOSXAXB_INTR_MSK	0	0x0	
	0x0017[2] 0x0017[3]	LOSREF INTR MSK LOL INTR MSK	0	0x0	
Your configuration is stored to a project file,	0x0017(5)	SMB TMOUT INTR MSK	0	0x0 0x0	
can be opened in ClockBuilder Pro at a later	1 0x0018[0:3]	LOSIN INTR MSK	15	OxF	
	0x0021[0]	IN SEL REGUTRL	1	0x1	
	0x0021[1:2]	IN_SEL	3	0x3	
	0x0022[1]	OE	0	0x0	
Design Demont & Detechant Adda	0x002B[3] 0x002B[5]	SPI_3WIRE AUTO NDIV UPDATE	0	0x0 0x0	
Design Report & Datasheet Adder		LOS EN	0	0x0	
You can view a design report (text) or create	0x002C[4]	LOSXAXB DIS	0	0x0	
draft datasheet addendum (PDF) for your de		LOSO_VAL_TIME	0	0x0	
	0x002D[2:3]	LOS1 VAL TIME	0	0x0	
	0x002D[4:5] 0x002D[6:7]	LOS2_VAL_TIME LOS3_VAL_TIME	0	0x0 0x0	
		LOSS TRG THR	0	0x0000	
Create Custom Part Number	0x0030[0:15]	LOSI TRG THR	ō	0x0000	
	0x0032[0:15]	LOS2_TRG_THR	0	0x0000	
With just a few clicks, you can order factory	0x0034[0:15]		0	0x0000	
programmed devices based on your configu	0x0036[0:15] 0x0038[0:15]		0	0x0000 0x0000	
, , , ,	0x003A[0:15]		0	0x0000	
		LOS3 CLR THR	õ	0x0000	
	0x0041[0:4]	LOSO DIV SEL	0	0x00	
🕨 Frequency Plan Valid 🔃 2 Warnings 🚯 Pd: 830	0x0042[0:4]	LOS1 DIV SEL	0	0x00	

Figure 5-5 Open Design Report on ClockBuilder Pro Wizard

 Open Si5340 control IP sub-module "si5340a_i2c_reg_controller.v " as shown in Figure 5-6, refer to Design Report parameter to modify sub-module corresponding register value (See Figure 5-7).

Instance
Stratix 10: 1SG280HU1F50E2VGS1
4 😳 DE10_Pro 💾
✓ Si5340a0_controller
<mark>ತಿಂ</mark> clock_divider
edge_detector
🕛 i2c_bus_controller
🕛 initial_config
In the sisting of the sisting of the sister and size
abe f1
abc f2
abe to





si5340a_i2c_reg_controller.v	Location	Setting Name	Report	Hex Value
<pre>// wire all reg address value end // assign all parameter value wire [3:0] LOSFB_IN_INTR_MSK = 15; wire [1:0] IN_SEL_REGOTAL = 1; wire [1:0] IN_SEL 3;</pre>	0x000B[0:6] 0x0017[0] 0x0017[1] 0x0017[2] 0x0017[3] 0x0017[5] 0x0018[0:3]	I2C ADDR SYSINCAL INTR MSK LOSSANB_INTR MSK LOSREF_INTR MSK LOL INTR MSK SMB_IMOUT_INTR_MSK LOSIN_INTR_MSK	116 0 0 0 0 0 15	0x74 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0
wire OUTALL_DISABLE_LOW = 1 ; wire OUTO_PDN = 0 ; wire OUTO_OE ;//= 1 ; wire OUTO_RDIV_FORCE2 = 1 ; wire OUTO_FORMAT = 1 ; wire OUTO_SYNCEN = 1 ; wire OUTO_STRE 0 ; wire [1:0] OUTO_CMOS_DRV = 0 ; wire [3:0] OUTO_CMOS_DRV = 0 ; wire [3:0] OUTO_AMFL = 3 ; wire [2:0] OUTO_MIX_SEL = 0 ; wire [1:0] OUTO_INV = 0 ;	2x021(1:2) 0x0021[1:2] 0x0022[1] 0x0028[3] 0x0028[5] 0x0022[(1:3] 0x0022[4] 0x0020[0:1] 0x002D[2:3]	IN SEL REGUTEL IN SEL SPI SWIRE AUTO NDIV UPDATE LOS EN LOSANA DIS LOSANA DIS LOSA VAL TIME	1 3 0 0 0 0 0 0	0x1 0x3 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0
<pre>wire OUT1_PDN = 0 ; wire OUT1_0E ;//= 1 ; wire OUT1_RDIV_FORCE2 = 1 ; wire [2:0] OUT1_FORMAT = 1 ; wire OUT1_SYNC_EN = 1 ; wire OUT1_SYNC_EN = 1 ;</pre>				

Figure 5-7 Modify Si5340 Control IP Base on Design Report

After modifying and compiling, Si5340A can output new frequencies according to the users' setting.

Note :

- No need to modify all Design Report parameters in si5340a_i2c_reg_controller.v/si5340b_i2c_reg_controller.v, users can ignore parameters which have nothing to do with the frequency setting
- 2. After manually modifying, please remember to modify clock constrain setting in .SDC file

5.2 Nios II control for SI5340/

Temperature/ Power/Fan

This demonstration shows how to use the Nios II processor to:

- monitor system temperature with the on-board temperature sensor
- program on-board two programmable oscillators (Si5340A0 and Si5340A1)
- measure the power consumption based on the built-in power measure circuit
- control fan speed and monitor rotation speed.
- System Block Diagram



DE10-Pro User Manual 111

Figure 5-8 shows the system block diagram of this demonstration. The system requires a 50 MHz clock provided from the board. The six peripherals (including one temperature sensor, two Si5340A clock generator, and two LTC2945 for 12V input power monitor and FPGA core power monitor, and one fan controller chip MAX6651) are all controlled through five I2C controllers driven by Nios II program. The Nios II program is running in the on-chip memory.




Figure 5-8 Block diagram of the Nios II Basic Demonstration

The program provides a menu in nios-terminal, as shown in **Figure 5-9** to provide an interactive interface. With the menu, users can perform the test for the temperature sensors, external PLL and power monitor. Note, pressing 'ENTER' should be followed with the user's number of choice.



112



Figure 5-9 Menu of Demo Program

In temperature test, the program will display local temperature and remote temperature. The remote temperature is the FPGA temperature, and the local temperature is the board temperature where the temperature sensor located.

There are two power monitor chips (LTC2945) embedded on the board to monitor in real-time the input 12V power and 0.9V FPGA core power. The U55 LTC2945 is used to monitor 12V input power with two sense resistors 0.003 ohm parallel. Its I2C device address is 0xD4/D5. The U67 LTC2945 is used to monitor the 0.9V FPGA core power with two sense resistors 0.00025 ohmin parallel. Its I2C device address is 0x0A/0x0B. These two chips share the same I2C bus.

In the external PLL programming test, the program will program the PLL first, and subsequently use TERASIC custom **Platform Designer** (formerly Qsys) CLOCK_COUNTER IP to count the clock count in a specified period to check whether the output frequency as changed as configured. To avoid a Quartus Prime compilation error, dummy transceiver controllers are created to receive the clock from the external PLL. Users can ignore the functionality of the transceiver controller in the demonstration. For Si5340A0/Si5340A1 programming, please note the device I2C address is 0xEE. The program can control the Si5340A0 to configure the output frequency of QSFP28A, QSFP28D, DDR4A and DDR4B REFCLK, and control the



DE10-Pro User Manual

Si5340A1 to configure the output frequency of QSFP28B, QSFP28C, DDR4C and DDR4D REFCLK according to your choice.

In the fan controlling and monitoring test, fan control chip MAX6651 is used to drive two fans with same power strength, and monitor the speed of the two fans individually. In this test, developers can read current fan rotation speed (RPM: Rotation per Minutes) and change the rotation speed of the two fans.

Design Tools

- Quartus Prime 19.1 Pro Edition
- Demonstration File Locations
- Hardware project directory: Demonstrations\FPGA\NIOS_BASIC_DEMO
- Bitstream used: NIOS_BASIC_DEMO.sof
- Software project directory: NIOS_BASIC_DEMO \software
- Demo batch file: NIOS_BASIC_DEMO\demo_batch\NIOS_BASIC_DEMO.bat, NIOS_BASIC_DEMO.sh
- Demonstration Setup and Instructions
- Make sure Quartus Prime and Nios II are installed on your PC.
- Power on the FPGA board.
- Use the USB Cable to connect your PC and the FPGA board and install USB Blaster II driver if necessary.
- Execute the demo batch file "test.bat" under the batch file folder, NIOS_BASIC_DEMO\demo_batch. (If there is a problem during the execution of the batch file, please do this link)
- After the Nios II program is downloaded and executed successfully, a prompt message will be displayed in nios2-terminal.
- For the temperature test, please input key '0' and press 'Enter' in the nios-terminal, as shown in **Figure 5-10**.
- For the 12V input power monitor test, please input key '1' and press 'Enter' in the nios-terminal, the Nios II console will display the current values of voltage, current and power as shown in **Figure 5-11**.
- For the FPGA core power monitor test, please input key '2' and press 'Enter' in the nios-terminal, the Nios II console will display the current values of voltage, current




DE10-Pro User Manual

and power as shown in Figure 5-12.

- For the PLL Si5340A0 and Si5340A1 test, please input key '3' and input the desired output frequency for eight clock sources, as shown in **Figure 5-13**.
- For fan controlling and monitoring, please input key '4' and press "Enter". There is a sub menu appearing as shown in **Figure 5-14**. In the sub menu, select '0' can read current fan speed as shown in **Figure 5-15**. Select '1' can specify the fan driving strength with given a value from 1 to 100 as shown in **Figure 5-16**. 100 is the maximal strength.

🔤 Altera Nios II EDS 18.0 [gcc4]	
Starting processor at address 0x00000238	
nios2-terminal: connected to hardware target using JTAG UART on cable	
nios2-terminal: "DE10-Pro [USB-1]", device 1, instance 0	E
nios2-terminal: (Use the IDE stop button or Ctrl-C to terminate)	
====== Stratix 10 Demo Program =======	
[0] Temperature	
[1] 12V_Power_Monitor	
[2] Core_Power_Monitor	
[3] \$15340A	
[4] Fan Control and Monitor	
Input your chioce:0	
I2C core is enabled!	
I2C core is disabled!	
Local Temperature:42*C	
Remote Temperature:41×C	
Temperature Test:PASS	
====== Stratix 10 Demo Program =======	
[0] Temperature	
[1] 12V_Power_Monitor	
[2] Core_Power_Monitor	
[3] Si5340A	
[4] Fan Control and Monitor	
Input your chioce:	-

Figure 5-10 Temperature Demo








DE10-Pro User Manual 115

🖼 Altera Nios II EDS 18.0 [gcc4]	
====== Stratix 10 Demo Program =======	<u>^</u>
[0] Temperature	
[1] 12U_Power_Monitor	
[2] Core_Power_Monitor	
[3] \$15340A	
Input your chioce:2	
I2C core is enabled!	
==== Core Power (0.9V) Monitor Test ====	
Current = 14.203 A	
VIN_Voltage = 0.925 V	
Power = 13.141 W	
Core_Power_Monitor Test:PASS	
====== Stratix 10 Demo Program =======	
[0] Temperature	
[1] 12U_Power_Monitor	
[2] Core_Power_Monitor	
[3] Si5340A	
Input your chioce:	
	*





116

terasic.com

DE10-Pro User Manual www.terasic.com

September 30, 2020

Figure 5-13 Si5340A Demo




Figure 5-14 Fan Menu




Figure 5-15 Reading Fan Speed






Figure 5-16 Set Fan Speed

5.3 Fan Speed Control

This demo helps users quickly understand how to set the MAX6651 chip from the FPGA to control the two fans on the heatsink. In this demonstration, these two fans are called as fan0 and fan1 respectively. The MAX6651 chip can set or retrieve the RPM of fans. The two fans are driven with the same signal, but their rotation speed can be monitored individually. It can also monitor if there are any unexpected errors and determine which type of error it is. The following section will save lots of time for the development of user applications.

System Block Diagram


Figure 5-17 shows the system block diagram of this demo. It is necessary to configure the MAX6651 chip prior to initialization of the fan control. The MAX6651 chip uses standard I2C protocol for communication. The functions I2C_Config and I2C_Bus_Controller are used to set and monitor the RPMs of the fans, respectively. A pre-scaler is used as frequency divider for the clock frequency of the I2C. Users need to calculate the frequency based on the equations from the datasheet to control the RPM of the fans. There are three equations in the datasheet and this demo uses one of them. For other equations, please refer to the datasheet MAX6650-MAX6651.pdf in




DE10-Pro User Manual 118

the system CD.

The Switch[0] controls the RPMs in this demo. When the Switch[0] is set to 0, the speed is around 2000 RPM. The speed would reach about 5000 RPM if the Switch[0] is set to 1. It would take 10 ~ 30 secs of buffer time for the conversion. If an error is detected, the LED would light up Users need to press BUTTON[1] to reset the LED to turn it off.





Alarm Status Register Bit Assignments

When the fan operation is abnormal, the LED will light up. Users can refer to **Table 5-4** and get a better understanding about the malfunction of the fans accordingly. The status of BIT 4 ~ 7 can be ignored because BIT 4 is for MAX6651 only and BIT 5 ~ 7 are always low.

BIT	NAME	POR (DEFAULT)STATE	FUNCTION
3(LED[3])	GPIO1	0	GPIO1 Alarm. Set when GPIO1 is low
2(LED[2])	TACH	0	Tachometer Overflow Alarm
1(LED[1])	MIN	0	Minimum Output Level Alarm
0(LED[0])	MAX	0	Maximum Output Level Alarm



Design Tools

Quartus Prime 19.1 Pro Edition

Demonstration Source Code

- Project Directory: Demonstrations\FPGA\Fan_Controller
- Bit Stream: DE10_Pro_FAN_RTL.sof
- Demonstration Batch File: test.bat

Demo Batch File Folder: Demonstrations\FPGA\Fan_controller\demo_batch

The demo batch file includes following files:

- Batch File: test.bat
- FPGA configuration File: DE10_Pro_FAN_RTL.sof

Demonstration Setup

- Make sure Quartus Prime Pro Edition is installed on the host PC.
- Connect the DE10-Pro SX and the host PC via USB cable. Install the USB-Blaster II driver if necessary.
- Power on the FPGA Board.
- Execute the demo batch file "test.bat" under the batch file folder \Fan_Controller\demo_batch.
- When SW[0] is set to 0, the RPM would slowly be adjusted to ~2000. When SW[0] is set to 1, the RPM would slowly be adjusted to ~5000.
- The detail fan monitor information can be observed through the Signaltap as shown in **Figure 5-18** and **Figure 5-19**.

Туре	Alias	Name	-768	-512	-256	q
		^{⊕…} u0 Speed_Set[120]		20	00	
		[.] u0 FAN0_Speed[130]		21	60	
		u0 FAN1_Speed[130]		20	40	

Figure 5-18 The RPM when SW[0] is set to 0

Туре	Alias	Name	-768	-512	-256	. 9
_		^{⊕…} u0 Speed_Set[120]		50	00	
_		[.]		53	70	
		u0 FAN1_Speed[130]		51	90	

Figure 5-19 The RPM when SW[0] is set to 1



Chapter 6

Memory Reference

Design

he FPGA development board includes four DDR4 SODIMM Sockets. Besides the standard DDR4 SODIMM module, the sockets can also be paired with Terasic's proprietary QDR-II+ and QR-IV memory module. Sockets can support the following Memory module:

- Standard DDR4-2666 4GB/8GB ECC SODIMM(for Socket B, C, and D)
- Terasic QDR-II+ 550MHz 144Mbit Memory Module. 36-bit data width (only for Socket C and D)
- Terasic QDR-IV 1066MHz 144Mbit Memory Module. 36-bit data width (only for Socket C and D)

This chapter will show three examples which use the memory controller **Stratix 10 External Memory Interfaces (Stratix 10 EMIF)** to perform memory test functions. The source codes of these examples are all available on the FPGA System CD. These three examples are:

- DDR4 SDRAM Test: Test four DDR4-2666 4GB ECC SODIMM Modules.
- DDR4 SDRAM Test by Nios II: Test four DDR4-2666 4GB ECC SODIMM Modules with Nios II program.

6.1 DDR4 SDRAM Test

This demonstration performs a memory test function on the four DDR4-2666 ECC SO-DIMM on the DE10-Pro SX **under the MSEL[2:0] is set to AVSTx8 mode**. When MSEL[2:0] is set to AS mode and HPS is used, DDR4A will be used for HPS fabric and cannot run this demo. The memory size of each DDR4 SDRAM SO-DIMM



used in this test is 4 GB.

Function Block Diagram

Figure 6-1 shows the function block diagram of this demonstration. There are four DDR4 SDRAM controllers. Three of the controllers (DDR4B, DDR4C and DDR4D) use 166.667 MHz as a reference clock. It generates one 1333MHz clock as memory clock from the FPGA to the memory and the controller itself runs at quarter-rate in the FPGA i.e. 166.667 MHz. The reference clock for DDR4A is provided from an OSC (166.667 MHz) and uses it to generate 1333MHz as memory clock from the FPGA to the memory.




Figure 6-1 Block diagram of DDR4 SDRAM (4G) x4 demonstration

Stratix 10 External Memory Interfaces

To use Stratix 10 External Memory Interfaces controller for DDR4 SODIMM, please perform the two major steps below:

1. Create correct pin assignments for the DDR4 SODIMM.



122

2. Setup correct parameters in the dialog of the Stratix 10 External Memory Interfaces.

Design Tools

• Quartus Prime 19.1 Pro Edition

Demonstration Source Code

- Project Directory:
 - For plugging 16GB DDR4 SODIMM: Demonstrations\FPGA\RTL_DDR4_x4_ECC\16GB
 - For plugging 32GB DDR4 SODIMM: Demonstrations\FPGA \RTL_DDR4_x4_ECC\32GB
- Bit Stream: DE10_Pro.sof

Demo Batch File Folder:

- For plugging **16GB** DDR4 sodimm: RTL_DDR4_x4_ECC\16GB\demo_batch
- For plugging **32GB** DDR4 sodimm: RTL_DDR4_x4_ECC\32GB\demo_batch

The demo batch file includes following files:

- Batch File: test.bat
- FPGA Configuration File: DE10_Pro_golden_top.sof
- Demonstration Setup
- Make sure Quartus Prime Pro Edition is installed on the host PC.
- Please set the MSEL[2:0] to AVSTx8 mode. When MSEL[2:0] is set to AS mode and HPS is used, DDR4A will be used for HPS fabric and cannot run this demo.
- Connect the DE10-Pro SX board to the host PC via the USB cable. Install the USB-Blaster II driver if necessary.
- Make sure the SW7 (DDR4A reference clock switch) is set to "FPGA"(OFF) position.
- Power on the DE10-Pro SX board.
- Execute the demo batch file "test.bat" under the batch file folder \



DE10-Pro User Manual 123

RTL_DDR4_x4_ECC \16GB or 32GB\demo_batch.

- Press BUTTON1 to start DDR4 write & loopback verify process. It will take about one second to perform the test. While testing, the LED will blink. When LED stop blinking it means the test process is done. In this case, if the LED light, it means the test result is passed. If the LED is no light, it means the test result is failed. The LED0 represents the test result for the DDR4 on the SODIMM Socket A, the LED1 represents the test result for the DDR4 on the SODIMM Socket B, and so on.
- Press BUTTON1 again to regenerate the test control signals for a repeat test.

6.2 DDR4 SDRAM Test by Nios II

Many applications use a high performance RAM, such as a DDR4 SDRAM, to provide temporary storage. In this demonstration hardware and software designs are provided to illustrate how to perform DDR4 memory access in the **Platform Designer** (formerly Qsys). We describe how the memory controller **Stratix 10 External Memory Interfaces** is used to access the four DDR4-Sodimm's on the FPGA board, and how the Nios II processor is used to read and write the SDRAM for hardware verification. The DDR4 SDRAM controller handles the complex aspects of using the DDR4 SDRAM by initializing the memory devices, managing the SDRAM banks, and keeping the devices refreshed at the appropriate intervals.

System Block Diagram

Figure 6-2 shows the system block diagram of this demonstration. In the **Platform Designer** (formerly Qsys), one 50 MHz and four 166.667MHz clock source are used. The three 166.667MHz clock source is provided by the two SI5340A (U20 and U28) clock generators on the board. Two Si5340A Config Controllers are used to configure the two SI5340A to generate the required clocks for three DDR4 SODIMMs (DDR4B, DDR4C and DDR4D). The DDR4A SODIMM is provided by an OSC 166.667Mhz clock. The 50MHz is used by the **Intel FPGA IOPLL** component to generate 200MHz for Nios Processor and On-Chip Memory. The four 166.667MHz clock are used as reference clocks for the DDR4 controllers. There are four DDR4 Controllers which are used in the demonstrations. Each controller is responsible for one DDR4-SODIMM. All the DDR4 controllers are configured as a 4GB DDR4-1333Mhz controller. The Nios II processor is used to perform the memory test. The Nios II program is running in the On-Chip



DE10-Pro User Manual 124

Memory. A PIO Controller is used to monitor buttons status which is used to trigger starting memory testing.




Figure 6-2 Block diagram of the DDR4 Basic Demonstration

The system flow is controlled by a Nios II program. First, the Nios II program writes test patterns into the whole 4GB of SDRAM. Then, it calls Nios II system function, alt_dache_flush_all(), to make sure all data has been written to SDRAM. Finally, it reads data from SDRAM for data verification. Maybe the process takes a long time, and there is a quick test. The Nios II program writes a constant pattern into the address line and data line and reads it back for verification. The program will show progress in Nios II terminal when writing/reading data to/from the SDRAM. When verification process is completed, the result is displayed in the Nios II terminal.

- Design Tools
- Quartus Prime 19.1 Pro Edition

Demonstration Source Code

- Quartus Project directory:
 - For plugging 16GB DDR4 sodimm: NIOS_DDR4_X4\16GB\

ter asic

DE10-Pro User Manual 125

www.terasic.com

- For plugging 32GB DDR4 sodimm: NIOS_DDR4_X4\32GB\
- Nios II Eclipse:
 - For plugging 16GB DDR4 sodimm: NIOS_DDR4_X4\16GB\software
 - For plugging 32GB DDR4 sodimm: NIOS_DDR4_X4\32GB\software

Nios II Project Compilation

Before you attempt to compile the reference design under Nios II Eclipse, make sure the project is cleaned first by clicking 'Clean' from the 'Project' menu of Nios II Eclipse.

Demonstration Batch File

Demo Batch File Folder:

- For plugging **16GB** DDR4 sodimm: NIOS_DDR4_X4\16GB\demo_batch
- For plugging **32GB** DDR4 sodimm: NIOS_DDR4_X4\32GB\demo_batch

The demo batch file includes following files:

- Batch File for USB-Blaster II: test.bat, test.sh
- FPGA Configure File: DE10_Pro.sof
- Nios II Program: MEM_TEST.elf
- Demonstration Setup

Please follow below procedures to set up the demonstrations.

- Make sure Quartus Prime and Nios II are installed on your PC.
- Make sure four DDR4 SODIMMs are installed on the FPGA board.
- Make sure the SW7 (DDR4A reference clock switch) is set to "FPGA"(OFF) position.
- Power on the FPGA board.
- Use a USB Cable to connect the PC and the FPGA board and install USB Blaster II driver if necessary.
- Execute the demo batch file "test.bat" under the folder "NIOS_DDR4_X4\16GB or 32GB\demo_batch". (If there is a problem during the execution of the batch file, please do this <u>link</u>)



DE10-Pro User Manual 126

- After the Nios II program is downloaded and executed successfully, a prompt message will be displayed in the nios2-terminal.
- For DDR4x4 test, please input key '0' and press 'Enter' in the nios2-terminal as shown in Figure 6-3, Figure 6-4 and Figure 6-5. The program will display progressing and result information. Press Button0~Button1 of the FPGA board to start SDRAM verify process, and press Button0 for continued test.
- For DDR4x4 quick test, please input key '1' and press 'Enter' in the nios2-terminal as shown in Figure 6-6. The program will display progressing and result information. Press Button0~Button1 of the FPGA board to start SDRAM verify process, and press Button0 for continued test.




Figure 6-3 Progress and Result Information for the DDR4A Test






Figure 6-4 Progress and Result Information for the DDR4B and DDR4C Test




Figure 6-5 Progress and Result Information for the DDR4D Demonstration



===== DE10-Pro NIOS DDR4×4	Program ======	
0] DDR4x4 Test 1] DDR4x4 Quick Test		1
nput your chioce:1		
	GB, B: 4GB, C: 4GB, D: 4GB =====	
	and no rand as rand no rand	
ress any BUTTON on the boar	d to start test [BUTTON-Ø for continued test]	
====> DDR4x4 Testing, Itera	tion: 1	
DR4x4 Reset durations, 1.05	Ø seconds	
DR4x4 Calibration Duration:	0.558 seconds,	
= DDR4-A Testing		
DR4 address bank: ØGB ~ 1GB	= PASS	
DR4 address bank: 1GB ~ 2GB	: PASS	
DR4 address bank: 2GB ~ 3GB	: PASS	
DR4 address bank: 3GB ~ 4GB	: PASS	
DR4A test:Pass, 12 seconds		
= DDR4-B Testing		
DR4 address bank: ØGB ~ 1GB	: PASS	
DR4 address bank: 1GB ~ 2GB	: PASS	
DR4 address bank: 2GB ~ 3GB	: PASS	
DR4 address bank: 3GB ~ 4GB	: PASS	
DR4B test:Pass, 12 seconds		
= DDR4-C Testing		
DR4 address bank: ØGB ~ 1GB		
DR4 address bank: 1GB ~ 2GB		
DR4 address bank: 2GB ~ 3GB		
DR4 address bank: 3GB ~ 4GB	: PASS	
DR4C test:Pass, 12 seconds		
= DDR4-D Testing		
DR4 address bank: ØGB ~ 1GB		
DR4 address bank: 1GB ~ 2GB		
DR4 address bank: 2GB ~ 3GB		
DR4 address bank: 3GB ~ 4GB	: PASS	
DR4D test:Pass, 12 seconds		

Figure 6-6 Progress and Result Information for the DDR4A~DDR4D quick test



Chapter 7

PCI Express Reference Design for Windows

CI Express is commonly used in consumer, server, and industrial applications, to link motherboard-mounted peripherals. From this demonstration, it will show how the PC Windows and FPGA communicate with each other through the PCI Express interface. Stratix 10 Hard IP for PCI Express with Avalon-MM DMA IP is used in this demonstration. For detail about this IP, please refer to Altera document ug s10 pcie_avmm.pdf.

7.1 PCI Express System Infrastructure

Figure 7-1 shows the infrastructure of the PCI Express System in this demonstration. It consists of two primary components: FPGA System and PC System. The FPGA System is developed based on Stratix 10 Hard IP for PCI Express with Avalon-MM DMA. The application software on the PC side is developed by Terasic based on Altera's PCIe kernel mode driver.






Figure 7-1 Infrastructure of PCI Express System

7.2 PC PCI Express Software SDK

The FPGA System CD contains a PC Windows based SDK to allow users to develop their 64-bit software application on 64-bits Windows 7 or Window XP. The SDK is located in the "CDROM\Demonstrations\FPGA\PCIe_SW_KIT\Windows" folder which includes:

- PCI Express Driver
- PCI Express Library
- PCI Express Examples

The kernel mode driver assumes the PCIe vendor ID (VID) is 0x1172 and the device ID (DID) is 0xE003. If different VID and DID are used in the design, users need to modify the PCIe vendor ID (VID) and device ID (DID) in the driver INF file accordingly.

The PCI Express Library is implemented as a single DLL named TERASIC_PCIE_AVMM.DLL. This file is a 64-bit DLL. When the DLL is exported to the software API, users can easily communicate with the FPGA. The library provides the following functions:

• Basic data read and write




DE10-Pro User Manual 131

• Data read and write by DMA

For high performance data transmission, Altera AVMM DMA is required as the read and write operations, which are specified under the hardware design on the FPGA.

7.3 PCI Express Software Stack

Figure 7-2 shows the software stack for the PCI Express application software on 64-bit Windows. The PCIe library module TERASIC_PCIE_AVMM.dll provides DMA and direct I/O access allowing user application program to communicate with FPGA. Users can develop their applications based on this DLL. The altera_pcie_win_driver.sys kernel driver is provided by Altera.





Install PCI Express Driver on Windows

The PCIe driver is locate in the folder:

"CDROM\Demonstrations\FPGA\PCIe_SW_KIT\Windows\PCIe_Driver" The folder includes the following four files:

• Altera_pcie_win_driver.cat



DE10-Pro User Manual 132

www.terasic.com

September 30, 2020

- Altera_pcie_win_driver.inf
- Altera_pcie_win_driver.sys
- WdfCoinstaller01011.dll

To install the PCI Express driver, please execute the steps below:

- 1. Install the DE10-Pro SX on the PCIe slot of the host PC
- 2. Make sure the Intel Programmer and USB-Blaster II driver are installed
- 3. Execute test.bat in "CDROM\Demonstrations\FPGA\PCIe_Fundamental\demo_batch" to configure the FPGA
- 4. Restart windows operation system
- Click the Control Panel menu from Windows Start menu. Click the Hardware and Sound item before clicking the Device Manager to launch the Device Manager dialog. There will be a PCI Device item in the dialog, as shown in Figure 7-3. Move the mouse cursor to the PCI Device item and right click it to select the Updated Driver Software... items.




Figure 7-3 Screenshot of launching Update Driver Software... dialog

6. In the How do you want to search for the driver software dialog, click



DE10-Pro User Manual

Browse my computer for driver software item, as shown in Figure 7-4




Figure 7-4 Dialog of Browse my computer for the driver software

 In the Browse for driver software on your computer dialog, click the Browse button to specify the folder where altera_pcie_din_driver.inf is located, as shown in Figure 7-5. Click the Next button.




Figure 7-5 Browse for the driver software on your computer



DE10-Pro User Manual

8. When the **Windows Security** dialog appears, as shown **Figure 7-6**, click the **Install** button.



Figure 7-6 Click Install in the dialog of Windows Security

 When the driver is installed successfully, the successfully dialog will appear, as shown in Figure 7-7. Click the Close button.




Figure 7-7 Click Close when the installation of the Altera PCI API Driver is



DE10-Pro User Manual 135

complete

10. Once the driver is successfully installed, users can see the Altera PCI API Driver under the device manager window, as shown in Figure 7-8.

🚔 Device Manager
File Action View Help
🕢 🛁 User-PC
Altera PCI Device
Altera PCI API Driver
> 📲 Computer
Disk drives
🔈 📲 Display adapters
DVD/CD-ROM drives
IDE ATA/ATAPI controllers
🍌 📲 JTAG cables
Network adapters
🖟 🐙 Ports (COM & LPT)
Processors
🦻 📲 Sound, video and game controllers
🦻 🚛 System devices
🍺 - 🏺 Universal Serial Bus controllers

Figure 7-8 Altera PCI API Driver in Device Manager

Create a Software Application

All the files needed to create a PCIe software application are located in the directory CDROM\Demonstrations\FPGA\PCIe_SW_KIT\Windows\PCIe_Library. It includes the following files:

- TERASIC_PCIE_AVMM.h
- TERASIC_PCIE_AVMM.DLL (64-bit DLL)

Below lists the procedures to use the SDK files in users' C/C++ project :

- 1. Create a 64-bit C/C++ project.
- 2. Include TERASIC_PCIE_AVMM.h in the C/C++ project.
- 3. Copy TERASIC_PCIE_AVMM.DLL to the folder where the project.exe is located.
- 4. Dynamically load TERASIC_PCIE_AVMM.DLL in C/C++ program. To load the



DE10-Pro User Manual 136

DLL, please refer to the PCIe fundamental example below.

5. Call the SDK API to implement the desired application.

Users can easily communicate with the FPGA through the PCIe bus through the TERASIC_PCIE_AVMM.DLL API. The details of API are described below:

7.4 PCI Express Library API

Below shows the exported API in the TERASIC_PCIE_AVMM.DLL. The API prototype is defined in the TERASIC_PCIE_AVMM.h.

Note: the Linux library terasic_pcie_qsys.so also use the same API and header file.

PCIE_Open

Function:

Open a specified PCIe card with vendor ID, device ID, and matched card index.

Prototype:

PCIE_HANDLE PCIE_Open(

uint8_t wVendorID,

uint8_t wDeviceID,

uint8_t wCardIndex);

Parameters:

wVendorID:

Specify the desired vendor ID. A zero value means to ignore the vendor ID.

wDeviceID:

Specify the desired device ID. A zero value means to ignore the device ID.

wCardIndex:

Specify the matched card index, a zero based index, based on the matched vendor ID and device ID.

Return Value:

Return a handle to presents specified PCIe card. A positive value is return if the PCIe card is opened successfully. A value zero means failed to connect the target PCIe card.

This handle value is used as a parameter for other functions, e.g. PCIE_Read32. Users need to call PCIE_Close to release handle once the handle is no longer used.



PCIE_Close

Function:

Close a handle associated to the PCIe card.

Prototype:

void PCIE_Close(

PCIE_HANDLE hPCIE);

Parameters:

hPCIE:

A PCIe handle return by PCIE_Open function.

Return Value:

None.

PCIE_Read32

Function:

Read a 32-bit data from the FPGA board.

Prototype:

bool PCIE_Read32(

PCIE_HANDLE hPCIE,

PCIE_BAR PcieBar,

PCIE_ADDRESS PcieAddress,

uint32_t *pdwData);

Parameters:

hPCIE:

A PCIe handle return by PCIE_Open function.

PcieBar:

Specify the target BAR.

PcieAddress:

Specify the target address in FPGA.

pdwData:

A buffer to retrieve the 32-bit data.

Return Value:

Return true if read data is successful; otherwise false is returned.

PCIE_Write32

Function:



DE10-Pro User Manual 138

www.terasic.com

Write a 32-bit data to the FPGA Board.

Prototype:

bool PCIE_Write32(

PCIE_HANDLE hPCIE,

PCIE_BAR PcieBar,

PCIE_ADDRESS PcieAddress,

uint32_t dwData);

Parameters:

hPCIE:

A PCIe handle return by PCIE_Open function.

PcieBar:

Specify the target BAR.

PcieAddress:

Specify the target address in FPGA.

dwData:

Specify a 32-bit data which will be written to FPGA board.

Return Value:

Return true if write data is successful; otherwise false is returned.

PCIE_Read8

Function:

Read an 8-bit data from the FPGA board.

Prototype:

bool PCIE_Read8(

PCIE_HANDLE hPCIE,

PCIE_BAR PcieBar,

PCIE_ADDRESS PcieAddress,

uint8_t *pByte);

Parameters:

hPCIE:

A PCIe handle return by PCIE_Open function.

PcieBar:

Specify the target BAR.

PcieAddress:

Specify the target address in FPGA.



DE10-Pro User Manual 139

www.terasic.com

September 30, 2020 pByte:

A buffer to retrieve the 8-bit data.

Return Value:

Return true if read data is successful; otherwise false is returned.

PCIE_Write8

Function:

Write an 8-bit data to the FPGA Board.

Prototype:

bool PCIE_Write8(

PCIE_HANDLE hPCIE,

PCIE_BAR PcieBar,

PCIE_ADDRESS PcieAddress,

uint8_t Byte);

Parameters:

hPCIE:

A PCIe handle return by PCIE_Open function.

PcieBar:

Specify the target BAR.

PcieAddress:

Specify the target address in FPGA.

Byte:

Specify an 8-bit data which will be written to FPGA board.

Return Value:

Return true if write data is successful; otherwise false is returned.

PCIE_DmaRead

Function:

Read data from the memory-mapped memory of FPGA board in DMA.

Maximal read size is (4GB-1) bytes.

Prototype:

bool PCIE_DmaRead(

PCIE_HANDLE hPCIE,

PCIE_LOCAL_ADDRESS LocalAddress,

void *pBuffer,



DE10-Pro User Manual 140

www.terasic.com

September 30, 2020 uint32_t dwBufSize

);

Parameters:

hPCIE:

A PCIe handle return by PCIE_Open function.

LocalAddress:

Specify the target memory-mapped address in FPGA.

pBuffer:

A pointer to a memory buffer to retrieved the data from FPGA. The size of buffer

should be equal or larger the dwBufSize.

dwBufSize:

Specify the byte number of data retrieved from FPGA.

Return Value:

Return **true** if read data is successful; otherwise **false** is returned.

PCIE_DmaWrite

Function:

Write data to the memory-mapped memory of FPGA board in DMA.

Prototype:

bool PCIE_DmaWrite(

PCIE_HANDLE hPCIE,

PCIE_LOCAL_ADDRESS LocalAddress,

void *pData,

uint32_t dwDataSize

);

Parameters:

hPCIE:

A PCIe handle return by PCIE_Open function.

LocalAddress:

Specify the target memory mapped address in FPGA.

pData:

A pointer to a memory buffer to store the data which will be written to FPGA.

dwDataSize:

Specify the byte number of data which will be written to FPGA.

Return Value:



Return true if write data is successful; otherwise false is returned.

PCIE_ConfigRead32

Function:

Read PCIe Configuration Table. Read a 32-bit data by given a byte offset.

Prototype:

bool PCIE_ConfigRead32 (

PCIE_HANDLE hPCIE,

uint32_t Offset,

uint32_t *pdwData

);

Parameters:

hPCIE:

A PCIe handle return by PCIE_Open function.

Offset:

Specify the target byte of offset in PCIe configuration table.

pdwData:

A 4-bytes buffer to retrieve the 32-bit data.

Return Value:

Return true if read data is successful; otherwise false is returned.

7.5 PCIe Reference Design -Fundamental

The application reference design shows how to implement fundamental control and data transfer in DMA. In the design, basic I/O is used to control the BUTTON and LED on the FPGA board. High-speed data transfer is performed by the DMA.

Demonstration Files Location

The demo file is located in the batch folder:

CDROM\Demonstrations\FPGA\PCIe_Fundamental\demo_batch

The folder includes following files:

- FPGA Configuration File: DE10_Pro.sof
- Download Batch file: test.bat
- Windows Application Software folder: windows_app, includes



DE10-Pro User Manual 142

www.terasic.com

September 30, 2020

- ♦ PCIE_FUNDAMENTAL.exe
- ♦ TERASIC_PCIE_AVMM.dll

Demonstration Setup

1. Install the FPGA board on your PC as shown in Figure 7-9.



Figure 7-9 FPGA board installation on PC

- 2. Configure FPGA with DE10_Pro.sof by executing the test.bat.
- Install the PCIe driver if necessary. The driver is located in the folder: CDROM\Demonstrations\FPGA\PCIe_SW_KIT\Windows\PCIe_Driver.
- 4. Restart Windows
- 5. Make sure that Windows has detected the FPGA Board by checking the Windows Device Manager as shown in **Figure 7-10**.






Figure 7-10 Screenshot for PCIe Driver

6. Go to windows_app folder, execute PCIE_FUNDMENTAL.exe. A menu will appear as shown in **Figure 7-11**.




Figure 7-11 Screenshot of Program Menu

Type 0 followed by a ENTER key to select Led Control item, then input 15 (hex 0x0f) will make all LEDs on as shown in Figure 7-12. If input 0 (hex 0x00), all LEDs will



144

www.terasic.com

September 30, 2020 be turned off.




Figure 7-12 Screenshot of LED Control

8. Type 1 followed by an ENTER key to select Button Status Read item. The button status will be reported as shown in **Figure 7-13**.




Figure 7-13 Screenshot of Button Status Report

145



DE10-Pro

User Manual

9. Type 2 followed by an ENTER key to select the DMA Testing item. The DMA test result will be reported as shown in **Figure 7-14**.




Figure 7-14 Screenshot of DMA Memory Test Result

10. Type 99 followed by an ENTER key to exit this test program



- Quartus Prime 19.1 Pro Edition
- Visual C++ 2012

Demonstration Source Code Location

- Quartus Project: Demonstrations\FPGA\PCIe_Fundamental
- C++ Project:


 $Demonstrations \label{eq:product} Demonstrations \label{eq:product} PCIe_SW_KIT \label{eq:product} Windows \label{eq:product} PCIe_FUNDAMENTAL$

FPGA Application Design

Figure 7-15 shows the system block diagram in the FPGA system. In the **Platform Designer** (formerly Qsys), the PIO controller is used to control the LED and monitor the Button Status, and the On-Chip memory is used for performing DMA testing. The PIO controllers and the On-Chip memory are connected to the PCI Express Hard IP controller through the Memory-Mapped Interface.



DE10-Pro User Manual





Windows Based Application Software Design

The application software project is built by Visual C++ 2012. The project includes the following major files:

Name	Description
PCIE_FUNDAMENTAL.cpp	Main program
PCIE.c	Implement dynamically load for
PCIE.h	TERAISC_PCIE_AVMM.DLL
TERASIC_PCIE_AVMM.h	SDK library file, defines constant and data structure

The main program PCIE_FUNDAMENTAL.cpp includes the header file "PCIE.h" and defines the controller address according to the FPGA design.

<pre>#include "PCIE.h"</pre>	
#define DEMO_PCIE_USER_BAR	PCIE_BAR4
#define DEMO PCIE IO LED ADDR	0x4000010
#define DEMO PCIE IO BUTTON AD	DR 0x4000020
#define DEMO PCIE MEM ADDR	0x00000000
<pre>#define MEM_SIZE (512*102</pre>	4) //512KB



DE10-Pro User Manual 147

The base address of BUTTON and LED controllers are 0x4000010 and 0x4000020 based on the PCIE_BAR4, respectively. The on-chip memory base address is 0x00000000 relative to the DMA controller.

Before accessing the FPGA through PCI Express, the application first calls the PCIE_Load to dynamically load the TERASIC_PCIE_AVMM.DLL. Then, it calls PCIE_Open to open the PCI Express driver. The constant DEFAULT_PCIE_VID and DEFAULT_PCIE_DID used in the PCIE_Open are defined in TERASIC_PCIE_AVMM.h. If developers change the Vendor ID and Device ID and PCI Express IP, they also need to change the ID value defined in TERASIC_PCIE_AVMM.h. If the return value of PCIE_Open is zero, it means the driver cannot be accessed successfully. In this case, please make sure:

- The FPGA is configured with the associated bit-stream file and the host is rebooted.
- The PCI express driver is loaded successfully.

The LED control is implemented by calling **PCIE_Write32** API, as shown below:

bPass = PCIE_Write32(hPCIe, DEMO_PCIE_USER_BAR, DEMO_PCIE_IO_LED_ADDR,(uint32_t) Mask);

The button status query is implemented by calling the **PCIE_Read32** API, as shown below:

```
PCIE_Read32(hPCIe, DEMO_PCIE_USER_BAR, DEMO_PCIE_IO_BUTTON_ADDR,&Status);
```

The memory-mapped memory read and write test is implemented by **PCIE_DmaWrite** and **PCIE_DmaRead** API, as shown below:

PCIE_DmaWrite(hPCIe, LocalAddr, pWrite, nTestSize); PCIE_DmaRead(hPCIe, LocalAddr, pRead, nTestSize);



7.6 PCIe Reference Design - DDR4

The application reference design shows how to add the DDR4 Memory Controllers for the DDR4-A SODIMM, DDR4-B SODIMM, DDR4-C SODIMM and DDR4-D SODIMM into the PCIe Quartus project based on the PCIe_Fundamental Quartus project and perform 4GB data DMA for both SODIMM. Also, this demo shows how to call "PCIE_ConfigRead32" API to check PCIe link status.

Demonstration Files Location

The demo file is located in the batch folder:

- For plugging 16GB DDR4 SODIMM:
 CDROM \Demonstrations\FPGA\PCIe_DDR4\16GB\demo_batch
- For plugging 32GB DDR4 SODIMM:
 CDROM \Demonstrations\FPGA\PCIe_DDR4\32GB\demo_batch

The folder includes following files:

- FPGA Configuration File: DE10_Pro.sof
- Download Batch file: test.bat
- Windows Application Software folder: windows_app, includes
 - ♦ PCIE_DDR4.exe
 - ♦ TERASIC_PCIE_AVMM.dll

Demonstration Setup

- 1. Install four pieces of DDR4 2666 4GB SODIMM on the FPGA board.
- 2. Make sure the SW7 (DDR4A reference clock switch) is set to FPGA(OFF) position.
- 3. Install the FPGA board on your PC.
- 4. Configure the FPGA with the DE10_Pro sof by executing the test.bat.
- 5. Install the PCIe driver if necessary.
- 6. Restart Windows
- 7. Make sure that Windows has detected the FPGA Board by checking the Windows Control panel.
- Go to windows_app folder, execute PCIE_DDR4.exe. A menu will appear as shown in Figure 7-16.






Figure 7-16 Screenshot of Program Menu

9. Type 2 followed by the ENTER key to select the Link Info item. The PCIe link information will be shown as in **Figure 7-17**. Gen3 link speed and x8 link width are expected.

[1]: Button Status Read	A
[2]: Link Info	
[3]: DMA On-Chip Memory Test	=
[4]: DMA DDR4-A Sodimm Memory Test	
[5]: DMA DDR4-B Sodimm Memory Test	
[6]: DMA DDR4-C Sodimm Memory Test	
[7]: DMA DDR4-D Sodimm Memory Test	
[99]: Quit	
Plesae input your selection:2	
Jender ID:1172h	
Device ID:E003h	
Current Link Speed is Gen3	
Negotiated Link Width is x8	
Maximum Payload Size is 128-byte	
INI: Led control	
[1]: Button Status Read	
[2]: Link Info	
[3]: DMA On-Chip Memory Test	
[4]: DMA DDR4-A Sodimm Memory Test	
[5]: DMA DDR4-B Sodimm Memory Test	
16]: DMA DDR4-C Sodimm Memory Test	
[7]: DMA DDR4-D Sodimm Memory Test	
[99]: Quit	
Plesae input your selection:_	

Figure 7-17 Screenshot of Link Info

10. Type 3 followed by the ENTER key to select DMA On-Chip Memory Test item. The DMA write and read test result will be reported as shown in **Figure 7-18**.



150




Figure 7-18 Screenshot of On-Chip Memory DMA Test Result

 Type 4 followed by the ENTER key to select the DMA DDR4-A SODIMM Memory Test item. The DMA write and read test result will be reported as shown in Figure 7-19.




Figure 7-19 Screenshot of the DDR4-A SOSIMM Memory DMA Test Result

 Type 5 followed by the ENTER key to select the DMA DDR4-B SODIMM Memory Test item. The DMA write and read test result will be reported as shown in Figure 7-20.






Figure 7-20 Screenshot of the DDR4-B SOSIMM Memory DMA Test Result

13. Type 6 followed by an ENTER key to select DMA DDR4-C SODIMM Memory Test item. The DMA write and read test result will be reported as shown in **Figure 7-21**.





Figure 7-21 Screenshot of the DDR4-C SOSIMM Memory DMA Test Result

 Type 7 followed by the ENTER key to select the DMA DDR4-D SODIMM Memory Test item. The DMA write and read test result will be reported as shown in Figure 7-22.







15. Type 99 followed by the ENTER key to exit this test program.

- Development Tools
- Quartus Prime 19.1 Pro Edition
- Visual C++ 2012

Demonstration Source Code Location

- Quartus Project: Demonstrations\FPGA\PCIE_DDR4
- Visual C++ Project: Demonstrations\FPGA\PCIe_SW_KIT\Windows\PCIe_DDR4

FPGA Application Design

Figure 7-23 shows the system block diagram in the FPGA system. In the **Platform Designer** (formerly Qsys), the PIO controller is used to control the LED and monitor the Button Status, and the On-Chip memory is used for performing DMA testing. The PIO controllers and the On-Chip memory are connected to the PCI Express Hard IP controller through the Memory-Mapped Interface.






Figure 7-23 Hardware block diagram of the PCIe_DDR4 reference design

Windows Based Application Software Design

The application software project is built by Visual C++ 2012. The project includes the following major files:

Name	Description
PCIE_DDR4.cpp	Main program
PCIE.c	Implement dynamically load for
PCIE.h	TERAISC_PCIE_AVMM.DLL
TERASIC_PCIE_AVMM.h	SDK library file, defines constant and data structure

The main program PCIE_DDR4.cpp includes the header file "PCIE.h" and defines the controller address according to the FPGA design.



<pre>#define DEMO_PCIE_USER_BAR #define DEMO_PCIE_IO_LED_ADDR #define DEMO_PCIE_IO_BUTTON_ADDR #define DEMO_PCIE_ONCHIP_MEM_ADDR #define DEMO_PCIE_DDR4A_MEM_ADDR #define DEMO_PCIE_DDR4B_MEM_ADDR #define DEMO_PCIE_DDR4C_MEM_ADDR #define DEMO_PCIE_DDR4D_MEM_ADDR</pre>	PCIE_BAR4 0x4000010 0x4000020 R 0x00000000 0x80000000 0xA00000000 0xC00000000 0xE00000000
<pre>#define ONCHIP_MEM_TEST_SIZE #define DDR4A_MEM_TEST_SIZE #define DDR4B_MEM_TEST_SIZE #define DDR4C_MEM_TEST_SIZE #define DDR4D_MEM_TEST_SIZE</pre>	(512*1024) //512KB (4ull*1024*1024*1024) //4GB (4ull*1024*1024*1024) //4GB (4ull*1024*1024*1024) //4GB (4ull*1024*1024*1024) //4GB

The base address of BUTTON and LED controllers are 0x4000010 and 0x4000020 based on PCIE_BAR4, respectively. The on-chip memory base address is 0x00000000 relative to the DMA controller. The above definitions are the same as those in the PCIe Fundamental demo.

Before accessing the FPGA through PCI Express, the application first calls PCIE_Load to dynamically load the TERASIC_PCIE_AVMM.DLL. Then, it calls PCIE_Open to open the PCI Express driver. The constant DEFAULT PCIE VID and DEFAULT_PCIE_DID the PCIE_Open used in are defined in TERASIC_PCIE_AVMM.h. If developers change the Vendor ID and Device ID and PCI Express IP, they also need to change the ID value defined in TERASIC_PCIE_AVMM.h. If the return value of PCIE_Open is zero, it means the driver cannot be accessed successfully. In this case, please make sure:

- The FPGA is configured with the associated bit-stream file and the host is rebooted.
- The PCI express driver is loaded successfully.

The LED control is implemented by calling PCIE_Write32 API, as shown below:

bPass = PCIE_Write32(hPCIe, DEMO_PCIE_USER_BAR, DEMO_PCIE_IO_LED_ADDR, (uint32_t) Mask);

The button status query is implemented by calling the **PCIE_Read32** API, as shown below:



PCIE_Read32(hPCIe, DEMO_PCIE_USER_BAR, DEMO_PCIE_IO_BUTTON_ADDR,&Status);

The memory-mapped memory read and write test is implemented by **PCIE_DmaWrite** and **PCIE_DmaRead** API, as shown below:

PCIE_DmaWrite(hPCIe, LocalAddr, pWrite, nTestSize); PCIE_DmaRead(hPCIe, LocalAddr, pRead, nTestSize);

The PCIe link information is implemented by PCIE_ConfigRead32 API, as shown below:



```
// read config - link status
if (PCIE_ConfigRead32(hPCIe, 0x80, &Data32)) {
    switch ((Data32 >> 16) & OxOF) {
    case 1:
        printf("Current Link Speed is Gen1\r\n");
        break;
    case 2:
        printf("Current Link Speed is Gen2\r\n");
        break;
    case 3:
        printf("Current Link Speed is Gen3\r\n");
        break;
    default:
        printf("Current Link Speed is Unknown\r\n");
        break;
    }
    switch ((Data32 >> 20) & 0x3F) {
    case 1:
        printf("Negotiated Link Width is x1\r\n");
        break;
    case 2:
        printf("Negotiated Link Width is x2\r\n");
        break;
    case 4:
        printf("Negotiated Link Width is x4\r\n");
        break;
    case 8:
        printf("Negotiated Link Width is x8\r\n");
        break;
    case 16:
        printf("Negotiated Link Width is x16\r\n");
        break;
    default:
        printf("Negotiated Link Width is Unknown\r\n");
        break;
    }
} else {
    bPass = false;
}
```



Chapter 8

PCI Express Reference Design for Linux

CI Express is commonly used in consumer, server, and industrial applications, to link motherboard-mounted peripherals. From this demonstration, it will show how the PC Linux and FPGA communicate with each other through the PCI Express interface. Stratix 10 Hard IP for PCI Express with Avalon-MM DMA IP is used in this demonstration. For detail about this IP, please refer to Altera document ug s10 pcie_avmm.pdf.

8.1 PCI Express System Infrastructure

Figure 8-1 shows the infrastructure of the PCI Express System in this demonstration. It consists of two primary components: FPGA System and PC System. The FPGA System is developed based on Stratix 10 Hard IP for PCI Express with Avalon-MM DMA. The application software on the PC side is developed by Terasic based on Altera's PCIe kernel mode driver.



DE10-Pro User Manual

www.terasic.com September 30, 2020




Figure 8-1 Infrastructure of PCI Express System

8.2 PC PCI Express Software SDK

The FPGA System CD contains a PC Linux based SDK to allow users to develop their 64-bit software application on 64-bits Linux. CentOS 7 is recommended. The SDK is located in the "CDROM\Demonstrations\FPGA\PCIe_SW_KIT\Linux" folder which includes:

- PCI Express Driver
- PCI Express Library
- PCI Express Examples

The kernel mode driver assumes the PCIe vendor ID (VID) is 0x1172 and the device ID (DID) is 0xE003. If different VID and DID are used in the design, users need to modify the PCIe vendor ID (VID) and device ID (DID) in the driver project and rebuild the driver. The ID is defined in the file PCIe_SW_KIT/Linux/PCIe_Driver/altera_pcie_cmd.h.

The PCI Express Library is implemented as a single .so file named terasic_pcie_qsys.so.

This file is a 64-bit library file. With the library exported software API, users can easily communicate with the FPGA. The library provides the following functions:



DE10-Pro User Manual 159

- Basic data read and write
- Data read and write by DMA

For high performance data transmission, Altera AVMM DMA is required as the read and write operations are specified under the hardware design on the FPGA.

8.3 PCI Express Software Stack

Figure 8-2 shows the software stack for the PCI Express application software on 64-bit Linux. The PCIe library module terasic_pcie_qys.so provides DMA and direct I/O access for user application program to communicate with FPGA. Users can develop their applications based on this .so library file. The altera_pcie.ko kernel driver is provided by Altera.




Figure 8-2 PCI Express Software Stack

Install PCI Express Driver on Linux

To make sure the PCIe driver can meet your kernel of Linux distribution, the driver altera_pcie.ko should be recompiled before it is used. The PCIe driver project is locate



160

in the folder:

"CDROM\Demonstrations\FPGA\PCIe_SW_KIT\Linux\PCIe_Driver" The folder includes the following files:

- altera_pcie.c
- altera_pcie.h
- altera_pcie_cmd.h
- Makefile
- Ioad_driver
- unload
- config_file

To compile and install the PCI Express driver, please execute the steps below:

- 1. Install the DE10-Pro SX the PCIe slot of the host PC
- 2. Make sure Quartus Programmer and USB-Blaster II driver are installed
- Open a terminal and use "cd" command to go to the folder "CDROM\Demonstrations\FPGA\PCIe_Fundamental\demo_batch".
- 4. Set QUARTUS_ROOTDIR variable pointing to the Quartus installation path. Set QUARTUS_ROOTDIR variable by tying the following commands in terminal. Replace "/home/centos/intelFPGA_pro/19.1/quartus" to your quartus installation path.

export QUARTUS_ROOTDIR=/home/centos/intelFPGA_pro/19.1/quartus

- 5. Execute "sudo -E sh test.sh" command to configure the FPGA
- Restart the Linux operation system. In Linux, open a terminal and use "cd" command to goto the PCIe_Driver folder
- 7. Type the following commands to compile and install the driver altera_pcie.ko, and make sure driver is loaded successfully and FPGA is detected by the driver as shown in **Figure 8-3**.
 - make
 - sudo sh load_driver
 - dmesg | tail -n 15



centos@localhost:PCIe_Driver\$ sudo sh load_driver Matching Device Found
centos/localhost:PCIe Driver\$ dmesg tail -n 15
[35.485745] SELinux: initialized (dev tmpfs, type tmpfs), uses transition SIDs
[246.876696] SELinux: initialized (dev tmpfs, type tmpfs), uses transition SIDs
<pre>[273.531603] Altera PCIE: altera_pcie_init(), May 11 2017 16:29:58</pre>
[273.531629] Altera PCIE 0000:01:00.0: enabling device (0000 -> 0002)
[273.531713] Altera PCIE 0000:01:00.0: pci_enable_device() successful
[273.531744] Altera PCIE 0000:01:00.0: irq 134 for MSI/MSI-X
<pre>[273.531754] Altera PCIE 0000:01:00.0: pci_enable_msi() successful</pre>
[273.531758] Altera PCIE 0000:01:00.0: BAR[0] 0xe8000000-0xe80001ff flags 0x0014220c, length 512
[273.531760] Altera PCIE 0000:01:00.0: BAR[1] 0x00000000-0x00000000 flags 0x00000000, length 0
[273.531762] Altera PCIE 0000:01:00.0: BAR[2] 0x00000000-0x00000000 flags 0x00000000, length 0
[273.531764] Altera PCIE 0000:01:00.0: BAR[3] 0x00000000-0x00000000 flags 0x00000000, length 0
[273.531766] Altera PCIE 0000:01:00.0: BAR[4] 0xe0000000-0xe7ffffff flags 0x0014220c, length 134217728
[273.531768] Altera PCIE 0000:01:00.0: BAR[5] 0x00000000-0x00000000 flags 0x00000000, length 0
[273.531783] Altera PCIE 0000:01:00.0: BAR[0] mapped to 0xffffc9000307c000, length 512
[273.532037] Altera PCIE 0000:01:00.0: BAR[4] mapped to 0xffffc9000c200000, length 134217728

Figure 8-3 Screenshot of install PCIe driver

Create a Software Application

All the files needed to create a PCIe software application are located in the directory CDROM\Demonstrations\FPGA\PCIe_SW_KIT\Linux\PCIe_Library. It includes the following files:

- TERASIC_PCIE_AVMM.h
- terasic_pcie_qsys.so (64-bit library)

Below lists the procedures to use the library in users' C/C++ project:

- 1. Create a 64-bit C/C++ project.
- 2. Include TERASIC_PCIE_AVMM.h in the C/C++ project.
- 3. Copy terasic_pcie_qsys.so to the folder where the project execution file is located.
- 4. Dynamically load terasic_pcie_qsys.so in C/C++ program. To load the terasic_pcie_qsys.so, please refer to the PCIe fundamental example below.
- 5. Call the library API to implement the desired application.

Users can easily communicate with the FPGA through the PCIe bus through the terasic_pcie_qsys.so API. The details of API are described below sections.

8.4 PCI Express Library API

The API is the same as Windows Library. Please refer to the section **PCI Express** Library API in this document.

8.5 PCIe Reference Design - Fundamental

The application reference design shows how to implement fundamental control and data transfer in the DMA. In the design, basic I/O is used to control the BUTTON and



DE10-Pro User Manual 162

LED on the FPGA board. High-speed data transfer is performed by the DMA.



The demo file is located in the batch folder:

CDROM\Demonstrations\FPGA\PCIe_Fundamenta\demo_batch

The folder includes following files:

- FPGA Configuration File: DE10_Pro.sof
- Download Batch file: test.sh
- Linux Application Software folder : linux_app, includes
 - ♦ PCIE_FUNDAMENTAL
 - ♦ terasic_pcie_qsys.so

Demonstration Setup

1. Install the FPGA board on your PC as shown in Figure 8-4.



Figure 8-4 FPGA board installation on PC

- Open a terminal and use "cd" command to goto "CDROM\Demonstrations\FPGA\PCIe_Fundamental\demo_batch".
- Set QUARTUS_ROOTDIR variable pointing to the Quartus installation path. Set QUARTUS_ROOTDIR variable by tying the following commands in terminal. Replace /home/centos/intelFPGA_pro/19.1/quartus to your quartus installation path.

terasic DE10-Pro

export QUARTUS_ROOTDIR=/home/centos/intelFPGA_pro/19.1/quartus

- 4. Execute "sudo -E sh test.sh" command to configure the FPGA
- 5. Restart Linux
- 6. Install PCIe driver. The driver is located in the folder:

CDROM\Demonstrations\FPGA\PCIe_SW_KIT\Linux\PCIe_Driver.

 Type "Is -I /dev/altera_pcie*" to make sure the Linux has detected the FPGA Board. If the FPGA board is detected, developers can find the /dev/altera_pcieX(where X is 0~255) in Linux file system as shown below.

centos@localhost:PCIe_Driver\$ ls -l /dev/altera_pcie*
crw-rw-rw-. 1 root wheel 248, 0 5月 11 15:42 /dev/altera_pcie0

8. Goto linux_app folder, execute PCIE_FUNDMENTAL. A menu will appear as shown in **Figure 8-5**.




Figure 8-5 Screenshot of Program Menu

9. Type 0 followed by the ENTER key to select the Led Control item, then input 15 (hex 0x0f) will turn all leds on as shown in **Figure 8-6**. If input 0 (hex 0x00), all led will be turned off.



www.terasic.com September 30,




Figure 8-6 Screenshot of LED Control

10. Type 1 followed by the ENTER key to select the Button Status Read item. The button status will be reported as shown in **Figure 8-7**.




Figure 8-7 Screenshot of Button Status Report

11. Type 2 followed by the ENTER key to select the DMA Testing item. The DMA test result will be reported as shown in **Figure 8-8**.



165

centos@localhost:	~
-------------------	---

```
[1]: Button Status Read
[2]: DMA Memory Test
[99]: Quit
Plesae input your selection:1
Button status mask:=0h
[0]: Led control
[1]: Button Status Read
[2]: DMA Memory Test
[99]: Quit
Plesae input your selection:2
DMA-Memory (Size = 524288 byes) pass
_____
[0]: Led control
[1]: Button Status Read
[2]: DMA Memory Test
[99]: Quit
Plesae input vour selection:
```

Figure 8-8 Screenshot of DMA Memory Test Result

- 12. Type 99 followed by the ENTER key to exit this test program
- Development Tools
- Quartus Prime 19.1 Pro Edition
- GNU Compiler Collection, Version 4.8 is recommended

Demonstration Source Code Location

- Quartus Project: Demonstrations\FPGA\PCIe_Fundamental
- C++ Project: Demonstrations\FPGA\PCIe_SW_KIT\Linux\PCIE_FUNDAMENTAL

FPGA Application Design

Figure 8-9 shows the system block diagram in the FPGA system. In the **Platform Designer** (formerly Qsys), the PIO controller is used to control the LED and monitor the Button Status, and the On-Chip memory is used for performing DMA testing. The PIO controllers and the On-Chip memory are connected to the PCI Express Hard IP controller through the Memory-Mapped Interface.








Figure 8-9 Hardware block diagram of the PCIe reference design

Linux Based Application Software Design

The application software project is built by GNU Toolchain. The project includes the following major files:

Name	Description
PCIE_FUNDAMENTAL.cpp	Main program
PCIE.c	Implement dynamically load for terasic_pcie_qsys.so
PCIE.h	library file
TERASIC_PCIE_AVMM.h	SDK library file, defines constant and data structure

The main program PCIE_FUNDAMENTAL.cpp includes the header file "PCIE.h" and defines the controller address according to the FPGA design.



<pre>#include "PCIE.h"</pre>	
<pre>#define DEMO_PCIE_USER_BAR</pre>	PCIE_BAR4
#define DEMO_PCIE_IO_LED_ADDR	0x4000010
#define DEMO PCIE IO BUTTON ADDR	0x4000020
#define DEMO_PCIE_MEM_ADDR	0x00000000
<pre>#define MEM_SIZE (512*1024)</pre>	//512KB

The base address of BUTTON and LED controllers are 0x4000010 and 0x4000020 based on PCIE_BAR4, respectively. The on-chip memory base address is 0x00000000 relative to the DMA controller.

Before accessing the FPGA through PCI Express, the application first calls PCIE_Load to dynamically load the terasic_pcie_qsys.so. Then, it call PCIE_Open to open the PCI Express driver. The constant DEFAULT_PCIE_VID and DEFAULT_PCIE_DID used in PCIE_Open are defined in TERASIC_PCIE_AVMM.h. If developers change the Vendor ID and Device ID and PCI Express IP, they also need to change the ID value defined in TERASIC_PCIE_AVMM.h. If the return value of PCIE_Open is zero, it means the driver cannot be accessed successfully. In this case, please make sure:

- The FPGA is configured with the associated bit-stream file and the host is rebooted.
- The PCI express driver is loaded successfully.

The LED control is implemented by calling PCIE_Write32 API, as shown below:

bPass = PCIE_Write32(hPCIe, DEMO_PCIE_USER_BAR, DEMO_PCIE_IO_LED_ADDR,(uint32_t) Mask);

The button status query is implemented by calling the **PCIE_Read32** API, as shown below:

PCIE_Read32(hPCIe, DEMO_PCIE_USER_BAR, DEMO_PCIE_IO_BUTTON_ADDR,&Status);

The memory-mapped memory read and write test is implemented by **PCIE_DmaWrite** and **PCIE_DmaRead** API, as shown below:



```
PCIE_DmaWrite(hPCIe, LocalAddr, pWrite, nTestSize);
PCIE_DmaRead(hPCIe, LocalAddr, pRead, nTestSize);
```

8.6 PCIe Reference Design - DDR4

The application reference design shows how to add DDR4 Memory Controllers for DDR4-A SODIMM,DDR4-B SODIMM, DDR4-C SODIMM and DDR4-D SODIMM into the PCIe Quartus project based on the PCIe_Fundamental Quartus project and perform 4GB data DMA for both SODIMM. Also, this demo shows how to call "PCIE_ConfigRead32" API to check PCIe link status.

Demonstration Files Location

The demo file is located in the batch folder:

- For plugging 16GB DDR4 SODIMM: CDROM \Demonstrations\FPGA\PCIe_DDR4\16GB\demo_batch
- For plugging 32GB DDR4 SODIMM: CDROM \Demonstrations\FPGA\PCIe_DDR4\32GB\demo_batch

The folder includes following files:

- FPGA Configuration File: DE10_pro.sof
- Download Batch file: test.sh
- Linux Application Software folder : linux_app, includes
 - ♦ PCIE_DDR4
 - ♦ terasic_pcie_qsys.so

Demonstration Setup

- 1. Install four pieces of DDR4 2666 4GB SODIMM on the FPGA board.
- 2. Install the FPGA board on the PCIe Slot of your PC.
- Open a terminal and use "cd" command to go to "CDROM\Demonstrations\FPGA\PCIe_DDR4\demo_batch".
- Set QUARTUS_ROOTDIR variable pointing to the Quartus installation path. Set QUARTUS_ROOTDIR variable by tying the following commands in the terminal. Replace /home/centos/intelFPGA_pro/19.1/quartus to your Quartus installation path.

export QUARTUS_ROOTDIR=/home/centos/intelFPGA_pro/19.1/quartus



DE10-Pro User Manual

- 5. Execute "sudo -E sh test.sh" command to configure the FPGA
- 6. Restart Linux
- 7. Install PCIe driver.
- 8. Make sure that Linux has detected the FPGA Board.
- 9. Go to the linux_app folder, execute PCIE_DDR4. A menu will appear as shown in Figure 8-10.

Protection Contraction Contrac	and a	-	
centos@localhost:PCIe_DDR4\$./PCIE_DDR4 == Terasic: PCIe Demo Program == ==================================			^
[0]: Led control [1]: Button Status Read			
<pre>[2]: Link Info [3]: DMA On-Chip Memory Test [4]: DMA DDR4-A Sodimm Memory Test</pre>			
[5]: DMA DDR4-B Sodimm Memory Test[6]: DMA DDR4-C Sodimm Memory Test[7]: DMA DDR4-D Sodimm Memory Test			
[99]: Quit Plesae input your selection:			
			E
			-

Figure 8-10 Screenshot of Program Menu

10. Type 2 followed by the ENTER key to select the Link Info item. The PCIe link information will be shown as in **Figure 8-11**. Gen3 link speed and x8 link width are expected.

B centos@localhost: PCIe_DDR4	
[6]: DMA DDR4-C Sodimm Memory Test	^
[7]: DMA DDR4-D Sodimm Memory Test	
[99]: Quit	
Plesae input your selection:2 Vender ID:1172h	
Device ID:E003h	
Current Link Speed is Gen3	
Negotiated Link Width is x8	
Maximum Payload Size is 128-byte	
[0]: Led control	
[1]: Button Status Read	
[2]: Link Info [3]: DMA On-Chip Memory Test	
[4]: DMA DDR4-A Sodimm Memory Test	
[5]: DMA DDR4-B Sodimm Memory Test	≡
[6]: DMA DDR4-C Sodimm Memory Test	
[7]: DMA DDR4-D Sodimm Memory Test	
[99]: Quit	
Plesae input your selection:	Ŧ

Figure 8-11 Screenshot of Link Info



 Type 3 followed by the ENTER key to select DMA On-Chip Memory Test item. The DMA write and read test result will be report as shown in Figure 8-12.




Figure 8-12 Screenshot of On-Chip Memory DMA Test Result

 Type 4 followed by the ENTER key to select the DMA DDR4-A SODIMM Memory Test item. The DMA write and read test result will be reported as shown in Figure 8-13.

🕹 centos@localhost: PCIe_DDR4	3
Plesae input your selection:4 DMA Memory Test, Address = 0x800000000, Size = 0x100000000 Bytes Generate Test Pattern DMA Write DMA Read	^
Readback Data Verify DMA Read Readback Data Verify	
DMA-Memory Address = 0x800000000, Size = 0x100000000 bytes pass ===================================	
[2]: Link Info [3]: DMA On-Chip Memory Test [4]: DMA DDR4-A Sodimm Memory Test	
<pre>[5]: DMA DDR4-B Sodimm Memory Test [6]: DMA DDR4-C Sodimm Memory Test [7]: DMA DDR4-D Sodimm Memory Test</pre>	ш
[99]: Quit Plesae input your selection:	

Figure 8-13 Screenshot of DDR4-A SOSIMM Memory DAM Test Result

 Type 5 followed by the ENTER key to select the DMA DDR4-B SODIMM Memory Test item. The DMA write and read test result will be reported as shown in Figure 8-14.






Figure 8-14 Screenshot of DDR4-B SOSIMM Memory DAM Test Result

14. Type 6 followed by the ENTER key to select the DMA DDR4-C SODIMM Memory Test item. The DMA write and read test result will be reported as shown in **Figure**

8-15.




Figure 8-15 Screenshot of DDR4-C SOSIMM Memory DAM Test Result

 Type 7 followed by the ENTER key to select the DMA DDR4-D SODIMM Memory Test item. The DMA write and read test result will be reported as shown in Figure 8-16.






Figure 8-16 Screenshot of DDR4-D SOSIMM Memory DAM Test Result

- 16. Type 99 followed by the ENTER key to exit this test program.
- Development Tools
- Quartus Prime 19.1 Pro Edition
- GNU Compiler Collection, Version 4.8 is recommended

Demonstration Source Code Location

- Quartus Project: Demonstrations\FPGA\PCIE_DDR4
- C++ Project: Demonstrations\FPGA\PCIe_SW_KIT\Linux\PCIe_DDR4

FPGA Application Design

Figure 8-17 shows the system block diagram in the FPGA system. In the **Platform Designer** (formerly Qsys), Altera PIO controller is used to control the LED and monitor the Button Status, and the On-Chip memory is used for performing DMA testing. The PIO controllers and the On-Chip memory are connected to the PCI Express Hard IP controller through the Memory-Mapped Interface.






Figure 8-17 Hardware block diagram of the PCIe_DDR4 reference design

Linux Based Application Software Design

The application software project is built by GNU Toolchain. The project includes the following major files:

Name	Description
PCIE_DDR4.cpp	Main program
PCIE.c	Implement dynamically load for terasic_pcie_qsys.so
PCIE.h	library file
TERASIC_PCIE_AVMM.h	SDK library file, defines constant and data structure

The main program PCIE_DDR4.cpp includes the header file "PCIE.h" and defines the controller address according to the FPGA design.



<pre>#define DEMO_PCIE_USER_BAR #define DEMO_PCIE_IO_LED_ADDR #define DEMO_PCIE_IO_BUTTON_ADDF #define DEMO_PCIE_ONCHIP_MEM_ADDF #define DEMO_PCIE_DDR4A_MEM_ADDF #define DEMO_PCIE_DDR4B_MEM_ADDF #define DEMO_PCIE_DDR4C_MEM_ADDF #define DEMO_PCIE_DDR4D_MEM_ADDF</pre>	DR 0x0000000 C 0x80000000 C 0xA0000000 C 0xC0000000
<pre>#define ONCHIP_MEM_TEST_SIZE #define DDR4A_MEM_TEST_SIZE #define DDR4B_MEM_TEST_SIZE #define DDR4C_MEM_TEST_SIZE #define DDR4D_MEM_TEST_SIZE</pre>	(512*1024) //512KB (4ull*1024*1024*1024) //4GB (4ull*1024*1024*1024) //4GB (4ull*1024*1024*1024) //4GB (4ull*1024*1024*1024) //4GB

The base address of BUTTON and LED controllers are 0x4000010 and 0x4000020 based on PCIE_BAR4, respectively. The on-chip memory base address is 0x00000000 relative to the DMA controller. The above definition is the same as those in PCIe Fundamental demo.

Before accessing the FPGA through PCI Express, the application first calls the PCIE_Load to dynamically load the terasic_pcie_qsys.so. Then, it calls the PCIE_Open to open the PCI Express driver. The constant DEFAULT_PCIE_VID and DEFAULT_PCIE_DID used in the PCIE_Open are defined in TERASIC_PCIE_AVMM.h. If developers changes the Vendor ID and Device ID and PCI Express IP, they also need to change the ID value defined in TERASIC_PCIE_AVMM.h. If the return value of the PCIE_Open is zero, it means the driver cannot be accessed successfully. In this case, please make sure:

- The FPGA is configured with the associated bit-stream file and the host is rebooted.
- The PCI express driver is loaded successfully.

The LED control is implemented by calling PCIE_Write32 API, as shown below:

bPass = PCIE_Write32(hPCIe, DEMO_PCIE_USER_BAR, DEMO_PCIE_IO_LED_ADDR,(uint32_t) Mask);

The button status query is implemented by calling the **PCIE_Read32** API, as shown below:



PCIE Read32(hPCIe, DEMO PCIE USER BAR, DEMO PCIE IO BUTTON ADDR, &Status);

The memory-mapped memory read and write test is implemented via **PCIE_DmaWrite** and the **PCIE_DmaRead** API, as shown below:

PCIE_DmaWrite(hPCIe, LocalAddr, pWrite, nTestSize); PCIE_DmaRead(hPCIe, LocalAddr, pRead, nTestSize);

The PCIe link information is implemented by PCIE_ConfigRead32 API, as shown below:

```
// read config - link status
if (PCIE_ConfigRead32(hPCIe, 0x80, &Data32)) {
    switch ((Data32 >> 16) & 0x0F) {
    case 1:
        printf("Current Link Speed is Gen1\r\n");
        break;
    case 2:
        printf("Current Link Speed is Gen2\r\n");
        break;
    case 3:
        printf("Current Link Speed is Gen3\r\n");
        break:
    default:
        printf("Current Link Speed is Unknown\r\n");
        break;
    }
    switch ((Data32 >> 20) & 0x3F) {
    case 1:
        printf("Negotiated Link Width is x1\r\n");
        break;
    case 2:
        printf("Negotiated Link Width is x2\r\n");
        break;
    case 4:
        printf("Negotiated Link Width is x4\r\n");
        break;
    case 8:
        printf("Negotiated Link Width is x8\r\n");
        break;
    case 16:
        printf("Negotiated Link Width is x16\r\n");
        break;
    default:
        printf("Negotiated Link Width is Unknown\r\n");
        break;
    }
} else {
    bPass = false;
}
```



DE10-Pro User Manual 176

Chapter 9

Transceiver

Verification

his chapter describes how to verify the FPGA transceivers via the QSFP28 connector. There are two test codes available in the DE10-Pro SX System CD. The two test codes are called the Transceiver_Test and the Ethernet_100G. The source code of the Etherent_100G is also available in the in the DE10-Pro SX system CD.

9.1 Transceiver Test Code

The transceiver test code is used to verify the transceiver channels via the QSPF28 ports through an external loopback method. The transceiver channels are verified with the data rates 25.78125 Gbps for the FPGA with PRBS31 test pattern.

9.2 Loopback Fixture

To enable an external loopback of the transceiver channels, QSFP28 loopback fixtures, as shown in **Figure 9-1**, are required. The fixture is available at:

https://multilaneinc.com/product/ml4002-28/



Figure 9-1 QSFP28 Loopback Cable

Figure 9-2 shows the FPGA board with four QSFP28 loopback fixtures installed.





Figure 9-2 QSFP28 Transceiver Loopback Test in Progress

9.3 Testing by Transceiver Test Code

The transceiver test code is available in the folder System CD\Tool\Transceiver_Test, which has two QSFP transceiver loopback test codes, "Datarate10G" and "Datarate25G8".

The "Datarate25G8" test code is only used for the H-title FPGA of the DE10-Pro SX.**Figure 9-3** shows the Transceiver Native PHY IP settings in the test code. The data rate of each transceiver channel is set to 25781.25 Mbps. So the 100Gbps QSFP28 loopback test code is implemented (four channels in total).

L-Tile/H-Tile		Native PHY Intel S	trat	tix	10 FPGA IP			G
Block Diagram					Design Environment			
Show signals					This component supports multiple interface views:			
					System			
qsfp28_10	l0g_xcvr_native_s10)_htile_0						
x_analogreset_ch0condi	uit conduit	tx_analogreset_stat_ch0		F	General			
x_analogreset_ch1		tx_analogreset_stat_ch1			Message level for rule violations:	error	-	
x_analogreset_ch2 conde		tx_analogreset_stat_ch2	=		Use fast reset for simulation			
x_analogreset_ch3cond	uit conduit	tx_analogreset_stat_ch3			—			
x_analogreset_ch0cond	uit conduit	rx_analogreset_stat_ch0		41 m	Common PMA Options			
x_analogreset_ch1cond	uit conduit	rx_analogreset_stat_ch1			VCCR_GXB and VCCT_GXB supply voltage for the Transceiver:	1_1V 💌		
x_analogreset_ch2cond	uit conduit	rx_analogreset_stat_ch2			Tranceiver Link Type:	lr 💌		
x_analogreset_ch3cond	uit conduit	rx_analogreset_stat_ch3			Datapath Options			
x_digitalreset_ch0cond	uit conduit	tx_digitalreset_stat_ch0			Transceiver channel type:	GXT 🖵		
x_digitalreset_ch1cond	uit conduit	tx_digitalreset_stat_ch1			Transceiver configuration rules:			
x_digitalreset_ch2 cond	uit conduit	tx_digitalreset_stat_ch2			-	Basic (Enh	anced PCS)	-
x_digitalreset_ch3 cond	uit conduit	tx_digitalreset_stat_ch3			PMA configuration rules:	basic	-	
x_digitalreset_ch0cond	uit conduit	rx_digitalreset_stat_ch0			Transceiver mode:	TX/RX Dup	lex 💌	
x_digitalreset_ch1 cond	luit conduit	rx_digitalreset_stat_ch1		L	Number of data channels:	4		
x_digitalreset_ch2 cond	luit conduit	rx_digitalreset_stat_ch2			Data rate:	25781.25	Mbps	
x_digitalreset_ch3	luit conduit	rx_digitalreset_stat_ch3		H	Enable datapath and interface reconfiguration			
	_serial_clock conduit	tx_cal_busy_ch0			Enable simplified data interface			
	_serial_clock conduit	tx_cal_busy_ch1			Enable double rate transfer mode			
	_serial_clock conduit	tx_cal_busy_ch2						
	_serial_clock conduit	tx_cal_busy_ch3			Enable background calibration			
x_cdr_refclk0 clock	conduit	rx_cal_busy_ch0		1	TX PMA RX PMA Enhanced PCS PCS-Core Interface	Analog P	MA Settings Dynamic	Reconfiguration
x_serial_data_ch0 cond	uit conduit	rx_cal_busy_ch1	L.	Ľ				

178



DE10-Pro User Manual

Figure 9-3 The Transceiver PHY setting

"Datarate10G" test code, whether it is H-title or L-title FPGA of the DE10-Pro SX can use the test code. The data rate of the transceiver channel used in the test code is 10.3125Gpbs. The 40Gbps QSFP loopback test function is realized.

Direction	Item	Value
ТХ	VOD Control	31
	Pre-emphasis first post-tap	-3
	Pre-emphasis pre-tap	-6
RX	Adaptive CTLE, Adaptive	VGA, All-Tap,
	Adaptive DFE	

The FPGA transceiver PMA setting used are shown in the table below.

Here are the procedures to perform transceiver channel test:

- 1. Copy the Transceiver_Test folder to your local disk.
- 2. Ensure that the FPGA board is NOT powered on.
- 3. Plug-in the QSPF28 loopback fixtures.
- 4. Connect your FPGA board to your PC with a micro USB cable.
- 5. Power on the FPGA board
- 6. Execute 'test.bat" in the Transceiver_Test folder under your local disk.
- 7. The batch file will download .sof and .elf files, and start the test immediately. The test result is shown in the Nios II Terminal, as shown in **Figure 9-4.**
- 8. To terminate the test, press one of the BUTTON0~1 buttons on the FPGA board. The loopback test will terminate as shown in **Figure 9-5**.



👞 /cygdrive/f/de10-pro/Transceiver_Test	
Transceiver for QSFP28 testing	
Press buttons on the board can terminate the testing.	
Apply default settingdone	
===== Time Elapsed: 0 Seconds =====	
SFP28_A-0: PASS, XferCnt:2990161920(0.35GB)	
&FP28_A-1: PASS, XferCnt:2989981696(0.35GB)	
QSFP28_A-2: PASS, XferCnt:2987868160(0.35GB)	
QSFP28_A-3: PASS, XferCnt:2987679744(0.35GB)	
QSFP28_B-0: PASS, XferCnt:2985803776(0.35GB)	
QSFP28_B-1: PASS, XferCnt:2984075264(0.35GB)	
QSFP28_B-2: PASS, XferCnt:2983321600(0.35GB)	
QSFP28_B-3: PASS, XferCnt:2982715392(0.35GB)	
QSFP28_C-0: PASS, XferCnt:2983788544(0.35GB)	
QSFP28_C-1: PASS, XferCnt:2979930112(0.35GB)	
QSFP28_C-2: PASS, XferCnt:2980913152(0.35GB)	
QSFP28_C-3: PASS, XferCnt:2978832384(0.35GB)	
QSFP28_D-0: PASS, XferCnt:2978127872(0.35GB)	
QSFP28_D-1: PASS, XferCnt:2976071680(0.35GB)	
QSFP28_D-2: PASS, XferCnt:2978037760(0.35GB)	
QSFP28_D-3: PASS, XferCnt:2976538624(0.35GB)	
===== Time Elapsed: 5 Seconds =====	
QSFP28_A-0: PASS, XferCnt:54550798336<6.35GB>	
QSFP28_A-1: PASS, XferCnt:54550618112(6.35GB)	
QSFP28_A-2: PASS, XferCnt:54548512768(6.35GB)	

Figure 9-4 QSFP28 Transceiver Loopback Test in Progress

Altera Nios II EDS 18.0 [gcc4]	i 🗆 🕮
	 - 99 - 90 -
SFP28_C-2: PASS, XferCnt:312351596544(36.36GB)	
SFP28_C-3: PASS, XferCnt:312352260096(36.36GB)	
SFP28_D-0: PASS, XferCnt:312347762688(36.36GB)	
SFP28_D-1: PASS, XferCnt:312345305088(36.36GB)	
SFP28_D-2: PASS, XferCnt:312345124864(36.36GB)	
SFP28_D-3: PASS, XferCnt:312342962176(36.36GB)	
==== Time Elapsed: 35 Seconds =====	
SFP28_A-0: PASS, XferCnt:363922292736(42.37GB)	
SFP28_A-1: PASS, XferCnt:363922112512(42.37GB)	
SFP28_A-2: PASS, XferCnt:363920211968(42.37GB)	
SFP28_A-3: PASS, XferCnt:363920031744(42.37GB)	
SFP28_B-0: PASS, XferCnt:363922735104(42.37GB)	
SFP28_B-1: PASS, XferCnt:363920556032(42.37GB) SFP28 B-2: PASS, XferCnt:363922644992(42.37GB)	
SFP28_B-2: PHSS, XferCnt:363922644992(42.37GB) SFP28_B-3: PASS, XferCnt:363918901248(42.37GB)	
SFF28_B-3: FHSS, XferCnt:363918901248(42.37GB) SFF28 C-0: PASS. XferCnt:363917877248(42.37GB)	
SFP28_C-1: PASS, XferCnt:363918819328(42.37GB)	
SFF28_C-2: PASS. XferCnt:363914051584(42.37GB)	
SFP28_C-3: PASS, XferCnt:363914951564(42.37GB)	
SFP28_D-0: PASS. XferCnt:363909718016(42.36GB)	
SFP28_D-1: PASS. XferCnt:363907260416(42.36GB)	
SFP28_D-2: PASS. XferCnt:363907072000(42.36GB)	
SFP28 D-3: PASS. XferCnt:363904917504(42.36GB)	
ser abort!	
top xcvr	
isable PRBS	
ransceiver Testing is terminated.	
۰ m	b.

Figure 9-5 QSFP28 Transceiver Loopback is terminated

9.4 100G Ethernet Example

This 100G Ethernet example is generated according to the documents <u>Low Latency</u> <u>100G Ethernet Example Design User Guide</u>. The Stratix 10 LL(Low Latency) 100GbE IP is used in the example design. This example executes the external loopback test



DE10-Pro User Manual 180

through one of the QSFP28 ports on the FPGA main board. A QSFP28 loopback fixture is required to perform this demonstration. **Figure 9-6** shows the block diagram of this demonstration.




Figure 9-6 Block diagram of 100GbE demo

Project Information

The Quartus project information is shown in the table below.

Item	Description		
Project Location	CDROM\Demonstrations\FPGA\alt_e100s10		
Quartus Project	CDROM\Demonstrations\FPGA\alt_e100s10\hardware_test_design		
FPGA Bit Stream	CDROM\Demonstrations\FPGA\alt_e100s10\hardware_test_design\output_files\alt_e100s		
	10.sof		
Test Scrip File	CDROM\Demonstrations\FPGA\alt_e100s10\hardware_test_design\hwtest\main.tcl		
Quartus Version	Quartus Prime 19.1 Pro Edition		

Demonstration Setup

Here is the procedure to setup the demonstration. A QSFP28 loopback fixture is



DE10-Pro User Manual 181

www.terasic.com

required for this demonstration. If you don't have a QSFP28 loopback fixture, please use **run_test** instead of **run_external_test** in the following demonstration procedure. The **run_test** is used to enable transceiver serial loopback for internal loopback.

- 1. Insert a QSFP28 loopback fixture into the QSFP28-A port on the DE10-Pro SX board, as shown in **Figure 9-7**.
- 2. Connect the host PC to the FPGA board using a micro-USB cable. Please make sure the USB-Blaster II driver is installed on the host PC.
- 3. Launch Quartus Prime programmer and make sure the USB-Blaster II is detected correctly.
- 4. In the Quartus Prime Programmer, add the configuration bit stream file (./output_files/alt_e100s10.sof). Check the associated "Program/Configure" item and click "Start" to start the FPGA programming.
- 5. Launch the System Console by selecting the menu item "Tools→System Debugging Tools→System Console" in Quartus.
- 6. In the System Console window, input the following commands to start the loopback test, as shown in **Figure 9-8**.

%cd hwtest %source main.tcl %run_external_test

 The loopback test report will be displayed in the Tcl Console, as shown in Figure 9-9 and Figure 9-10.



Figure 9-7 Setup QSFP28 loopback fixture



System Console - Toolkits	System Console - Toolkits						
File Tools Help							
System Explorer 🗖	Toolkits 🗖 🗙						
+ /	ADC Toolkit (Beta)						
⊞- <u></u> devices	The ADC Toolkit allows for the evaluation of ADC signal path performance.						
🕀 🚺 designs							
design_instances	No associated hardware detected.						
🗄 🔐 scripts							
	Bus Analyzer (Beta)						
	The Bus Analyzer provides real-time performance analysis of bus traffic in the system.						
	Launch						
	Transceiver Toolkit						
	The Transceiver Toolkit is a powerful transceiver verification tool that can quickly analy	ze the transceiver signal quality and performance.					
	Launch						
	Load Design	Refresh Connections					
Messages	۱	Tel Console					
Finished initialization		contains for fires that provide miscertaneous definities and examples of now to					
Could not register IService packet		access the functionality provided. You can include those macros in your					
A service named 'packet' is already n	gistered.	scripts by issuing Tcl source commands.					
Finished discovering JTAG connection	ans						
	1)I.@1#USB-1#DE10-Pro to alt_e100s10.sof	% cd hwtest					
Finished discovering USB connection	ns pro\18.0\quartus\sopc_builder\system_console\scripts\system_console_rc tcl						
	htorio.ovgushuskopc_bundersystem_consolexcriptssystem_console_ic.ict /system_console/system_console_rc.tcl. You can customize System Console by creating	X source main.tcl					
		Available JTAG Masters:					
		0:					
		/devices/1SG280HH(1S112S113S1)1@1#USB-1#DE10-Pro/(link)/JTAG/alt_sld_fab_0_alt_sld_fab_0_sldfabric.					
		Type set_jtag # to select a master					
		Type list_jtag to display this list again					
		Currently selected master is 0:					
		/devices/1SG280HH(1S112S113S1) @1#USB-1#DE10-Pro/(link)/JTAG/alt_sld_fab_0_alt_sld_fab_0_sldfabric.					
		% run_external_test +					

Figure 9-8 Launch the System Console for Ethernet 100G Demo

STATIS	NICS FOR BASE 0x0900 (Rx)
Fragmented Frames	: 0
Jabbered Frames	: 0
Any Size with FCS Err Frame	: 0
Right Size with FCS Err Fra	: 0
Multicast data Err Frames	: 0
Broadcast data Err Frames	: 0.
Unicast data Err Frames	: 0
Multicast control Err Frame	: 0
Broadcast control Err Frame	: 0
Unicast control Err Frames	: 0
Pause control Err Frames	: 0
64 Byte Frames	: 7233
65 - 127 Byte Frames	: 7070
128 - 255 Byte Frames	: 14612
256 - 511 Byte Frames	: 28659
512 - 1023 Byte Frames	: 57228
1024 - 1518 Byte Frames	: 55649
1519 - MAX Byte Frames	: 1666097
> MAX Byte Frames	: 0
Rx Frame Starts	: 0
Multicast data OK Frame	: 0
Broadcast data OK 🛛 Frame	: 0.
Unicast data OK 🛛 Frames	: 1836548
Multicast Control Frames	: 0
Broadcast Control Frames	: 0
Unicast Control Frames	: 0
Pause Control Frames	: 0



DE10-Pro User Manual 183

www.terasic.com

Tcl Console	
STATIS	TICS FOR BASE 0x0800 (Tx)
Fragmented Frames	: 0
Jabbered Frames	: 0
Any Size with FCS Err Frame	: 0
Right Size with FCS Err Fra	: 0
Multicast data Err Frames	: 0
Broadcast data Err Frames	: 0
Unicast data Err Frames	: 0
Multicast control Err Frame	: 0
Broadcast control Err Frame	: 0
Unicast control Err Frames	: 0
Pause control Err Frames	: 0
64 Byte Frames	: 7233
65 - 127 Byte Frames	: 7070
128 - 255 Byte Frames	: 14612
256 - 511 Byte Frames	: 28659
512 - 1023 Byte Frames	: 57228
1024 - 1518 Byte Frames	: 55649
1519 - MAX Byte Frames	: 1666097
> MAX Byte Frames	: 0
Tx Frame Starts	: 0
Multicast data OK Frame	: 0
Broadcast data OK 🛛 Frame	:0
Unicast data OK – Frames	: 1836548
Multicast Control Frames	: 0
Broadcast Control Frames	: 0
Unicast Control Frames	: 0
Pause Control Frames	: 0
Done	

Figure 9-9 Ethernet 100G loopback test report for RX

Figure 9-10 Ethernet 100G loopback test report for TX



2020


Chapter 10

HPS Daughter Card

10.1 Overview

As the DE10-Pro board pace is limited, only the HPS SD card socket is placed on the board, other HPS peripherals are all expanded by the 40pin high-speed connector(J21). Users can connect to the HPS daughter card provided by Terasic to get more peripherals, such as UART, USB and Ethernet interfaces. Users can use the UART interface to interact with the operating system running on the HPS, or use USB or Ethernet to transfer data. This card is optional, please contact Terasic's sales department to purchase the card.

Figure 10-1 shows the top view of the DE10-Pro SX HPS daughter card and **Figure 10-2** shows the block diagram of the HPS daughter card connected to the DE10-Pro SX.



185



DE10-Pro User Manual






Figure 10-2 FPGA Configuration First Dual SDM and HPS Flash

10.2 UART

The board has one UART interface connected for communication with the HPS. This interface doesn't support HW flow control signals. The physical interface is implemented by UART-USB onboard bridge from a FT232R chip to the host with an USB Mini-B connector. More information about the chip is available on the manufacturer's website, or in the directory \Datasheets\UART_TO_USB of DE10-Pro SX system CD. **Figure 10-3** shows the connections between the HPS, FT232R chip, and the USB Mini-B connector. **Table 10-1** lists the pin assignment of UART interface connected to the HPS.



DE10-Pro User Manual




Figure 10-3 Connections between the HPS of DE10-Pro SX and FT232R Chip

Table 10-1 Pin Assignment of UART Interface

Signal Name	FPGA Pin No.	Description	I/O Standard
HPS_UART_RX	PIN_K29	HPS UART Receiver	1.8V
HPS_UART_TX	PIN_F32	HPS UART Transmitter	1.8V

10.3 Gigabit Ethernet

The board supports Gigabit Ethernet transfer by an external Micrel KSZ9031RN PHY chip and HPS Ethernet MAC function. The KSZ9031RN chip with integrated 10/100/1000 Mbps Gigabit Ethernet transceiver also supports RGMII MAC interface. **Figure 10-4** shows the connections between the HPS, Gigabit Ethernet PHY, and RJ-45 connector.

The pin assignment associated to Gigabit Ethernet interface is listed in **Table 10-2**. More information about the KSZ9031RN PHY chip and its datasheet, as well as the application notes, which are available on the manufacturer's website.






Figure 10-4 Connections between the HPS of DE10-Pro SX and FT232R Chip

Signal Name	FPGA Pin No	Description	I/O Standard
HPS_ENET_TX_EN	PIN_R29	GMII and MII transmit enable	1.8V
HPS_ENET_TX_DATA[0]	PIN_J28	MII transmit data[0]	1.8V
HPS_ENET_TX_DATA[1]	PIN_E28	MII transmit data[1]	1.8V
HPS_ENET_TX_DATA[2]	PIN_P29	MII transmit data[2]	1.8V
HPS_ENET_TX_DATA[3]	PIN_B32	MII transmit data[3]	1.8V
HPS_ENET_RX_DV	PIN_F30	GMII and MII receive data valid	1.8V
HPS_ENET_RX_DATA[0]	PIN_B34	GMII and MII receive data[0]	1.8V
HPS_ENET_RX_DATA[1]	PIN_E31	GMII and MII receive data[1]	1.8V
HPS_ENET_RX_DATA[2]	PIN_G29	GMII and MII receive data[2]	1.8V
HPS_ENET_RX_DATA[3]	PIN_H28	GMII and MII receive data[3]	1.8V
HPS_ENET_RX_CLK	PIN_G28	GMII and MII receive clock	1.8V
HPS_ENET_MDIO	PIN_K31	Management Data	1.8V
HPS_ENET_MDC	PIN_B28	Management Data Clock Reference	1.8V
HPS_ENET_GTX_CLK	PIN_F31	GMII Transmit Clock	1.8V

Table 10-2 Pin Assignment of Gigabit Ethernet PHY

There are two LEDs, a green LED (LEDG) and a yellow LED (LEDY), which represent the status of the Ethernet PHY (KSZ9031RN). The LED control signals are connected to the LEDs on the RJ45 connector. The state and the definition of LEDG and LEDY are listed in **Table 10-3**. For instance, the connection from board to Gigabit Ethernet is established once the LEDG lights on.



DE10-Pro User Manual 188

LED (State)		LED (Definition)		Link /Activity	
LEDG	LEDY	LEDG	LEDY		
Н	н	OFF	OFF	Link off	
L	Н	ON	OFF	1000 Link / No Activity	
Toggle	Н	Blinking	OFF	1000 Link / Activity (RX, TX)	
Н	L	OFF	ON	100 Link / No Activity	
Н	Toggle	OFF	Blinking	100 Link / Activity (RX, TX)	
L	L	ON	ON	10 Link/ No Activity	
Toggle	Toggle	Blinking	Blinking	Link / Activity (RX, TX)	

Table 10-3 State and Definition of LED Mode Pins

10.4 USB 2.0 OTG PHY

The board provides USB interfaces using the SMSC USB3300 controller. A SMSC USB3300 device in a 32-pin QFN package device is used to interface to a single Type AB Micro-USB connector. This device supports UTMI+ Low Pin Interface (ULPI) to communicate to USB 2.0 controller in HPS. As defined by OTG mode, the PHY can operate in Host or Device modes. When operating in Host mode, the interface will supply the power to the device through the Micro-USB interface. **Figure 10-5** shows the connections of USB PTG PHY to the HPS. **Table 10-4** lists the pin assignment of USB OTG PHY to the HPS.




Figure 10-5 Connections between the HPS of DE10-Pro SX and FT232R Chip

Table 10-4 Pin Assignment of USB OTG PHY



DE10-Pro User Manual 189

Signal Name	FPGA Pin No.	Description	I/O Standard
HPS_USB_CLKOUT	PIN_E29	60MHz Reference Clock Output	1.8V
HPS_USB_DATA[0]	PIN_A30	HPS USB_DATA[0]	1.8V
HPS_USB_DATA[1]	PIN_C32	HPS USB_DATA[1]	1.8V
HPS_USB_DATA[2]	PIN_A29	HPS USB_DATA[2]	1.8V
HPS_USB_DATA[3]	PIN_E33	HPS USB_DATA[3]	1.8V
HPS_USB_DATA[4]	PIN_F29	HPS USB_DATA[4]	1.8V
HPS_USB_DATA[5]	PIN_E32	HPS USB_DATA[5]	1.8V
HPS_USB_DATA[6]	PIN_B30	HPS USB_DATA[6]	1.8V
HPS_USB_DATA[7]	PIN_D29	HPS USB_DATA[7]	1.8V
HPS_USB_DIR	PIN_D30	Direction of the Data Bus	1.8V
HPS_USB_NXT	PIN_A27	Throttle the Data	1.8V
HPS_USB_STP	PIN_C33	Stop Data Stream on the Bus	1.8V



190

www.terasic.com

Chapter 11

Examples for HPS SoC

his chapter provides several C-code examples based on the Intel SoC Linux built by Yocto project. These examples demonstrate major features connected to HPS interface on DE10-Pro board such as users LED/KEY, Network Communication. All the associated files can be found in the directory **Demonstrations\SoC** or **Demonstrations\SoC_FPGA** of the DE10-Pro System CD.

To install the demonstrations on the Host computer: Copy the directory Demonstrations into a local directory of your choice. Intel SoC EDS Pro v19.1 is required for users to compile the c-code project.

11.1 HPS LED/KEY

This demonstration shows how to use the system call with built-in LED and GPIO driver to control the LED and KEY which are connected to HPS GPIO ports. The built-in GPIO driver is included the DE10-Pro Linux BSP.

How to control LED

Here is an example procedure to control the HPS LED:

- 1. Open LED device: Open device file "/sys/class/leds/hps_led0/brightness".
- 2. Turn on/off LED: Write data to the device file for LED control. Write "1" to turn on LED, write "0" to turn off LED.
- 3. Close LED device: Close the device file.



DE10-Pro User Manual 191

Function Block Diagram

Figure 11-1 shows the function block diagram of the HPS LED/KEY demonstration. The built-in LED and GPIO driver offers interfaces, to which the application can use system call such as open, read, write to access.




Figure 11-1 Function block diagram of HPS LED/KEY demonstration

Function Implement

The c project include main.c, gpio_lib.c and led_lib.c files. The main.c implements the demo main flow. The led_lib implement three LED functions, described as following: int led_fd_open (unsigned int led);

The led_fd_open function is used to open the LED device file with the specified LED number as parameter. The function return a file descriptor for the LED device.

int led_fd_write (int fd, const void *buf, size_t count);

The led_fd_write function is used to write data to the LED device file. It is used to turn on/off the LED.

int led_fd_close(int fd);

The led_fd_close function is used to close a file descriptor.

int gpio_set_dir(unsigned int gpio, unsigned int out_flag);

With the file descriptor return by led_fd_open function, user can use led_fd_write to trun on/off the LED. Call "led_fd_write(fd_led, "1", 2) " will turn on the LED, and Call "led_fd_write(fd_led, "0", 2) " will turn off the LED

Flow Control Implement

The flow control is implemented in main.c. When HPS KEY is pressed, the HPS LED will be turn off. When HPS KEY is released, the HPS LED will be turn on. The GPIO functions implemented in gpio_lib.c are used to monitor HPS KEY status. The LED functions implemented in led_lib.c is used to turn on/off the HPS LED.



DE10-Pro User Manual 192

Figure 11-2 shows the procedure in main.c file, you can find it's very clear.

```
// export gpio4
gpio_export(io_key);
gpio_set_dir(io_key, 0);↓
л.
fd_led = led_fd_open(io_led);
$
while (i >= 0) {\downarrow
    gpio_get_value(io_key, &value);4
   if (value)↓
        led_fd_write(fd_led, "1", 2);4
    elset
        led_fd_write(fd_led, "0", 2);↓
    printf("key: %x\n", value);
    sleep(1);↓
}↓
J.
led_fd_close(fd_led);
gpio_unexport(io_key);↓
```

Figure 11-2 LED/KEY implemented in c code

Demonstration Source Code

- Build tool: WSL + GNU Compiler
- Project directory: \Demonstrations\SoC\hps_led_key
- Binary file: hps_led_key
- Build command: make ('make clean' to remove all temporal files)
- Execute command: *sudo ./hps_led_key*

Demonstration Setup

1. Make sure the HPS daughter card is installed on the DE10-Pro and the MSEL[2:0] pin on the DE10-Pro board are set to "001".


2.

- Connect a USB cable to the Micro USB connector (J8) on the DE10-Pro and the Host PC.
- Copy the executable file "hps_led_key" into the microSD card under the "/home/terasic" folder in Linux. (DE10-Pro Linux BSP has pre-installed this code, so users can skip this copy action.)
- 5. Insert the DE10-Pro Linux BSP micro SD card into the DE10-Pro.
- 6. Power on the DE10-Pro.
- 7. Launch Putty to establish the connection between the UART port of the HPS daughter card and the Host PC.



193

- 8. In the Putty UART terminal, type user name "terasic" and password "123" to login Linux.
- 9. Type "**sudo ./hps_led_key**" in the UART terminal to start the program. Input password "123" if system query password for terasic.
- 10. You will see the loopback test successfully in the Putty UART terminal as shown in **Figure 11-3**.
- 11. Press CTRL+C can terminate the program.





11.2 Network Socket

This demonstration shows how two remote application processes communication via socket in client-server model. Based on this design example, developers can make their Linux Application Software, run on SoC FPGA boards and easily communicate with other Hosts via a network socket.

Sockets

Sockets are the fundamental technology for programming software to communicate on the transport layer of networks shown in **Figure 11-4**. A socket provides a bidirectional communication endpoint for sending and receiving data with another socket. Socket connections normally run between two different computers on a LAN, or across the Internet, but they can also be used for interposes communication on a single computer.






Figure 11-4 Communicate on a network via a socket

Client Server Model

Most intercrosses' communication uses the client server model. These terms refer to the two processes which will be communicating with each other. One of the two processes, the client, connects to the other process, the server typically to makes a request for information. A good analogy is a person who makes a phone call to another person.

Notice that the client needs to know of the existence of and the address of the server, but the server does not need to know the address of (or even the existence of) the client prior to the connection being established.

Notice also that once a connection is established, both sides can send and receive information.

The system calls for establishing a connection which is somewhat different for the client and the server, but both involve the basic construct of a socket. A socket is one end of an intercross's communication channel. The two processes each establish their own socket. **Figure 11-5** shows the communication diagram between the client and server.






Figure 11-5 Client and Server communication

The steps involved in establishing a socket on the client side are as follows:

- Create a socket with the **socket()** system call
- Connect the socket to the address of the server using the **connect()** system call
- Send and receive data. There are a number of ways to do this, but the simplest is to use the **read()** and **write()** system calls.

The steps involved in establishing a socket on the **server** side are as follows:

- Create a socket with the **socket()** system call
- Bind the socket to an address using the **bind()** system call. For a server socket on the Internet, an address consists of a port number on the Host machine.
- Listen for connections with the **listen()** system call
- Accept a connection with the **accept()** system call. This call typically blocks until a client connects with the server.
- Send and receive data. There are a number of ways to do this, but the simplest is to use the **read()** and **write()** system calls.

Example Code Explanation

The example design contains two projects. One is socket server project, and one is socket client project. The SOCK_STREAM socket type is used in the design. The



196

Linux Socket Library is used to provide socket functions, so remember to include the socket API header file – socket.h.

The major function of socket server program is to create a socket server based on the given port number and waiting a client to request to establish a connection. When a connection is established, the server is waiting for an incoming text message. When a message is received, it will show the receiver message on the console terminal, then send the message "I got your message" to the client socket, and then close the server program. **Figure 11-6** shows the socket relative code statement. In the program, **socket** API is used to create a SOCK_STREAM socket, **bind** API is used to bind the socket to any incoming address and a specified port number. For connection, **listen** API is used to make the socket as a passive socket that is, as a socket that will be used to accept the incoming connection, and **accept** API is used to accept the incoming connection. The **accept** blocks until a client connects with the server. Data receiving and sending is implemented by the **read** and **write** API, and **close** is used to close the socket.

```
sockfd = socket(AF_INET, SOCK_STREAM, 0);
if (sockfd < 0) \downarrow
   error("ERROR opening socket");↓
bzero((char *) &serv_addr, sizeof(serv_addr));
portno = atoi(argv[1]);4
serv_addr.sin_family = AF_INET;4
serv_addr.sin_addr.s_addr = INADDR_ANY;4
serv_addr.sin_port = htons(portno);4
if (bind(sockfd, (struct sockaddr *) &serv_addr, 4
         sizeof(serv_addr)) < 0) ↓</pre>
         error("ERROR on binding");4
listen(sockfd,5);4
clilen = sizeof(cli_addr);4
newsockfd = accept(sockfd, ↓
            (struct sockaddr *) &cli_addr, ↓
            &clilen);4
if (newsockfd < 0) \downarrow
     error("ERROR on accept");4
bzero(buffer,256);4
n = read(newsockfd,buffer,255);4
if (n < 0) error("ERROR reading from socket");4
printf("Here is the message: %s\n",buffer);4
n = write(newsockfd,"I got your message",18);4
if (n < 0) error("ERROR writing to socket");#</pre>
close(newsockfd);#
close(sockfd);4
```

Figure 11-6 Socket Server Code

The major function of the socket client program is to create a connection based on



197

given Hostname (or IP address) and Host port. When a connection is established, it will show "Please enter the message:" message on console terminal to ask users to input a message. After get user's input message, the message is sent to a remote socket server via the socket. If the remote server socket received the message, it will return a message "I got the message". The client program will show the received message on the console terminal and exit the program. **Figure 11-7** shows the socket relative code statement. In the program, **socket** API is used to create a SOCK_STREAM socket, **connect** API is used to connect the remove socket sever based on the given Hostname (or IP4v Address) and port number. Data receiving and sending is implemented by **read** and **write** API, and close is used to **close** the socket.

```
sockfd = socket(AF_INET, SOCK_STREAM, 0);
if (sockfd < 0) \downarrow
   error("ERROR opening socket");↓
server = gethostbyname(argv[1]);
if (server = NULL) {↓
    fprintf(stderr,"ERROR, no such host\n");4
    exit(0);
}4
bzero((char *) &serv_addr, sizeof(serv_addr));
serv_addr.sin_family = AF_INET;4
bcopy((char *)server->h_addr, ↓
    (char *)&serv_addr.sin_addr.s_addr.↓
     server->h_length);↓
serv_addr.sin_port = htons(portno);4
if (connect(sockfd,(struct sockaddr *) &serv_addr,sizeof(serv_addr)) < 0)</pre>
    error("ERROR connecting");4
printf("Please enter the message: ");↓
bzero(buffer,256);↓
fgets(buffer,255,stdin);4
n = write(sockfd,buffer,strlen(buffer));4
if (n < 0)
     error("ERROR writing to socket");4
bzero(buffer,256);↓
n = read(sockfd,buffer,255);4
if (n < 0) ↓
    error("ERROR reading from socket");4
printf("%s\n",buffer);↓
close(sockfd);4
```

Figure 11-7 Socket Client Code

Demonstration Source Code

The source code of the design example is located in the Demonstration folder as shown in **Figure 11-8**. The Demonstration folder contains three platform subfolders: **arm**, **linux** and **windows**. The project under the **arm** folder is designed for SoC FPGA board. The project under **linux** folder is designed for Linux running on Linux PC. The project under **windows** folder is designed for SoC EDS Shell running on Windows PC. Each platform subfolder contains socket_client and socket_server project folders.



DE10-Pro User Manual 198



Figure 11-8 Source Code Folder Tree

The socket_client project includes a Makefile and a source file main.c. For different platforms, the Makefile content is different, but the main.c content is the same. The socket_server project has the file project architecture.

Demonstration Setup

Here we show the procedure to execute the socket client-server communication demonstration. In this setup procedure, the server program is running to Intel SoC FPGA board and the Socket Client is running on Windows PC.

- 1. Make sure the HPS daughter card is installed on the DE10-Pro and the MSEL[2:0] pin on the DE10-Pro board are set to "001".
- 2. Connect the HPS daughter card to Network via Ethernet port (J4).
- Connect a USB cable to the Micro USB connector (J8) on the DE10-Pro and the Host Windows PC.
- Copy the executable file "socket_server" into the microSD card under the "/home/terasic" folder in Linux. (DE10-Pro Linux BSP has pre-installed this code, so users can skip this copy action.)
- 5. Insert the DE10-Pro Linux BSP micro SD card into the DE10-Pro.
- 6. Power on the DE10-Pro.
- 7. In Windows, launch the Putty to connect DE10-Pro via the USB-to-UART link.
- 8. In the Putty, type user name "terasic" and password "123" to login Linux.
- 9. Type "ifconfig" to query the IP address which will be used in socket_client.






Figure 11-9 Query the IP address

10. Type " **./socket_server 2020**" to launch the server program with port number 2020 as shown in **Figure 11-10**. The port number can be any value between 2000 and 63500.



Figure 11-10 Start Socket Server

Here is the procedure to start the socket client program at Host and communicate with the client server program in the DE10-Pro:

- Make sure the WSL(Windows-Subsystem-Linux) is installed on your Windows and the Windows is connected to a network. Note, for how to install WSL, please refer to <u>here</u>.
- 2. Launch WSL.
- Copy the client program (linux/socket_client/socket_client) in the example kit to the WSL.
- 4. In the WSL, change the current directory to the directory where socket_client is



DE10-Pro User Manual 200

located.

5. Then, type "./socket_client <ip address> 2020" to launch the client program to connect to the Host server with port number 2020 as shown in Figure 11-11.



Figure 11-11 Start Client Program

6. If connection is established successfully, a prompt message "Please enter the message." will appear. Type "hello", then an echo message "I got your message" will be sent from the client server and shown on terminal as shown in Figure 11-12. At the same time, the socket server program will dump the received message at which point it is terminated as shown in Figure 11-13.




Figure 11-12 Send Message in Client Program



Figure 11-13 Server dumps received message

11.3 HPS Control FPGA LED

This section introduces how to design an ARM C program to control the **led_pio** PIO controller. SoC EDS is used to compile the C project. For ARM program to control the



201

led_pio PIO component, **led_pio** address is required. The Linux built-in driver '/dev/mem' and mmap system-call are used to map the physical base address of **led_pio** component to a virtual address which can be directly accessed by Linux application software. This demonstration can be found in the path: System CD\Demonstrations\SoC_FPGA\

LED_PIO Address

The led_pio component information is required for ARM C program as the program will attempt to control the component. This section describes how to get led_pio's address. You can get led_pio's address from qsys's Address Map dialog box. **Figure 11-14** shows led_pio's address in Address Map. You can define a macro for the address when you use it.

sys_top.qsys						
Slave		s10_h	ps.h2f	_lw_axi_	master	fp
fpga_m2ocm_pb.s0						
ocm.s1						0x
s10_hps.f2h_axi_sla	ive					
s10_hps.f2sdram0_	data					
s10_hps.f2sdram1_	data					
s10_hps.f2sdram2_	data					
sysid.control_slave		0x0000	0000	0x0000	_0007	
periph.pb_cpu_0_s0	0x0000	1000	0x0000	_11ff		
ocm.s1 via fpga_m2ocm_pb						
	subsy	s_perij	oh.qs	ys		
		Slave		pb_	_cpu_0.r	m0
	⊫ ILC.a	valon_sla	ave	0x0100 -	0x01ff	
🖃 button		n_pio.s1		0x0060 -	0x006f	
le≏_ dipsw		v_pio.s1		0x0070 -	0x007f	
🖬 led_pi		io.s1		0x0080 -	0x008f	
	pb_c	ou_0.s0				
	Slave fpga_m2ocm_pb.s0 ocm.s1 s10_hps.f2h_axi_sla s10_hps.f2sdram0_c s10_hps.f2sdram1_c s10_hps.f2sdram2_c sysid.control_slave periph.pb_cpu_0_s0	Slave fpga_m2ocm_pb.s0 ocm.s1 s10_hps.f2h_axi_slave s10_hps.f2sdram0_data s10_hps.f2sdram1_data s10_hps.f2sdram2_data sysid.control_slave periph.pb_cpu_0_s0 ocm.s1 via fpga_m2ocm_pb Subsys ILC.a Duttor dipsys Ied_p	Slave s10_h fpga_m2ocm_pb.s0 ocm.s1 s10_hps.f2h_axi_slave s10_hps.f2sdram0_data s10_hps.f2sdram1_data s10_hps.f2sdram2_data sysid.control_slave 0x0000 periph.pb_cpu_0_s0 0x0000 ocm.s1 via fpga_m2ocm_pb slave ILC.avalon_sla ILC.avalon_sla button_pio.s1 dipsw_pio.s1	Slave s10_hps.h2f fpga_m2ocm_pb.s0 ocm.s1 s10_hps.f2h_axi_slave s10_hps.f2sdram0_data s10_hps.f2sdram1_data s10_hps.f2sdram2_data sysid.control_slave 0x0000_0000 periph.pb_cpu_0_s0 0x0000_1000 ocm.s1 via fpga_m2ocm_pb Slave ILC.avalon_slave button_pio.s1 dipsw_pio.s1	Slave s10_hps.h2f_lw_axi_ fpga_m2ocm_pb.s0 ocm.s1 s10_hps.f2h_axi_slave s10_hps.f2h_axi_slave s10_hps.f2sdram0_data s10_hps.f2sdram1_data s10_hps.f2sdram2_data 0x0000_0000 - 0x00000 periph.pb_cpu_0_s0 0x0000_1000_0x0000 ocm.s1 via fpga_m2ocm_pb slave slave pb_ lLC.avalon_slave 0x0000_000 ox00100 ox0000 ox0100 ox0000	Slave s10_hps.h2f_lw_axi_master fpga_m2ocm_pb.s0 ocm.s1 s10_hps.f2h_axi_slave s10_hps.f2sdram0_data s10_hps.f2sdram1_data s10_hps.f2sdram2_data sysid.control_slave ox0000_0000 - 0x0000_0007 periph.pb_cpu_0_s0 0x0000_1000 0x0000_11ff ocm.s1 via fpga_m2ocm_pb slave pb_cpu_0.r ILC.avalon_slave 0x0100 - 0x01ff button_pio.s1 0x0060 - 0x006f dipsw_pio.s1 0x0070 - 0x007f

Figure 11-14 PIO led address in Qsys's Address Map

Map LED_PIO Address



DE10-Pro User Manual 202

This section will describe how to map the led_pio physical address into a virtual address which is accessible by an application software. **Figure 11-15** shows the C program to derive the virtual address of led_pio base address. First, open system-call is used to open memory device driver "/dev/mem", and then the mmap system-call is used to map HPS physical address into a virtual address represented by the void pointer variable virtual_base. The demo code maps the physical base address (HW_REGS_BASE = 0xfc000000) of the peripheral region into a based virtual address virtual_base. For any controller in the peripheral region, users can calculate their virtual address by adding their offset relative to the peripheral region to the based virtual address virtual_base. Based on the rule, the virtual address of led_pio can be calculated by adding the below two offset addresses to virtual_base.

- Offset address of Lightweight HPS-to-FPGA AXI bus relative to HPS base address
- Offset address of Pio_led relative to Lightweight HPS-to-FPGA AXI bus

The first offset address is 0xff200000 which is defined as a constant ALT_FPGA_BRIDGE_LWH2F_OFST in the header hps.h. The hps.h is a header of SoC EDS. It is located in the Quartus installation folder: <Path to SoC EDS installation>\embedded\ip\altera\hps\ armv8\hwlib\include\soc_s10\socal.

The second offset address is 0x1000+0x80 which is led_pio's address defined as LED_PIO_BASE in the C code file.

The virtual address of **led_pio** is represented by a void pointer variable **h2p_lw_led_addr**. Application program can directly use the pointer variable to access the registers in the controller of **LED_PIO**.



203

#define HW_REGS_BASE (ALT_FPGA_BRIDGE_LWH2F_OFST) // 0xf9000000 #define HW_REGS_SPAN (0x200000) #define HW_REGS_MASK (HW_REGS_SPAN - 1)
#define LED_PIO_BASE (0x1000+0x80) #define LED_PIO_DATA_WIDTH 2
// we'll actually map in the entire CSR span of the HPS since we want to access various registers within that span
<pre>if (virtual_base == MAP_FAILED) { printf("ERROR: mmap() failed\n"); printf("errno: %s\n", strerror(errno)); close(fd); return(1); } h2p_lw_led_addr = virtual_base + ((unsigned long)(ALT_FPGA_BRIDGE_LWH2F_OFST + LED_PIO_BASE) & (unsigned long)(HW_REGS_MASK));</pre>

Figure 11-15 LED PIO memory map code

LED Control

C programmers need to understand the Register Map of the PIO core for LED_PIO before they can control it. Figure 11-16 shows the Register Map for the PIO Core. Each register is 32-bit width. For detail information, please refer to the datasheet of PIO Core. For led control, we just need to write output value to the offset 0 register. Because the led on DE10-Pro is low active, writing a value 0x00000003 to the offset 0 register will turn off the two LEDs. Writing a value 0x00000000 to the offset 0 register will turn on the two LEDs. In C program, writing a value 0x00000000 to the offset 0 register 0 register of led_pio can be implemented as:

*(uint32_t *) h2p_lw_led_addr= 0x0000000;

The state will assign the void pointer to a uint32_t pointer, so C compiler knows write a 32-bit value 0x00000000 to the virtual address h2p_lw_led_addr.



				Fields						
Offset	HE	egister Name	R/W	(n-1)		2	1	0		
0	read access		R	Data value cu	rrently on PIO inputs					
U	data	write access	W	New value to drive on PIO outputs.						
1	directio	on (1)	R/W	Individual direction control for each I/O port. A value of 0 direction to input; 1 sets the direction to output.		alue of 0 s	sets the			
2	interruptmask (1) R		R/W	IRQ enable/disable for each input port. Setting a bit to 1 interrupts for the corresponding port.			bit to 1 er	ables		
3	edgecapture (1), (2) RA		edgecapture (1), (2) R/W Edge detec		Edge detectio	ge detection for each input port.				
4	outset		W	Specifies which bit of the output port to set.						
5	outclear	r	W	Specifies which output bit to clear.						

Figure 11-16 LED PIO memory map code

Main Program

In the main program, the LED is controlled to perform LED light shifting operation as shown in **Figure 11-17**. When finishing 60 times of shift cycle, the program will be terminated.

```
loop_count = 0;
       led_mask = 0x01;
       led_direction = 0; // 0: left to right direction
      while (loop\_count < 60) {
           // control led
           *(uint32_t*)h2p_lw_led_addr = ~led_mask;
          // wait 100ms
          usleep(100 * 1000);
          // update led mask
           if (led_direction == 0) {
               led_mask <<= 1;</pre>
               if (led_mask == (0x01 << (LED_PIO_DATA_WIDTH - 1)))
                   led_direction = 1;
           }
           else {
               led_mask >>= 1;
               if (led_mask == 0x01) {
                   led_direction = 0;
                   loop_Count++;
               }
           }
       } // while
                                     205
             DE10-Pro
                                                                 www.terasic.com
terasiC
             User Manual
                                                                   September 30,
```

Figure 11-17 C Program for LED Shift Operation

Makefile and compile

Figure 11-18 shows the content of Makefile for this C project. The program includes the head files provided by SoC EDS. In the Makefile, ARM-linux cross-compile also be specified.

```
TARGET = hps_fpga_led
ALT DEVICE FAMILY ?= soc s10
SOCEDS_ROOT ?= $(SOCEDS_DEST_ROOT)
HWLIBS_ROOT = $(SOCEDS_ROOT)/ip/altera/hps/armv8/hwlib
CROSS_COMPILE = ~/gcc-linaro-7.2.1-2017.11-x86_64_aarch64-linux-gnu/bin/aarch64-linux-gnu-
CFLAGS = -g -Wall -D$(ALT_DEVICE_FAMILY) -I$(HWLIBS_ROOT)/include/$(ALT_DEVICE_FAMILY) -I$(HWLIBS_ROOT)/include/
LDFLAGS = -g -Wall
CC = $(CROSS_COMPILE)gcc
build: $(TARGET)
l$(TARGET): main.o
   $(CC) $(LDFLAGS) $^ -o $@
1%.o : %.C
$(CC) $(CFLAGS) -c $< -o $@
.PHONY: clean
lclean:
rm -f $(TARGET) *.a *.o *~
```

Figure 11-18 Makefile content

To compile the project, type "make" in the command shell as shown in **Figure 11-19**. Then, type "Is" to check the generated ARM execution file "hps fpga led".



Figure 11-19 ARM C Project Compilation



DE10-Pro User Manual 206

www.terasic.com

Execute the Demo

To execute the demo, please boot the Linux from the SD-card in DE10-Pro. Copy the execution file "hps_fpga_led" to the Linux directory, and type "chmod +x hps_fpga_led" to add execution attribute to the execute file. Then, type "./hps_fpga_led" to launch the ARM program. The LED[1:0] on DE10-Pro will be expected to perform 60 times of LED light shift operation, and then the program is terminated.

For details about booting the Linux from SD-card, please refer to the document: DE10_Pro_SX_Linux_Booting_Started_Guide.pdf

11.4 Build C/C++ Project

This section describes how to recompile the above C/C++ project included in the System CD.

First, user need to install tool chain:

- 1. Login Linux or WSL on Windows.
- 2. Type "cd ~"
- 3. Type "xz -d gcc-linaro-7.2.1-2017.11-x86_64_aarch64-linux-gnu.tar.xz"
- 4. Type "tar xf gcc-linaro-7.2.1-2017.11-x86_64_aarch64-linux-gnu.tar"

Here is the procedure to compile the example project:

- Login Linux or WSL on Windows.
 <Path to SoC EDS installation>/embedded/embedded_command_shell.sh
- 2. Copy the project into the Linux System and go to the project folder.
- 3. Type "make" to build project as shown in **Figure 11-20.**




Figure 11-20 Build C/C++ Project



DE10-Pro User Manual 207

www.terasic.com

Chapter 12

Additional Information

12.1 Getting Help

Here are the addresses where you can get help if you encounter problems:

Terasic Technologies

9F., No.176, Sec.2, Gongdao 5th Rd, East Dist, HsinChu City, Taiwan, 30070 Email: <u>support@terasic.com</u> Web: <u>www.terasic.com</u> DE10-Pro SX Web: de10-pro.terasic.com

Revision History

Date	Version	Changes
2019.06	First publication	
2019.07	1.1	Modify section 2.2, add quartus 19.1
		patch
2019.08	1.2	Modify Figure 9-6
2019.11	1.3	Update Quartus path link for windows
2020.02	2.0	Add DDR4A clock switch
2020.07	2.1	1.Adding 32GB DDR4 path for
		Demonstrations
		3. Modify chapter 6 DDR4 clock
		frequency



2020.07	2.2	Fix RTL DDR4 demo path
2020.09	2.3	1.Added description of DDR4A
		Reference Clock Switch (SW7), only
		available after rev E.
		2. Add SoC demo



www.terasic.com

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Terasic: <u>P0627</u> <u>P0629</u>