

DFIDERCER

Empower for Ultimate Performance in Modern Data Centers !

User Manual

© Copyright Terasic Inc. All Rights Reserved



Contents

Terasic Inc.

Chap	er 1 <i>Overview</i>	6
1.1	General Description	6
1.2	Key Features	6
1.3.	Block Diagram	8
1.4.	Board Power On	9
1.5.	Board Protection	2
Chap	er 2 Board Component1	3
2.1	Board Overview1	3
2.2	Configuration	4
2.3	Status and Setup Components1	7
2.4	General User Input/Output23	3
2.5	Clock Circuit	7
2.6	DDR4 SO-DIMM	1
2.7	QSPF-DD Ports	3
2.8	PCI Express	9
2.9	System Status Interface	4
Chap	er 3 System Builder6	6

3.1	Introdu	iction	66
3.2	Genera	al Design Flow	67
3.3	Using	System Builder	68
Chap	ter 4	CFI-Flash Programming	79
4.1	FPGA	Configure Operation	81
4.2	CFI FI	ash Memory Map	83
4.3	Progra	mming Bit Stream File Into CFI Flash	84
4.4	Restor	e Factory Settings	88
4.5	Flash_	Factory Example	89
4.6	Flash_	User Example	91
Chap	ter 5	Peripheral Reference Design	92
5.1	Config	ure Si5397A in RTL	92
5.2			
	Clock_	Controller demo for Si5397	103
5.3	_	Controller demo for Si5397 control for SI5397/ Temperature/ Power/Fan	
5.3 5.4	Nios II		105
5.4	Nios II Board	control for SI5397/ Temperature/ Power/Fan	105 110
5.4	Nios II Board ter 6	control for SI5397/ Temperature/ Power/Fan	105 110 115
5.4 Chap	Nios II Board ter 6 DDR4	control for SI5397/ Temperature/ Power/Fan Information IP <i>Memory Reference Design</i>	
5.4 Chap 6.1 6.2	Nios II Board ter 6 DDR4 DDR4	control for SI5397/ Temperature/ Power/Fan Information IP <i>Memory Reference Design</i> SDRAM Test	
5.4 Chap 6.1 6.2	Nios II Board ter 6 DDR4 DDR4 ter 7	control for SI5397/ Temperature/ Power/Fan Information IP <i>Memory Reference Design</i> SDRAM Test SDRAM Test by Nios II	

August 16, 2023

User Manual

7.1	PCI Express System Infrastructure12	23
7.2	PC PCI Express Software SDK12	24
7.3	PCI Express Software Stack	25
7.4	PCI Express Library API13	32
7.5	PCIe Reference Design - Fundamental13	37
7.6	PCIe Reference Design - DDR414	16
Chapt	er 8 PCI Express Reference Design for Linux	57
8.1	PCI Express System Infrastructure15	57
8.2	PC PCI Express Software SDK15	58
8.3	PCI Express Software Stack	59
8.4	PCI Express Library API16	51
8.5	PCIe Reference Design - Fundamental	51
8.6	PCIe Reference Design - DDR416	38
Chapt	er 9 <i>Transceiver Verification</i> 17	77
9.1	Transceiver Test Code17	77
9.2	Loopback Fixture17	77
9.3	Testing by Transceiver Test Code17	78
9.4	100G Ethernet Example (E-Tile FPGA)18	31
Chapt	er 10 Dashboard GUI18	37
ter a	SICDE10-Agilex4www.terasic.comSic.comUser ManualAugust 16, 2023	

10.1	Driver Installed on Host	8
10.2	Run Dashboard GUI19	0
Chap	ter 11 Additional Information20	2
11.1	Getting Help20	2



Chapter 1



his chapter provides an overview of the DE10-Agilex Development Board and installation guide.

1.1 General Description

Targeting the compute and acceleration needs from the edge to the core to the cloud, Terasic's DE10-Agilex accelerator is purpose-designed to meet the ever-increasing demands for acceleration, compute, and fast data movement.

The DE10-Agilex is based on the powerful Intel® Agilex[™] FPGA to obtain speed and power breakthrough, with 40% higher performance, 40% lower power for equivalent performance. The accelerator includes PCI Express Gen 4.0 x16, two 200G QSFP-DD connectors and offers 32GB of DDR4 up to 680Gbps bandwidth to provide adaptable acceleration, maximum throughput and highly customizable processing of data for compute intensive applications.

The DE10-Agilex fully supports Intel® Open VINO[™] toolkit, OpenCL[™] BSP and Intel® oneAPI Toolkits to provide optimal Computer Vision and Deep Learning solutions. Our clients' systems can achieve highest computing performance and lowest cost for their Data Center and AI applications by leveraging the Agilex® FPGA on DE10-Agilex accelerator.

1.2 Key Features

The following hardware is implemented on the DE10-Agilex board:



■ Intel® Agilex[™] F-Series

- AGFB014R24B2E2V or AGFB014R24B1E1V (Rev.C board)
 - 1,437K logic elements (LEs)
 - 139 Mbits embedded memory(M20K)
 - 9,020 18-bit x 19-bit multipliers
 - 4,510 Variable-precision DSP blocks
 - 1x PCIe Gen4 x16 Hard IP blocks
 - Transceivers
 - 16 x 28 Gbps NRZ transceivers (E-tile)
 - 8 of them can run 58 Gbps PAM4
 - 16 x 17.4 Gbps NRZ transceivers (P-tile)

■ JTAG Header and FPGA Configuration

- On-board USB Blaster II or JTAG header for use with the Quartus Prime Programmer
- MAX10 FPGA 10M04SCU169 System Controller and Avalon-ST x16 for configuration
- AS x4 configuration via EPCQ-L configuration device (DNI)

Memory devices

- 4 DDR4 SO-DIMM sockets, each supports up to 16GB ECC DDR4 SDRAM
- 128MB Flash(Connected to the System MAX10 FPGA)

General user I/O

- 4 user controllable LEDs
- 2 user push buttons
- 2 user dip switches

Clock interface

- 50MHz and 100Mhz Oscillators
- Programming PLL providing clock for QSFP-DD interface
- Dual clocks oscillators for DDR4 SDRAM SO-DIMM
- U.FL connector for external clock input
- One 2x5 GPIO timing expansion header

Communication Ports



DE10-Agilex User Manual



7

- Two QSFP-DD Cages
 - Each can run up to 200Gbps
 - Compatible with QSFP and QSFP28
- PCI Express x16 edge connector
 - Support for PCIe x16 Gen4
 - Edge connector for PC motherboard with x16 PCI Express slot
- 4-Pin UART to USB (Integrated with USB-Blaster with USB Hub)

System Monitor and Control

- Dashboard System for System Management (Implement by System MAX10 FPGA)
- Temperature sensor
- Fan control
- Power monitor

Power Source

- PCI Express 8-pin DC 12V power
- PCI Express edge connector power

Mechanical Specification

• PCI Express full-height and 3/4-length

1.3. Block Diagram

Figure 1-1 shows the block diagram of the DE10-Agilex board. To provide maximum flexibility for the users, all key components are connected to the Agilex[™] FPGA device. Thus, users can configure the FPGA to implement any system design.






Figure 1-1 Block diagram of the DE10-Agilex board

1.4. Board Power On

The DE10-Agilex board can be used in stand-alone or be installed to the Host through PCIe slot. This section will introduce how to power on the board and the information that user should notice in these two modes.

Stand-alone Mode

When the DE10-Agilex board is used in stand-alone mode, users can use the 12V ATX power provided in the kit to connect to the 8-pin 12V ATX power connector (See **Figure 1-2**) of the DE10-Agilex board. To power up the board, user need to turn the power switch SW2 to "ON" position.






Figure 1-2 Board Power Control Switch

Install to Host

When the DE10-Agilex is installed on the Host via PCIe slot. Although the Host can provide power to DE10-Agilex board via PCIe slot, but Terasic strongly recommends that users connect an external power (through the 2x4 ATX power connector) to the board. This can prevent the power provided from Host unable to meet the power requirement of DE10-Agilex. If the power supply to the board is insufficient, it may cause some components to be abnormal.

In order to avoid insufficient power supply to the board, there is a force external power switch (**SW1**) on the board (See **Figure 1-4**). The **SW1** is default set as **ON**. When install the board on the PCIe slot in the PC, users must connect the 2x4 pin 12V DC external power connector to the board, otherwise the board will not be power on. This restriction is designed to avoid FPGA damage due to insufficient power. Users can set it as **OFF** if the FPGA utilization rate is low and PCIe edge power source is sufficient.



DE10-Agilex User Manual




Figure 1-3 Plug external power on the board




Figure 1-4 Force external power switch

11



1.5. Board Protection

The temperature of DE10-Agilex board will have a lot to do with the user's design code, chassis, and ambient temperature. When using DE10-Agilex board in the server. Customers should pay attention to whether the temperature of DE10-Agilex board is too high to avoid abnormal work for user's design or even damage to the board.

The **Dashbaord_gui** software (see chapter 10 of this user manual) is provided in the system CD to allow users to monitor the temperature status of the board. A temperature monitor IP (see section 5.4 in the user manual) is also provided so that the user can directly monitor the temperature status in the Agilex FPGA.

If the board temperature is too high, it is recommended that customers can switch the PCIe slot position in the server chassis or increasing the fan strength in the chassis, or replace the chassis to a big space, or reduce the ambient temperature to improve cooling system.

In addition, the efficiency of the DE10-Agilex cooling system will decrease with the aging of dust and fans, so customers should re-evaluate the cooling efficiency regularly.



Chapter 2

Board Component

his chapter introduces all the important components on the DE10-Agilex.

2.1 Board Overview

Figure 2-1 and **Figure 2-2** is the top and bottom view of the DE10-Agilex development board. It depicts the layout of the board and indicates the location of the connectors and key components. Users can refer to this figure for relative location of the connectors and key components.




Figure 2-1 FPGA Board (Top)





Figure 2-2 FPGA Board (Bottom)

2.2 Configuration

The FPGA board supports the following configuration methods for the Intel® Agilex[™] FPGA:

- Avalon-ST x16
- JTAG
- Active Serial (AS) normal and fast modes (Need to Install Flash by user)

To switch these methods on the DE10-Agilex board, the user needs to switch the MSEL[2:0] pin of FPGA on **SW6** and **SW7** to change the configuration methods (See **Figure 2-3**). For details, please refer to **Setup Configure Mode** part of the section 2.3.



MSEL Switch (SW6 and SW7)



Figure 2-3 MSEL switch of the board

Detailed descriptions for each configuration methods are list in below.

Avalon-ST x16

Avalon-ST is the fastest configuration scheme for Intel® Agilex[™] devices. When using this mode, while power up the DE10-Agilex board, the System MAX10 FPGA on the board (used as an external host) will read the configuration file in the Flash, and then programming the data into the FPGA through the Avalon-ST protocol.

On DE10-Agilex board, the data bus width of Avalon-ST mode is 16-bit (Avalon-ST x 16 mode). To set DE10-Agilex board to Avalon-ST mode, users need to set MSEL[2:0] to "101" (See **Setup Configure Mode** part of the section 2.3). For how to program the configuration file into the Flash, please refer to chapter 4.










Figure 2-4 Block diagram of the Avalon-ST x 16 mode on the board

■ JTAG

JTAG-chain device programming is one of the most common and general methods. JTAG-chain device configuration uses the JTAG pins to configure the Intel® Agilex[™] FPGA directly with the .sof file. Use this mode to configure FPGA, users do not need to modify MSEL specifically [2:0] pin, JTAG-chain device programming can be used under any setting. On DE10-Agilex board, users can use JTAG-chain device programming through the onboard USB blaster II circuit.

For JTAG programming by on-board USB-Blaster II, the following procedures show how to download a configuration bit stream into the Agilex FPGA:

- Make sure that power is provided to the FPGA board
- Connect your PC to the FPGA board using a Mini-USB cable and make sure the USB-Blaster II driver is installed on PC.
- Launch Quartus Prime programmer and make sure the USB-Blaster II is detected.
- In Quartus Prime Programmer, add the configuration bit stream file (.sof), check the associated "Program/Configure" item, and click "Start" to start FPGA programming.

Active Serial (AS)

A serial flash (QSPI interface) is used on the D10-Agilex board for AS mode boot. When the Agilex FPGA is running in AS mode, the SDM (Secure device manager) block in the FPGA will actively go to the serial flash to read the stored configuration file to boot the FPGA. To use AS mode, the MSEL[2:0] pins must be set to "**001**" (See **Setup Configure Mode** part of the section 2.3 for detailed).User can the use Intel



Quartus Prime Programmer tool to program the serial flash device through JTAG interface. The SDM in the FPGA will emulate AS programming. The manufacturer and part number of the serial flash are *Micron* and *MT25QU128ABA8E12-0SIT*.




Figure 2-5 Block diagram of the Active serial mode on the board

2.3 Status and Setup Components

Status LED

The FPGA Board development board includes board-specific status LEDs to indicate board status. Please refer to **Figure 2-6** and **Table 2-1** for the description of the LED indicator.






Figure 2-6 Position of the status LED

Table 2-1 Status LED

Board Reference	LED Name	Description
D14	12-V Power	Illuminates when 12-V power is active.
D13	3.3-V Power	Illuminates when 3.3-V power is active.
D11	FAN_ALERT_n	Illuminates when the fan is abnormal, such as when the fan speed is different from expected
D7	MAX_CONF_DONE	Illuminates when the FPGA is successfully configured.
D6	MAX_LOAD	Illuminates when the MAX 10 FPGA System Controller is actively configuring the FPGA.
D5	MAX_ERROR	Illuminates when the MAX 10 FPGA System Controller fails to configure the FPGA.
D4	BOOT_PAGE	Illuminates when FPGA is configured by the factory configuration bit stream.



	Illuminates when the FPGA temperature or		
	the board temperature exceeds 95 degrees		
FPGA_SD_LED	or the power consumption exceeds 180W.		
	Also, all the power of the FPGA will be cut		
	off. (*1)		
	Illuminates when the 3.3V power good and		
POWER_LEDG	power sequence process finished. (*1)		
	Illuminates when the 3.3V power abnormal		
POWER_LEDR	or power sequence process failed. (*1)		
	Illuminates when the USB Blaster II circuit is		
JIAG_RX	transmitting data		
	Illuminates when the USB Blaster II circuit is		
JIAG_IX	receiving data		
	FPGA_SD_LED POWER_LEDG POWER_LEDR JTAG_RX JTAG_TX		

(*1) : This LED will light up for about 0.3 second when the board is powered up then turn off.

Setup PCI Express Control DIP switch

The PCI Express Control DIP switch (SW8) is provided to enable or disable different configurations of the PCIe Connector. **Table 2-2** lists the switch controls and description.



Figure 2-7 Position of the PCIe mode switch
Table 2-2 SW8 PCIe Control DIP Switch

Board	Signal Name	Description	Default
terasic	DE10-Agilex	19	www.terasic.com

terasic.com

User Manual

August 16, 2023

Reference			
SW8.1	PCIE PRSNT2n x1	On : Enable x1 presence detect	Off
500.1		Off: Disable x1 presence detect	Oli
SW8.2	PCIE PRSNT2n x4	On : Enable x4 presence detect	Off
500.2		Off: Disable x4 presence detect	Oli
SW8.3	PCIE PRSNT2n x8	On : Enable x8 presence detect	Off
300.3		Off: Disable x8 presence detect	Oli
SW8.4	PCIE PRSNT2n x16	On : Enable x16 presence detect	On
500.4	PCIE_PRSN12n_x16	Off: Disable x16 presence detect	On

Setup Configure Mode

The SW7 and SW6 slide switches are used to specify the configuration mode of the FPGA. As currently only Avalon-ST x16 mode is supported (QSPI flash is not soldered on the board), please set MSEL[2:0] to 101 positions as shown in **Figure 2-8** and **Figure 2-9**.




Figure 2-8 Position of slide switches SW6 and SW7 for Configuration Mode






Figure 2-9 Position of slide switches SW6 and SW7 for Configuration Mode

FPGA Configuration Mode	MSEL2	MSEL1	MSEL0
Avalon-ST (x16)(Default)	1	0	1
AS (Fast mode – for CvP)(*2)	0	0	1

 Table 2-3 MSEL Settings for supported configuration Scheme of the board

(*2) User need to solder a QSPI flash on the board by oneself.

Select Flash Image for Configuration

One of the position of slide switch SW6 is used to specify the image for configuration of the FPGA. Setting Position FACTORY of SW6 to "1" (down position) specifies the default factory image to be loaded, as shown in **Figure 2-10**. Setting Position FACTORY of SW6 to "0" (up position) specifies the DE10-Agilex to load a user-defined image.






Figure 2-10 FACTORY position of slide switch SW6 for Image Select – Factory Image Load

System MAX JTAG Bypass Switch

The System MAX JTAG Bypass Switch(SW9) is a switch used to bypass the System MAX10 FPGA to the JTAG chain of the DE10-Agilex board. When this switch is switched to the "**OFF**" position, the system max10 FPGA will be in the JTAG chain. So users can use the JTAG interface to program the flash connected to the System MAX10 FPGA on the board. If the switch is switched to the "**ON**" position, there will only be Agilex FPGA on the JTAG chain on the entire board. This can speed up the scanning time for the FPGA device in the JTAG chain.






Figure 2-11 System MAX JTAG Bypass Switch

2.4 General User Input/Output

This section describes the user I/O interface of the FPGA. **Figure 2-12** shows the position of all these components and interface.








Figure 2-12 Position of all the general user components

User Defined Push-buttons

The FPGA board includes two user defined push-buttons that allow users to interact with the Agilex device. Each push-button provides a high logic level or a low logic level when it is not pressed or pressed, respectively. **Table 2-4** lists the board references, signal names and their corresponding Agilex device pin numbers.





Table 2-	4 Pusn-Dutto	on Pin Assignments, Schematic	Signal Na	imes, and
		Functions		
Board Reference	Schematic Signal Name	Description	I/O Standard	Agilex Pin Number

1.2V

1.2V

PIN J54

PIN G54

BUTTON0 High Logic Level when the button

is not pressed

alanmanta

There is also a reset button on the board connected to the Agilex FPGA and System MAX FPGA at the same time, allowing users to reset the logic in Agilex FPGA and System MAX 10 FPGA.

Table 2-5 CPU Reset Button Pin Assignments, Schematic Signal Names, and **Functions**

Board	Schematic	Description	l/O	Agilex
Reference	Signal Name		Standard	Pin Number
PB3	ICPU RESET n	High Logic Level when the button is not pressed	1.2V	PIN_G56

User-Defined Dip Switch

BUTTON1

PB0

PB1

There are two positions dip switches (SW0 and SW1) on the FPGA board to provide additional FPGA input control. When a position of dip switch is in the DOWN position or the UPPER position, it provides a low logic level or a high logic level to the Agilex FPGA, respectively.

Table 2-6 lists the signal names and their corresponding Agilex device pin numbers.

Table 2-6 Dip Switch Pin Assignments,	Schematic Signal Names	and Functions
Table 2-6 Dip Switch Fill Assignments,	Schematic Signal Names,	and Functions

Board Reference	Schematic Signal Name	Description	I/O Standard	Agilex Pin Number
SW0	SW0	High logic level when SW in the	1.2V	PIN_H51
SW1	SW1	UPPER position.	1.2V	PIN_F51



User-Defined LEDs

The FPGA board consists of 4 user-controllable LEDs and a housing LED lamp with four LEDs to allow status and debugging signals to be driven to the LEDs from the designs loaded into the Agilex device. Each LED is driven directly by the Agilex FPGA. The LED is turned on or off when the associated pins are driven to a low or high logic level, respectively. A list of the pin names on the FPGA that are connected to the LEDs is given in **Table 2-7**.

Board Reference	Schematic Signal Name	Description	I/O Standard	Agilex Pin Number
LED0	LED0	Driving a logic 0 on the I/O	1.2V	PIN_CR54
LED1	LED1	port turns the LED ON.	1.2V	PIN_DB57
LED2	LED2	Driving a logic 1 on the I/O	1.2V	PIN_CY57
LED3	LED3	port turns the LED OFF.	1.2V	PIN_CU52

Table 2-7 User LEDs Pin Assignments, Schematic Signal Names, and Functions

Table 2-8 User LEDs Pin Assignments, Schematic Signal Names, and Functions

Board	Schematic	Description	I/O	Agilex Pin
Reference	Signal Name	Description	Standard	Number
D19.1	LED_BRACKET0	Driving a logic 0 on the I/O	1.2V	PIN_CT57
D19.3	LED_BRACKET1	port turns the LED ON.	1.2V	PIN_CV55
D19.5	LED_BRACKET2	Driving a logic 1 on the I/O	1.2V	PIN_CR56
D19.7	LED_BRACKET3	port turns the LED OFF.	1.2V	PIN_CU56

2x5 GPIO Header (Timing Expansion Header)

The FPGA board has one 2x5 GPIO header J5 for expansion function. The pin-out of J5 is shown in **Figure 2-13**. GPIO_P0 ~ GPIO_P3 are bi-direction 1.2V GPIO. GPIO_CLK0 and GPIO_CLK1 are connected to FPGA dedicated clock input and can be configured as two single-ended clock signals. **Table 2-9** shows the mapping of the FPGA pin assignments to the 2x5 GPIO header.






Figure 2-13 Pin-out of 2x5 expansion header

Table 2-9 2x5 GPIO Header Pin Assignments, Schematic Signal Names, and Functions

Schematic Signal Name	Description	I/O Standard	Agilex Pin Number		
GPIO_P0	Bi-direction 1.2V GPIO	1.2V	PIN_CY21		
GPIO_P1	Bi-direction 1.2V GPIO	1.2V	PIN_CT25		
GPIO_P2	Bi-direction 1.2V GPIO	1.2V	PIN_CT17		
GPIO_P3	Bi-direction 1.2V GPIO	1.2V	PIN_DC20		
GPIO_CLK0	FPGA dedicated clock input or Bi-direction 1.2V GPIO	1.2V	PIN_DA22		
GPIO_CLK1	FPGA dedicated clock input or Bi-direction 1.2V GPIO	1.2V	PIN_CR24		

2.5 Clock Circuit

The development board includes several oscillator (50/100/125 MHz) and one programmable clock generators. **Figure 2-14** shows the default frequencies of on-board all external clocks going to the Agilex FPGA.






Figure 2-14 Clock circuit of the FPGA Board

A clock buffer (Si53306) is used to duplicate the 50 MHz TCXO output clock, so there are three 50MHz clocks fed into different Agilex FPGA banks and one clock for USB blaster II circuit. The programming clock generator (Si5397A) with low-jitter clock output which are used to provide special and high- quality clock signals for high-speed transceivers. Through I2C serial interface, the clock generator controllers in the Agilex FPGA can be used to program the Si5397As to generate many frequencies to each QSFP-DD port.

For memory interface, the board provide a 33.333Mhz clock and fan out it to four different clocks to the Agilex FPGA via clock buffer (Si53306). The four clocks are used for the reference clock of the four DDR4 SODIMMs.

Two UFL connectors provide two external single-ended clock inputs or one external differential clock inputs. One oscillator provides a 125 MHz clock used as configuration clock or used as the clock for transceiver calibration. Besides, there is one 100 MHz clock source to use as the FPGA input clock.

Finally, for PCIe application, the board uses the clock output on the PCIe edge connector as a clock source fed to the PCIe clock buffer, and outputs two reference clocks to Agilex FPGA.

Table 2-10 lists the clock source, signal names, default frequency and their



DE10-Agilex User Manual www.terasic.com August 16, 2023 corresponding Agilex device pin numbers.

Functions						
Source	Schematic Signal Name	Default Frequency	I/O Standard	Agilex Pin Number	Application	
1125	CLK_50_B3A	50.0 MHz	1.2V	PIN_G52	User application	
U35	CLK_50_B3C	1.2V F	PIN_G26	User application		
Y8	CLK_100_B2A_p	100.0MHz	LVDS	PIN_CU50	User application	
Y4	OSC_CLK_1	125MHz	LVDS	PIN_CC60	User-supplied configuration clock	
J1	UFL_CLKIN	User Defined	*(1)	PIN_DC52	External Clock Input	
	CLK_from_SI5397A_p0	50.0 MHz	LVDS	PIN_DC22	User application	
	CLK_from_SI5397A_p1	50.0 MHz	LVDS	PIN_A24	User application	
U13	QSFPDDA_REFCLK_p	156.25 MHz	LVDS	PIN_AJ12	QSFP-DD A port	
013	QSFPDDB_REFCLK_p	156.25 MHz	LVDS	PIN_AT13	QSFP-DD B port	
	QSFPDDRSV_REFCLK_p	156.25 MHz	LVDS	PIN_AR14	Reserved for QSFP-DD port	
U161	CLK_30M72	30.72MHz	1.2V	PIN_CU24	Reserved	
	DDR4A_REFCLK_p	33.333 MHz	LVDS	PIN_A10	DDR4 reference clock for A port	
U51	DDR4B_REFCLK_p	33.333 MHz	LVDS	PIN_L40	DDR4 reference clock for B port	
051	DDR4C_REFCLK_p	33.333 MHz	LVDS	PIN_DC8	DDR4 reference clock for C port	
	DDR4D_REFCLK_p	33.333 MHz	LVDS	PIN_CN38	DDR4 reference clock for D port	

Table 2-10 Clock Source, Signal Name, Default Frequency, Pin Assignments and

*(1): The I/O standard of the **UFL_CLKIN** clock input from J1 to the FPGA needs to be **1.2V**. If the input clock I/O standard from the J1 exceeds 1.2V, it should be divided to 1.2V by using two series resistors (R28 and R13). **Figure 2-15** shows that in the case of different input clock voltage level, the corresponding resistance value settings for



DE10-Agilex User Manual

R13 and R28 are required.




Figure 2-15 U.FL clock input signal level setting

Table 2-11 lists the programming clock generator (Si5397A and for QSFP-DD interface) control pin, signal names, I/O standard and their corresponding Agilex device pin numbers.

Table 2-11 Programmable clock generator control pin, Signal Name, I/O standard,
Pin Assignments and Descriptions

Programmable clock generator	Schematic Signal Name	I/O Standard	Agilex Pin Number	Description
	SI5397A_I2C_SCL	1.2V	PIN_CV27	I2C bus, connected
	SI5397A_I2C_SDA	1.2V	PIN_CR28	with Si5397A
	SI5397A_LOL	1.2V		Si5397A loss of
Si5397A				lock, This pin
(U13)			PIN_CT19	indicates when the
(0.0)				DSPLL™ is
				locked (high) or
				out-of-lock (low).
	SI5397A_LOS_XAXB	1.2V	PIN_CV19	Si5397A loss of



			XA/XB signal
SI5397A_RST_n	1.2V	PIN_CU28	Si5397A reset signal
	1.2V		Si5397A output
SI5397A_OE_n	1.ZV	PIN_CT29	enable signal

2.6 DDR4 SO-DIMM

The development board supports four independent banks of DDR4 SDRAM SO-DIMM. Each DDR4 SODIMM socket is wired to support a maximum capacity of 16GB (Dual rank) with ECC. Using differential DQS signaling for the DDR4 SDRAM interfaces, it is capable of running at up to 1333MHz(for AGFB014R24A2E2V FPGA device) or 1600Mhz(for AGFB014R24B1E1V FPGA device) memory clock for a maximum theoretical bandwidth up to 204.8Gbps (AGFB014R24B1E1V FPGA device). The memory clock of each DDR4 SO-DIMM SDRAM can be up to 1600 MHz (If plug single rank DDR4 SO-DIMM and use AGFB014R24B1E1V FPGA device). **Figure 2-16** shows the connections between the DDR4 SDRAM SO-DIMMs and Agilex FPGA..




Figure 2-16 Connection between the DDR4 and Agilex FPGA



31

The pin assignments for DDR4 SDRAM SO-DIMM Bank-A, Bank-B, Bank-C and Bank-D are listed in **Table 2-12**, **Table 2-13**, **Table 2-14** and **Table 2-15**.

Schematic Signal Name	Description	I/O Standard	Agilex Pin Number
DDR4A_DQ0	Data [0]	1.2V POD	PIN_W12
DDR4A_DQ1	Data [1]	1.2V POD	PIN_W16
DDR4A_DQ2	Data [2]	1.2V POD	PIN_U12
DDR4A_DQ3	Data [3]	1.2V POD	PIN_V13
DDR4A_DQ4	Data [4]	1.2V POD	PIN_T17
DDR4A_DQ5	Data [5]	1.2V POD	PIN_V17
DDR4A_DQ6	Data [6]	1.2V POD	PIN_T13
DDR4A_DQ7	Data [7]	1.2V POD	PIN_U16
DDR4A_DQ8	Data [8]	1.2V POD	PIN_N10
DDR4A_DQ9	Data [9]	1.2V POD	PIN_P5
DDR4A_DQ10	Data [10]	1.2V POD	PIN_L6
DDR4A_DQ11	Data [11]	1.2V POD	PIN_L10
DDR4A_DQ12	Data [12]	1.2V POD	PIN_N6
DDR4A_DQ13	Data [13]	1.2V POD	PIN_P9
DDR4A_DQ14	Data [14]	1.2V POD	PIN_M9
DDR4A_DQ15	Data [15]	1.2V POD	PIN_M5
DDR4A_DQ16	Data [16]	1.2V POD	PIN_U6
DDR4A_DQ17	Data [17]	1.2V POD	PIN_V9
DDR4A_DQ18	Data [18]	1.2V POD	PIN_W6
DDR4A_DQ19	Data [19]	1.2V POD	PIN_T9
DDR4A_DQ20	Data [20]	1.2V POD	PIN_W10
DDR4A_DQ21	Data [21]	1.2V POD	PIN_T5
DDR4A_DQ22	Data [22]	1.2V POD	PIN_V5
DDR4A_DQ23	Data [23]	1.2V POD	PIN_U10
DDR4A_DQ24	Data [24]	1.2V POD	PIN_N16
DDR4A_DQ25	Data [25]	1.2V POD	PIN_L12
DDR4A_DQ26	Data [26]	1.2V POD	PIN_M17
DDR4A_DQ27	Data [27]	1.2V POD	PIN_P17

 Table 2-12 DDR4-A Bank Pin Assignments, Schematic Signal Names, and

 Functions





DDR4A_DQ28 Data [28] 1.2V POD PIN_P13 DDR4A_DQ29 Data [29] 1.2V POD PIN_M13 DDR4A_DQ30 Data [30] 1.2V POD PIN_L16 DDR4A_DQ31 Data [31] 1.2V POD PIN_M12 DDR4A_DQ32 Data [32] 1.2V POD PIN_B27 DDR4A_DQ33 Data [33] 1.2V POD PIN_B31 DDR4A_DQ34 Data [34] 1.2V POD PIN_A30 DDR4A_DQ35 Data [35] 1.2V POD PIN_A30 DDR4A_DQ36 Data [35] 1.2V POD PIN_C26 DDR4A_DQ37 Data [36] 1.2V POD PIN_C26 DDR4A_DQ38 Data [37] 1.2V POD PIN_C30 DDR4A_DQ39 Data [38] 1.2V POD PIN_C30 DDR4A_DQ40 Data [40] 1.2V POD PIN_C30 DDR4A_DQ41 Data [41] 1.2V POD PIN_M26 DDR4A_DQ42 Data [41] 1.2V POD PIN_N30 DDR4A_DQ44 Data [42] 1.2V POD PIN_N26 DDR4A_DQ44				
DR4A_DQ30 Data [30] 1.2V POD PIN_L16 DDR4A_DQ31 Data [31] 1.2V POD PIN_N12 DDR4A_DQ32 Data [32] 1.2V POD PIN_B27 DDR4A_DQ33 Data [33] 1.2V POD PIN_B37 DDR4A_DQ33 Data [33] 1.2V POD PIN_A30 DDR4A_DQ34 Data [35] 1.2V POD PIN_A30 DDR4A_DQ35 Data [36] 1.2V POD PIN_A26 DDR4A_DQ36 Data [37] 1.2V POD PIN_C26 DDR4A_DQ37 Data [37] 1.2V POD PIN_C26 DDR4A_DQ38 Data [39] 1.2V POD PIN_C30 DDR4A_DQ39 Data [40] 1.2V POD PIN_M27 DDR4A_DQ40 Data [41] 1.2V POD PIN_M27 DDR4A_DQ41 Data [41] 1.2V POD PIN_N26 DDR4A_DQ42 Data [42] 1.2V POD PIN_N26 DDR4A_DQ44 Data [43] 1.2V POD PIN_N26 DDR4A_DQ44 Data [43] 1.2V POD PIN_N26 DDR4A_DQ45	DDR4A_DQ28	Data [28]	1.2V POD	PIN_P13
DR4A_DQ31 Data [31] 1.2V POD PIN_N12 DDR4A_DQ32 Data [32] 1.2V POD PIN_B27 DDR4A_DQ33 Data [33] 1.2V POD PIN_A30 DDR4A_DQ34 Data [34] 1.2V POD PIN_B31 DDR4A_DQ35 Data [35] 1.2V POD PIN_A26 DDR4A_DQ36 Data [36] 1.2V POD PIN_C26 DDR4A_DQ37 Data [37] 1.2V POD PIN_C26 DDR4A_DQ38 Data [38] 1.2V POD PIN_C26 DDR4A_DQ39 Data [39] 1.2V POD PIN_C30 DDR4A_DQ40 Data [40] 1.2V POD PIN_C30 DDR4A_DQ41 Data [41] 1.2V POD PIN_N26 DDR4A_DQ42 Data [42] 1.2V POD PIN_N26 DDR4A_DQ43 Data [43] 1.2V POD PIN_N26 DDR4A_DQ44 Data [43] 1.2V POD PIN_N26 DDR4A_DQ45 Data [43] 1.2V POD PIN_N26 DDR4A_DQ44 Data [45] 1.2V POD PIN_L26 DDR4A_DQ45	DDR4A_DQ29	Data [29]	1.2V POD	PIN_M13
DR4A_DQ32 Data [32] 1.2V POD PIN_B27 DDR4A_DQ33 Data [33] 1.2V POD PIN_A30 DDR4A_DQ34 Data [34] 1.2V POD PIN_B31 DDR4A_DQ35 Data [35] 1.2V POD PIN_A26 DDR4A_DQ36 Data [36] 1.2V POD PIN_C26 DDR4A_DQ36 Data [37] 1.2V POD PIN_C26 DDR4A_DQ38 Data [38] 1.2V POD PIN_C26 DDR4A_DQ39 Data [39] 1.2V POD PIN_C30 DDR4A_DQ39 Data [40] 1.2V POD PIN_M27 DDR4A_DQ40 Data [41] 1.2V POD PIN_N26 DDR4A_DQ41 Data [41] 1.2V POD PIN_N26 DDR4A_DQ42 Data [42] 1.2V POD PIN_N30 DDR4A_DQ43 Data [43] 1.2V POD PIN_N30 DDR4A_DQ44 Data [41] 1.2V POD PIN_N30 DDR4A_DQ45 Data [42] 1.2V POD PIN_N30 DDR4A_DQ44 Data [43] 1.2V POD PIN_N30 DDR4A_DQ45	DDR4A_DQ30	Data [30]	1.2V POD	PIN_L16
DR4A_DQ33 Data [33] 1.2V POD PIN_A30 DDR4A_DQ34 Data [34] 1.2V POD PIN_B31 DDR4A_DQ35 Data [35] 1.2V POD PIN_A26 DDR4A_DQ35 Data [36] 1.2V POD PIN_C26 DDR4A_DQ36 Data [37] 1.2V POD PIN_C26 DDR4A_DQ37 Data [37] 1.2V POD PIN_D31 DDR4A_DQ38 Data [39] 1.2V POD PIN_D31 DDR4A_DQ39 Data [39] 1.2V POD PIN_M27 DDR4A_DQ40 Data [40] 1.2V POD PIN_N26 DDR4A_DQ41 Data [41] 1.2V POD PIN_N26 DDR4A_DQ42 Data [42] 1.2V POD PIN_N26 DDR4A_DQ43 Data [43] 1.2V POD PIN_N30 DDR4A_DQ44 Data [43] 1.2V POD PIN_N26 DDR4A_DQ45 Data [43] 1.2V POD PIN_N26 DDR4A_DQ44 Data [43] 1.2V POD PIN_N26 DDR4A_DQ46 Data [44] 1.2V POD PIN_L26 DDR4A_DQ47	DDR4A_DQ31	Data [31]	1.2V POD	PIN_N12
DR4A_DQ34 Data [34] 1.2V POD PIN_B31 DDR4A_DQ35 Data [35] 1.2V POD PIN_A26 DDR4A_DQ35 Data [36] 1.2V POD PIN_C26 DDR4A_DQ36 Data [37] 1.2V POD PIN_C26 DDR4A_DQ37 Data [37] 1.2V POD PIN_D27 DDR4A_DQ38 Data [38] 1.2V POD PIN_D31 DDR4A_DQ39 Data [39] 1.2V POD PIN_C30 DDR4A_DQ40 Data [40] 1.2V POD PIN_C30 DDR4A_DQ41 Data [41] 1.2V POD PIN_M27 DDR4A_DQ42 Data [42] 1.2V POD PIN_M30 DDR4A_DQ42 Data [42] 1.2V POD PIN_M30 DDR4A_DQ43 Data [43] 1.2V POD PIN_P31 DDR4A_DQ44 Data [44] 1.2V POD PIN_L26 DDR4A_DQ45 Data [45] 1.2V POD PIN_L26 DDR4A_DQ46 Data [46] 1.2V POD PIN_L30 DDR4A_DQ47 Data [47] 1.2V POD PIN_M31 DDR4A_DQ49	DDR4A_DQ32	Data [32]	1.2V POD	PIN_B27
DR4A_DQ35 Data [35] 1.2V POD PIN_A26 DDR4A_DQ36 Data [36] 1.2V POD PIN_C26 DDR4A_DQ37 Data [37] 1.2V POD PIN_D27 DDR4A_DQ38 Data [38] 1.2V POD PIN_D27 DDR4A_DQ39 Data [39] 1.2V POD PIN_D31 DDR4A_DQ40 Data [40] 1.2V POD PIN_C30 DDR4A_DQ40 Data [40] 1.2V POD PIN_M27 DDR4A_DQ40 Data [40] 1.2V POD PIN_M27 DDR4A_DQ41 Data [41] 1.2V POD PIN_M26 DDR4A_DQ42 Data [42] 1.2V POD PIN_M27 DDR4A_DQ43 Data [43] 1.2V POD PIN_M30 DDR4A_DQ43 Data [43] 1.2V POD PIN_P27 DDR4A_DQ44 Data [44] 1.2V POD PIN_L26 DDR4A_DQ45 Data [45] 1.2V POD PIN_L30 DDR4A_DQ44 Data <td>DDR4A_DQ33</td> <td>Data [33]</td> <td>1.2V POD</td> <td>PIN_A30</td>	DDR4A_DQ33	Data [33]	1.2V POD	PIN_A30
DDR4A_DQ36 Data [36] 1.2V POD PIN_C26 DDR4A_DQ37 Data [37] 1.2V POD PIN_D27 DDR4A_DQ38 Data [38] 1.2V POD PIN_D31 DDR4A_DQ39 Data [39] 1.2V POD PIN_C30 DDR4A_DQ39 Data [40] 1.2V POD PIN_C30 DDR4A_DQ40 Data [41] 1.2V POD PIN_M27 DDR4A_DQ41 Data [41] 1.2V POD PIN_M27 DDR4A_DQ42 Data [42] 1.2V POD PIN_M27 DDR4A_DQ42 Data [42] 1.2V POD PIN_M26 DDR4A_DQ42 Data [42] 1.2V POD PIN_M30 DDR4A_DQ43 Data [43] 1.2V POD PIN_P27 DDR4A_DQ44 Data [45] 1.2V POD PIN_L26 DDR4A_DQ45 Data [45] 1.2V POD PIN_L26 DDR4A_DQ46 Data [45] 1.2V POD PIN_L30 DDR4A_DQ47 Data [47] 1.2V POD PIN_M31 DDR4A_DQ48 Data [49] 1.2V POD PIN_W30 DDR4A_DQ50	DDR4A_DQ34	Data [34]	1.2V POD	PIN_B31
DR4A_DQ37 Data [37] 1.2V POD PIN_D27 DDR4A_DQ38 Data [38] 1.2V POD PIN_D31 DDR4A_DQ39 Data [39] 1.2V POD PIN_C30 DDR4A_DQ40 Data [40] 1.2V POD PIN_C30 DDR4A_DQ40 Data [40] 1.2V POD PIN_C30 DDR4A_DQ41 Data [41] 1.2V POD PIN_M27 DDR4A_DQ42 Data [42] 1.2V POD PIN_M26 DDR4A_DQ42 Data [42] 1.2V POD PIN_N30 DDR4A_DQ42 Data [42] 1.2V POD PIN_P31 DDR4A_DQ43 Data [43] 1.2V POD PIN_P27 DDR4A_DQ44 Data [45] 1.2V POD PIN_P27 DDR4A_DQ45 Data [45] 1.2V POD PIN_L26 DDR4A_DQ45 Data [45] 1.2V POD PIN_L30 DDR4A_DQ46 Data [46] 1.2V POD PIN_L30 DDR4A_DQ49 Data [47] 1.2V POD PIN_W31 DDR4A_DQ49 Data [49] 1.2V POD PIN_W326 DDR4A_DQ50	DDR4A_DQ35	Data [35]	1.2V POD	PIN_A26
DR4A_DQ38 Data [38] 1.2V POD PIN_D31 DDR4A_DQ39 Data [39] 1.2V POD PIN_C30 DDR4A_DQ40 Data [40] 1.2V POD PIN_M27 DDR4A_DQ41 Data [41] 1.2V POD PIN_M27 DDR4A_DQ42 Data [42] 1.2V POD PIN_M26 DDR4A_DQ42 Data [42] 1.2V POD PIN_N30 DDR4A_DQ43 Data [43] 1.2V POD PIN_P31 DDR4A_DQ44 Data [43] 1.2V POD PIN_P27 DDR4A_DQ45 Data [45] 1.2V POD PIN_P27 DDR4A_DQ46 Data [45] 1.2V POD PIN_L26 DDR4A_DQ46 Data [44] 1.2V POD PIN_L26 DDR4A_DQ46 Data [47] 1.2V POD PIN_M31 DDR4A_DQ48 Data [47] 1.2V POD PIN_W33 DDR4A_DQ49 Data [49] 1.2V POD PIN_W26 DDR4A_DQ50 Data [50] 1.2V POD PIN_V31 DDR4A_DQ51 Data [51] 1.2V POD PIN_V31 DDR4A_DQ53	DDR4A_DQ36	Data [36]	1.2V POD	PIN_C26
DR4A_DQ39 Data [39] 1.2V POD PIN_C30 DDR4A_DQ40 Data [40] 1.2V POD PIN_C30 DDR4A_DQ40 Data [40] 1.2V POD PIN_M27 DDR4A_DQ41 Data [41] 1.2V POD PIN_N26 DDR4A_DQ42 Data [42] 1.2V POD PIN_N30 DDR4A_DQ42 Data [42] 1.2V POD PIN_P31 DDR4A_DQ43 Data [43] 1.2V POD PIN_P27 DDR4A_DQ44 Data [45] 1.2V POD PIN_P27 DDR4A_DQ45 Data [45] 1.2V POD PIN_L26 DDR4A_DQ45 Data [45] 1.2V POD PIN_L26 DDR4A_DQ46 Data [46] 1.2V POD PIN_L30 DDR4A_DQ46 Data [47] 1.2V POD PIN_M31 DDR4A_DQ48 Data [48] 1.2V POD PIN_W30 DDR4A_DQ49 Data [49] 1.2V POD PIN_W26 DDR4A_DQ50 Data [50] 1.2V POD PIN_W26 DDR4A_DQ51 Data [51] 1.2V POD PIN_V31 DDR4A_DQ53	DDR4A_DQ37	Data [37]	1.2V POD	PIN_D27
DR4A_DQ40 Data [40] 1.2V POD PIN_M27 DDR4A_DQ41 Data [41] 1.2V POD PIN_N26 DDR4A_DQ42 Data [42] 1.2V POD PIN_N30 DDR4A_DQ42 Data [42] 1.2V POD PIN_N30 DDR4A_DQ43 Data [43] 1.2V POD PIN_P31 DDR4A_DQ44 Data [44] 1.2V POD PIN_P27 DDR4A_DQ45 Data [45] 1.2V POD PIN_L26 DDR4A_DQ46 Data [45] 1.2V POD PIN_L26 DDR4A_DQ46 Data [46] 1.2V POD PIN_L26 DDR4A_DQ46 Data [45] 1.2V POD PIN_L30 DDR4A_DQ46 Data [47] 1.2V POD PIN_M31 DDR4A_DQ47 Data [47] 1.2V POD PIN_W31 DDR4A_DQ48 Data [49] 1.2V POD PIN_V33 DDR4A_DQ49 Data [50] 1.2V POD PIN_V33 DDR4A_DQ50 Data [51] 1.2V POD PIN_V27 DDR4A_DQ52 Data [52] 1.2V POD PIN_V27 DDR4A_DQ53	DDR4A_DQ38	Data [38]	1.2V POD	PIN_D31
DR4A_DQ41 Data [41] 1.2V POD PIN_N26 DDR4A_DQ42 Data [42] 1.2V POD PIN_N30 DDR4A_DQ42 Data [42] 1.2V POD PIN_N30 DDR4A_DQ43 Data [43] 1.2V POD PIN_P31 DDR4A_DQ44 Data [44] 1.2V POD PIN_P27 DDR4A_DQ45 Data [45] 1.2V POD PIN_L26 DDR4A_DQ46 Data [46] 1.2V POD PIN_L30 DDR4A_DQ46 Data [46] 1.2V POD PIN_L30 DDR4A_DQ46 Data [47] 1.2V POD PIN_M31 DDR4A_DQ46 Data [47] 1.2V POD PIN_T27 DDR4A_DQ48 Data [48] 1.2V POD PIN_W30 DDR4A_DQ49 Data [49] 1.2V POD PIN_W26 DDR4A_DQ50 Data [50] 1.2V POD PIN_W26 DDR4A_DQ51 Data [51] 1.2V POD PIN_V31 DDR4A_DQ52 Data [52] 1.2V POD PIN_V27 DDR4A_DQ54 Data [53] 1.2V POD PIN_W30 DDR4A_DQ56	DDR4A_DQ39	Data [39]	1.2V POD	PIN_C30
DR4A_DQ42 Data [42] 1.2V POD PIN_N30 DDR4A_DQ43 Data [43] 1.2V POD PIN_N30 DDR4A_DQ43 Data [43] 1.2V POD PIN_P31 DDR4A_DQ44 Data [44] 1.2V POD PIN_P27 DDR4A_DQ45 Data [45] 1.2V POD PIN_L26 DDR4A_DQ46 Data [46] 1.2V POD PIN_L30 DDR4A_DQ47 Data [47] 1.2V POD PIN_M31 DDR4A_DQ48 Data [47] 1.2V POD PIN_M31 DDR4A_DQ49 Data [47] 1.2V POD PIN_W31 DDR4A_DQ49 Data [49] 1.2V POD PIN_W30 DDR4A_DQ50 Data [50] 1.2V POD PIN_W26 DDR4A_DQ51 Data [51] 1.2V POD PIN_V31 DDR4A_DQ52 Data [52] 1.2V POD PIN_V27 DDR4A_DQ53 Data [53] 1.2V POD PIN_V27 DDR4A_DQ54 Data [53] 1.2V POD PIN_W30 DDR4A_DQ55 Data [55] 1.2V POD PIN_W33 DDR4A_DQ56	DDR4A_DQ40	Data [40]	1.2V POD	PIN_M27
DDR4A_DQ43 Data [43] 1.2V POD PIN_P31 DDR4A_DQ44 Data [44] 1.2V POD PIN_P27 DDR4A_DQ45 Data [45] 1.2V POD PIN_L26 DDR4A_DQ46 Data [46] 1.2V POD PIN_L30 DDR4A_DQ46 Data [46] 1.2V POD PIN_L30 DDR4A_DQ47 Data [47] 1.2V POD PIN_M31 DDR4A_DQ48 Data [48] 1.2V POD PIN_M31 DDR4A_DQ49 Data [49] 1.2V POD PIN_W30 DDR4A_DQ50 Data [50] 1.2V POD PIN_W26 DDR4A_DQ51 Data [51] 1.2V POD PIN_W26 DDR4A_DQ52 Data [52] 1.2V POD PIN_V31 DDR4A_DQ53 Data [52] 1.2V POD PIN_V27 DDR4A_DQ54 Data [53] 1.2V POD PIN_V27 DDR4A_DQ55 Data [54] 1.2V POD PIN_V23 DDR4A_DQ56 Data [55] 1.2V POD PIN_V33 DDR4A_DQ58 Data [56] 1.2V POD PIN_V33 DDR4A_DQ58	DDR4A_DQ41	Data [41]	1.2V POD	PIN_N26
DDR4A_DQ44 Data [44] 1.2V POD PIN_P27 DDR4A_DQ45 Data [45] 1.2V POD PIN_L26 DDR4A_DQ46 Data [46] 1.2V POD PIN_L30 DDR4A_DQ46 Data [47] 1.2V POD PIN_M31 DDR4A_DQ47 Data [47] 1.2V POD PIN_M31 DDR4A_DQ48 Data [48] 1.2V POD PIN_M31 DDR4A_DQ49 Data [49] 1.2V POD PIN_W30 DDR4A_DQ50 Data [50] 1.2V POD PIN_W26 DDR4A_DQ51 Data [51] 1.2V POD PIN_W26 DDR4A_DQ52 Data [51] 1.2V POD PIN_W26 DDR4A_DQ53 Data [51] 1.2V POD PIN_W26 DDR4A_DQ54 Data [52] 1.2V POD PIN_V27 DDR4A_DQ55 Data [53] 1.2V POD PIN_W26 DDR4A_DQ54 Data [54] 1.2V POD PIN_W27 DDR4A_DQ55 Data [55] 1.2V POD PIN_W30 DDR4A_DQ56 Data [55] 1.2V POD PIN_W30 DDR4A_DQ57	DDR4A_DQ42	Data [42]	1.2V POD	PIN_N30
DDR4A_DQ45 Data [45] 1.2V POD PIN_L26 DDR4A_DQ46 Data [46] 1.2V POD PIN_L30 DDR4A_DQ47 Data [47] 1.2V POD PIN_M31 DDR4A_DQ48 Data [48] 1.2V POD PIN_M31 DDR4A_DQ48 Data [48] 1.2V POD PIN_M31 DDR4A_DQ49 Data [49] 1.2V POD PIN_U30 DDR4A_DQ50 Data [50] 1.2V POD PIN_W26 DDR4A_DQ51 Data [51] 1.2V POD PIN_W26 DDR4A_DQ52 Data [51] 1.2V POD PIN_W26 DDR4A_DQ52 Data [52] 1.2V POD PIN_V31 DDR4A_DQ53 Data [53] 1.2V POD PIN_V27 DDR4A_DQ54 Data [53] 1.2V POD PIN_U26 DDR4A_DQ55 Data [55] 1.2V POD PIN_W30 DDR4A_DQ56 Data [56] 1.2V POD PIN_W30 DDR4A_DQ56 Data [56] 1.2V POD PIN_V23 DDR4A_DQ57 Data [57] 1.2V POD PIN_V23 DDR4A_DQ58	DDR4A_DQ43	Data [43]	1.2V POD	PIN_P31
DDR4A_DQ46 Data [46] 1.2V POD PIN_L30 DDR4A_DQ47 Data [47] 1.2V POD PIN_M31 DDR4A_DQ48 Data [47] 1.2V POD PIN_M31 DDR4A_DQ48 Data [48] 1.2V POD PIN_M31 DDR4A_DQ48 Data [49] 1.2V POD PIN_T27 DDR4A_DQ49 Data [49] 1.2V POD PIN_U30 DDR4A_DQ50 Data [50] 1.2V POD PIN_W26 DDR4A_DQ51 Data [51] 1.2V POD PIN_V31 DDR4A_DQ52 Data [52] 1.2V POD PIN_V27 DDR4A_DQ53 Data [52] 1.2V POD PIN_U26 DDR4A_DQ54 Data [53] 1.2V POD PIN_U26 DDR4A_DQ55 Data [54] 1.2V POD PIN_U26 DDR4A_DQ56 Data [55] 1.2V POD PIN_V33 DDR4A_DQ56 Data [55] 1.2V POD PIN_V33 DDR4A_DQ57 Data [56] 1.2V POD PIN_V23 DDR4A_DQ58 Data [57] 1.2V POD PIN_V23 DDR4A_DQ59	DDR4A_DQ44	Data [44]	1.2V POD	PIN_P27
DDR4A_DQ47 Data [47] 1.2V POD PIN_M31 DDR4A_DQ48 Data [48] 1.2V POD PIN_T27 DDR4A_DQ49 Data [49] 1.2V POD PIN_U30 DDR4A_DQ50 Data [50] 1.2V POD PIN_W26 DDR4A_DQ51 Data [50] 1.2V POD PIN_W26 DDR4A_DQ52 Data [51] 1.2V POD PIN_V31 DDR4A_DQ52 Data [52] 1.2V POD PIN_V27 DDR4A_DQ53 Data [52] 1.2V POD PIN_V27 DDR4A_DQ53 Data [53] 1.2V POD PIN_V27 DDR4A_DQ53 Data [53] 1.2V POD PIN_U26 DDR4A_DQ54 Data [53] 1.2V POD PIN_U26 DDR4A_DQ55 Data [54] 1.2V POD PIN_W30 DDR4A_DQ56 Data [55] 1.2V POD PIN_V23 DDR4A_DQ57 Data [57] 1.2V POD PIN_V23 DDR4A_DQ58 Data [57] 1.2V POD PIN_V23 DDR4A_DQ59 Data [58] 1.2V POD PIN_U24 DDR4A_DQ59	DDR4A_DQ45	Data [45]	1.2V POD	PIN_L26
DDR4A_DQ48 Data [48] 1.2V POD PIN_T27 DDR4A_DQ49 Data [49] 1.2V POD PIN_U30 DDR4A_DQ50 Data [50] 1.2V POD PIN_W26 DDR4A_DQ51 Data [51] 1.2V POD PIN_V31 DDR4A_DQ52 Data [52] 1.2V POD PIN_V31 DDR4A_DQ53 Data [52] 1.2V POD PIN_V27 DDR4A_DQ53 Data [53] 1.2V POD PIN_U26 DDR4A_DQ53 Data [53] 1.2V POD PIN_V27 DDR4A_DQ53 Data [53] 1.2V POD PIN_U26 DDR4A_DQ54 Data [53] 1.2V POD PIN_U26 DDR4A_DQ55 Data [54] 1.2V POD PIN_W30 DDR4A_DQ56 Data [55] 1.2V POD PIN_V23 DDR4A_DQ57 Data [56] 1.2V POD PIN_V19 DDR4A_DQ58 Data [58] 1.2V POD PIN_U24 DDR4A_DQ59 Data [59] 1.2V POD PIN_U20 DDR4A_DQ60 Data [60] 1.2V POD PIN_U20 DDR4A_DQ61	DDR4A_DQ46	Data [46]	1.2V POD	PIN_L30
DDR4A_DQ49 Data [49] 1.2V POD PIN_U30 DDR4A_DQ50 Data [50] 1.2V POD PIN_W26 DDR4A_DQ51 Data [51] 1.2V POD PIN_W26 DDR4A_DQ51 Data [51] 1.2V POD PIN_V31 DDR4A_DQ52 Data [52] 1.2V POD PIN_V27 DDR4A_DQ53 Data [53] 1.2V POD PIN_V27 DDR4A_DQ53 Data [53] 1.2V POD PIN_V27 DDR4A_DQ53 Data [53] 1.2V POD PIN_V27 DDR4A_DQ54 Data [53] 1.2V POD PIN_V26 DDR4A_DQ55 Data [54] 1.2V POD PIN_V30 DDR4A_DQ56 Data [55] 1.2V POD PIN_W30 DDR4A_DQ56 Data [56] 1.2V POD PIN_V23 DDR4A_DQ57 Data [57] 1.2V POD PIN_V19 DDR4A_DQ58 Data [58] 1.2V POD PIN_U24 DDR4A_DQ59 Data [59] 1.2V POD PIN_U20 DDR4A_DQ60 Data [60] 1.2V POD PIN_W20 DDR4A_DQ61	DDR4A_DQ47	Data [47]	1.2V POD	PIN_M31
DDR4A_DQ50 Data [50] 1.2V POD PIN_W26 DDR4A_DQ51 Data [51] 1.2V POD PIN_V31 DDR4A_DQ52 Data [52] 1.2V POD PIN_V31 DDR4A_DQ52 Data [52] 1.2V POD PIN_V27 DDR4A_DQ53 Data [53] 1.2V POD PIN_U26 DDR4A_DQ53 Data [53] 1.2V POD PIN_U26 DDR4A_DQ54 Data [54] 1.2V POD PIN_U26 DDR4A_DQ55 Data [55] 1.2V POD PIN_U26 DDR4A_DQ56 Data [55] 1.2V POD PIN_W30 DDR4A_DQ56 Data [55] 1.2V POD PIN_W30 DDR4A_DQ56 Data [56] 1.2V POD PIN_V23 DDR4A_DQ57 Data [57] 1.2V POD PIN_V23 DDR4A_DQ58 Data [58] 1.2V POD PIN_U24 DDR4A_DQ59 Data [59] 1.2V POD PIN_U20 DDR4A_DQ60 Data [60] 1.2V POD PIN_W20 DDR4A_DQ61 Data [61] 1.2V POD PIN_T23	DDR4A_DQ48	Data [48]	1.2V POD	PIN_T27
DDR4A_DQ51 Data [51] 1.2V POD PIN_V31 DDR4A_DQ52 Data [52] 1.2V POD PIN_V27 DDR4A_DQ53 Data [53] 1.2V POD PIN_V27 DDR4A_DQ53 Data [53] 1.2V POD PIN_V27 DDR4A_DQ53 Data [54] 1.2V POD PIN_U26 DDR4A_DQ54 Data [55] 1.2V POD PIN_T31 DDR4A_DQ55 Data [55] 1.2V POD PIN_W30 DDR4A_DQ56 Data [55] 1.2V POD PIN_V23 DDR4A_DQ56 Data [55] 1.2V POD PIN_V23 DDR4A_DQ57 Data [57] 1.2V POD PIN_V23 DDR4A_DQ58 Data [57] 1.2V POD PIN_U24 DDR4A_DQ59 Data [59] 1.2V POD PIN_U20 DDR4A_DQ60 Data [60] 1.2V POD PIN_W20 DDR4A_DQ61 Data [61] 1.2V POD PIN_T23	DDR4A_DQ49	Data [49]	1.2V POD	PIN_U30
DDR4A_DQ52 Data [52] 1.2V POD PIN_V27 DDR4A_DQ53 Data [53] 1.2V POD PIN_U26 DDR4A_DQ54 Data [54] 1.2V POD PIN_T31 DDR4A_DQ55 Data [55] 1.2V POD PIN_W30 DDR4A_DQ56 Data [56] 1.2V POD PIN_W30 DDR4A_DQ56 Data [56] 1.2V POD PIN_V23 DDR4A_DQ57 Data [57] 1.2V POD PIN_V23 DDR4A_DQ58 Data [57] 1.2V POD PIN_V19 DDR4A_DQ58 Data [58] 1.2V POD PIN_U24 DDR4A_DQ59 Data [59] 1.2V POD PIN_U20 DDR4A_DQ60 Data [60] 1.2V POD PIN_W20 DDR4A_DQ61 Data [61] 1.2V POD PIN_T23	DDR4A_DQ50	Data [50]	1.2V POD	PIN_W26
DDR4A_DQ53 Data [53] 1.2V POD PIN_U26 DDR4A_DQ54 Data [54] 1.2V POD PIN_T31 DDR4A_DQ55 Data [55] 1.2V POD PIN_W30 DDR4A_DQ56 Data [56] 1.2V POD PIN_V30 DDR4A_DQ56 Data [56] 1.2V POD PIN_V30 DDR4A_DQ56 Data [56] 1.2V POD PIN_V23 DDR4A_DQ57 Data [57] 1.2V POD PIN_V19 DDR4A_DQ58 Data [58] 1.2V POD PIN_U24 DDR4A_DQ59 Data [59] 1.2V POD PIN_U20 DDR4A_DQ60 Data [60] 1.2V POD PIN_W20 DDR4A_DQ61 Data [61] 1.2V POD PIN_T23	DDR4A_DQ51	Data [51]	1.2V POD	PIN_V31
DDR4A_DQ54 Data [54] 1.2V POD PIN_T31 DDR4A_DQ55 Data [55] 1.2V POD PIN_W30 DDR4A_DQ56 Data [56] 1.2V POD PIN_V23 DDR4A_DQ57 Data [57] 1.2V POD PIN_V19 DDR4A_DQ58 Data [57] 1.2V POD PIN_V19 DDR4A_DQ58 Data [58] 1.2V POD PIN_U24 DDR4A_DQ59 Data [59] 1.2V POD PIN_U24 DDR4A_DQ60 Data [60] 1.2V POD PIN_U20 DDR4A_DQ61 Data [61] 1.2V POD PIN_T23	DDR4A_DQ52	Data [52]	1.2V POD	PIN_V27
DDR4A_DQ55 Data [55] 1.2V POD PIN_W30 DDR4A_DQ56 Data [56] 1.2V POD PIN_V23 DDR4A_DQ57 Data [57] 1.2V POD PIN_V19 DDR4A_DQ58 Data [58] 1.2V POD PIN_U24 DDR4A_DQ59 Data [59] 1.2V POD PIN_U24 DDR4A_DQ59 Data [59] 1.2V POD PIN_U20 DDR4A_DQ60 Data [60] 1.2V POD PIN_W20 DDR4A_DQ61 Data [61] 1.2V POD PIN_T23	DDR4A_DQ53	Data [53]	1.2V POD	PIN_U26
DDR4A_DQ56 Data [56] 1.2V POD PIN_V23 DDR4A_DQ57 Data [57] 1.2V POD PIN_V19 DDR4A_DQ58 Data [58] 1.2V POD PIN_U24 DDR4A_DQ59 Data [59] 1.2V POD PIN_U24 DDR4A_DQ60 Data [60] 1.2V POD PIN_U20 DDR4A_DQ61 Data [61] 1.2V POD PIN_W20	DDR4A_DQ54	Data [54]	1.2V POD	PIN_T31
DDR4A_DQ57 Data [57] 1.2V POD PIN_V19 DDR4A_DQ58 Data [58] 1.2V POD PIN_U24 DDR4A_DQ59 Data [59] 1.2V POD PIN_U24 DDR4A_DQ59 Data [59] 1.2V POD PIN_U20 DDR4A_DQ60 Data [60] 1.2V POD PIN_W20 DDR4A_DQ61 Data [61] 1.2V POD PIN_T23	DDR4A_DQ55	Data [55]	1.2V POD	PIN_W30
DDR4A_DQ58 Data [58] 1.2V POD PIN_U24 DDR4A_DQ59 Data [59] 1.2V POD PIN_U20 DDR4A_DQ60 Data [60] 1.2V POD PIN_W20 DDR4A_DQ61 Data [61] 1.2V POD PIN_T23	DDR4A_DQ56	Data [56]	1.2V POD	PIN_V23
DDR4A_DQ59 Data [59] 1.2V POD PIN_U20 DDR4A_DQ60 Data [60] 1.2V POD PIN_W20 DDR4A_DQ61 Data [61] 1.2V POD PIN_T23	DDR4A_DQ57	Data [57]	1.2V POD	PIN_V19
DDR4A_DQ60 Data [60] 1.2V POD PIN_W20 DDR4A_DQ61 Data [61] 1.2V POD PIN_T23	DDR4A_DQ58	Data [58]	1.2V POD	PIN_U24
DDR4A_DQ61 Data [61] 1.2V POD PIN_T23	DDR4A_DQ59	Data [59]	1.2V POD	PIN_U20
	DDR4A_DQ60	Data [60]	1.2V POD	PIN_W20
	DDR4A_DQ61	Data [61]	1.2V POD	PIN_T23
DDR4A_DQ62 Data [62] 1.2V POD PIN_W24	DDR4A_DQ62	Data [62]	1.2V POD	PIN_W24





DDR4A_DQ63	Data [63]	1.2V POD	PIN_T19
DDR4A_DQ64	Data [64]	1.2V POD	PIN_M23
DDR4A_DQ65	Data [65]	1.2V POD	PIN_N20
DDR4A_DQ66	Data [66]	1.2V POD	PIN_L20
DDR4A_DQ67	Data [67]	1.2V POD	PIN_P23
DDR4A_DQ68	Data [68]	1.2V POD	PIN_P19
DDR4A_DQ69	Data [69]	1.2V POD	PIN_M19
DDR4A_DQ70	Data [70]	1.2V POD	PIN_L24
DDR4A_DQ71	Data [71]	1.2V POD	PIN_N24
DDR4A_DQS0	Data Strobe p[0]	DIFFERENTIAL 1.2V POD	PIN_T15
DDR4A_DQS_n0	Data Strobe n[0]	DIFFERENTIAL 1.2V POD	PIN_V15
DDR4A_DQS1	Data Strobe p[1]	DIFFERENTIAL 1.2V POD	PIN_L8
DDR4A_DQS_n1	Data Strobe n[1]	DIFFERENTIAL 1.2V POD	PIN_N8
DDR4A_DQS2	Data Strobe p[2]	DIFFERENTIAL 1.2V POD	PIN_U8
DDR4A_DQS_n2	Data Strobe n[2]	DIFFERENTIAL 1.2V POD	PIN_W8
DDR4A_DQS3	Data Strobe p[3]	DIFFERENTIAL 1.2V POD	PIN_M15
DDR4A_DQS_n3	Data Strobe n[3]	DIFFERENTIAL 1.2V POD	PIN_P15
DDR4A_DQS4	Data Strobe p[4]	DIFFERENTIAL 1.2V POD	PIN_B29
DDR4A_DQS_n4	Data Strobe n[4]	DIFFERENTIAL 1.2V POD	PIN_D29
DDR4A_DQS5	Data Strobe p[5]	DIFFERENTIAL 1.2V POD	PIN_M29
DDR4A_DQS_n5	Data Strobe n[5]	DIFFERENTIAL 1.2V POD	PIN_P29
DDR4A_DQS6	Data Strobe p[6]	DIFFERENTIAL 1.2V POD	PIN_T29
DDR4A_DQS_n6	Data Strobe n[6]	DIFFERENTIAL 1.2V	PIN_V29



		POD	
DDR4A_DQS7	Data Strobe p[7]	DIFFERENTIAL 1.2V POD	PIN_U22
DDR4A_DQS_n7	Data Strobe n[7]	DIFFERENTIAL 1.2V POD	PIN_W22
DDR4A_DQS8	Data Strobe p[8]	DIFFERENTIAL 1.2V POD	PIN_L22
DDR4A_DQS_n8	Data Strobe n[8]	DIFFERENTIAL 1.2V POD	PIN_N22
DDR4A_DBI_n0	Data Bus Inversion [0]	1.2V POD	PIN_U14
DDR4A_DBI_n1	Data Bus Inversion [1]	1.2V POD	PIN_M7
DDR4A_DBI_n2	Data Bus Inversion [2]	1.2V POD	PIN_T7
DDR4A_DBI_n3	Data Bus Inversion [3]	1.2V POD	PIN_L14
DDR4A_DBI_n4	Data Bus Inversion [4]	1.2V POD	PIN_A28
DDR4A_DBI_n5	Data Bus Inversion [5]	1.2V POD	PIN_L28
DDR4A_DBI_n6	Data Bus Inversion [6]	1.2V POD	PIN_U28
DDR4A_DBI_n7	Data Bus Inversion [7]	1.2V POD	PIN_T21
DDR4A_DBI_n8	Data Bus Inversion [8]	1.2V POD	PIN_M21
DDR4A_A0	Address [0]	SSTL-12	PIN_F17
DDR4A_A1	Address [1]	SSTL-12	PIN_H17
DDR4A_A2	Address [2]	SSTL-12	PIN_G16
DDR4A_A3	Address [3]	SSTL-12	PIN_J16
DDR4A_A4	Address [4]	SSTL-12	PIN_F15
DDR4A_A5	Address [5]	SSTL-12	PIN_H15
DDR4A_A6	Address [6]	SSTL-12	PIN_G14
DDR4A_A7	Address [7]	SSTL-12	PIN_J14
DDR4A_A8	Address [8]	SSTL-12	PIN_F13



DDR4A_A9	Address [9]	SSTL-12	PIN_H13
DDR4A_A10	Address [10]	SSTL-12	PIN_G12
DDR4A_A11	Address [11]	SSTL-12	PIN_J12
DDR4A_A12	Address [12]	SSTL-12	PIN_D9
DDR4A_A13	Address [13]	SSTL-12	PIN_A8
DDR4A_A14	Address [14]/ WE_n	SSTL-12	PIN_C8
DDR4A_A15	Address [15]/ CAS_n	SSTL-12	PIN_B7
DDR4A_A16	Address [16]/ RAS_n	SSTL-12	PIN_D7
DDR4A_BA0	Bank Select [0]	SSTL-12	PIN_C6
DDR4A_BA1	Bank Select [1]	SSTL-12	PIN_B5
DDR4A_BG0	Bank Group Select [0]	SSTL-12	PIN_D5
DDR4A_BG1	Bank Group Select [1]	SSTL-12	PIN_B17
DDR4A_CK0	Clock p	DIFFERENTIAL 1.2V SSTL	PIN_B13
DDR4A_CK_n0	Clock n	DIFFERENTIAL 1.2V SSTL	PIN_D13
DDR4A_CK1	Clock p	SSTL-12	PIN_F5
DDR4A_CK_n1	Clock n	SSTL-12	PIN_H5
DDR4A_CKE0	Clock Enable pin	SSTL-12	PIN_A14
DDR4A_CKE1	Clock Enable pin	SSTL-12	PIN_C14
DDR4A_ODT0	On Die Termination	SSTL-12	PIN_B15
DDR4A_ODT1	On Die Termination	SSTL-12	PIN_D15
DDR4A_CS_n0	Chip Select	SSTL-12	PIN_A16
DDR4A_CS_n1	Chip Select	SSTL-12	PIN_A12
DDR4A_PAR	Command and Address Parity Input	SSTL-12	PIN_C12
DDR4A_ALERT_n	Register ALERT_n	1.2 V	PIN_A6



	output		
DDR4A_ACT_n	Activation Command Input	SSTL-12	PIN_C16
DDR4A_RESET_n	Chip Reset	1.2 V	PIN_D17
DDR4A_EVENT_n	Chip Temperature Event	1.2 V	PIN_F29
DDR4A_SDA	Chip I2C Serial Data Bus	1.2 V	PIN_J28
DDR4A_SCL	Chip I2C Serial Clock	1.2 V	PIN_G30
DDR4A_REFCLK_p	DDR4 A port Reference Clock p	True Differential Signaling	PIN_A10
DDR4A_REFCLK_n	DDR4 A port Reference Clock n	True Differential Signaling	PIN_C10
DDR4A_RZQ	Calibrated pins for OCT block	1.2 V	PIN_B9

Table 2-13 DDR4-B Bank Pin Assignments, Schematic Signal Names, andFunctions

Schematic Signal Name	Description	I/O Standard	Agilex Pin Number
DDR4B_DQ0	Data [0]	1.2V POD	PIN_J44
DDR4B_DQ1	Data [1]	1.2V POD	PIN_J40
DDR4B_DQ2	Data [2]	1.2V POD	PIN_G44
DDR4B_DQ3	Data [3]	1.2V POD	PIN_F41
DDR4B_DQ4	Data [4]	1.2V POD	PIN_H45
DDR4B_DQ5	Data [5]	1.2V POD	PIN_F45
DDR4B_DQ6	Data [6]	1.2V POD	PIN_H41
DDR4B_DQ7	Data [7]	1.2V POD	PIN_G40
DDR4B_DQ8	Data [8]	1.2V POD	PIN_J34
DDR4B_DQ9	Data [9]	1.2V POD	PIN_H37
DDR4B_DQ10	Data [10]	1.2V POD	PIN_H33
DDR4B_DQ11	Data [11]	1.2V POD	PIN_F33
DDR4B_DQ12	Data [12]	1.2V POD	PIN_J38
DDR4B_DQ13	Data [13]	1.2V POD	PIN_G38



DDR4B_DQ14 Data [14] 1.2V POD PIN_F37 DDR4B_DQ15 Data [15] 1.2V POD PIN_G34 DDR4B_DQ16 Data [16] 1.2V POD PIN_G44 DDR4B_DQ17 Data [17] 1.2V POD PIN_A40 DDR4B_DQ18 Data [18] 1.2V POD PIN_A40 DDR4B_DQ19 Data [19] 1.2V POD PIN_C44 DDR4B_DQ20 Data [20] 1.2V POD PIN_C44 DDR4B_DQ21 Data [21] 1.2V POD PIN_C44 DDR4B_DQ22 Data [22] 1.2V POD PIN_C44 DDR4B_DQ23 Data [23] 1.2V POD PIN_A44 DDR4B_DQ24 Data [23] 1.2V POD PIN_B41 DDR4B_DQ25 Data [26] 1.2V POD PIN_B33 DDR4B_DQ26 Data [26] 1.2V POD PIN_A34 DDR4B_DQ26 Data [26] 1.2V POD PIN_A34 DDR4B_DQ28 Data [27] 1.2V POD PIN_A33 DDR4B_DQ29 Data [28] 1.2V POD PIN_C34 DDR4B_DQ31				
DR4B_DQ16 Data [16] 1.2V POD PIN_D41 DDR4B_DQ17 Data [17] 1.2V POD PIN_A40 DDR4B_DQ18 Data [18] 1.2V POD PIN_A40 DDR4B_DQ19 Data [19] 1.2V POD PIN_A40 DDR4B_DQ19 Data [19] 1.2V POD PIN_C44 DDR4B_DQ20 Data [20] 1.2V POD PIN_C44 DDR4B_DQ21 Data [21] 1.2V POD PIN_C40 DDR4B_DQ22 Data [22] 1.2V POD PIN_C40 DDR4B_DQ22 Data [23] 1.2V POD PIN_A44 DDR4B_DQ23 Data [23] 1.2V POD PIN_B41 DDR4B_DQ24 Data [24] 1.2V POD PIN_B43 DDR4B_DQ25 Data [26] 1.2V POD PIN_A34 DDR4B_DQ26 Data [27] 1.2V POD PIN_A38 DDR4B_DQ28 Data [29] 1.2V POD PIN_C34 DDR4B_DQ30 Data [30] 1.2V POD PIN_C34 DDR4B_DQ31 Data [31] 1.2V POD PIN_C38 DDR4B_DQ32	DDR4B_DQ14	Data [14]	1.2V POD	PIN_F37
DDR4B_DQ17 Data [17] 1.2V POD PIN_A40 DDR4B_DQ18 Data [18] 1.2V POD PIN_B45 DDR4B_DQ19 Data [19] 1.2V POD PIN_C44 DDR4B_DQ20 Data [20] 1.2V POD PIN_C44 DDR4B_DQ20 Data [21] 1.2V POD PIN_C44 DDR4B_DQ21 Data [21] 1.2V POD PIN_C40 DDR4B_DQ22 Data [22] 1.2V POD PIN_C40 DDR4B_DQ23 Data [23] 1.2V POD PIN_A44 DDR4B_DQ24 Data [23] 1.2V POD PIN_B33 DDR4B_DQ25 Data [26] 1.2V POD PIN_B33 DDR4B_DQ26 Data [26] 1.2V POD PIN_A34 DDR4B_DQ27 Data [26] 1.2V POD PIN_C33 DDR4B_DQ30 Data [29] 1.2V POD PIN_C34 DDR4B_DQ30 Data [30] 1.2V POD PIN_C34 DDR4B_DQ31 Data [31] 1.2V POD PIN_C38 DDR4B_DQ32 Data [33] 1.2V POD PIN_C58 DDR4B_DQ34	DDR4B_DQ15	Data [15]	1.2V POD	PIN_G34
DDR4B_DQ18 Data [18] 1.2V POD PIN_B45 DDR4B_DQ19 Data [19] 1.2V POD PIN_C44 DDR4B_DQ20 Data [20] 1.2V POD PIN_C44 DDR4B_DQ21 Data [21] 1.2V POD PIN_C40 DDR4B_DQ22 Data [22] 1.2V POD PIN_C40 DDR4B_DQ22 Data [23] 1.2V POD PIN_A44 DDR4B_DQ23 Data [23] 1.2V POD PIN_B41 DDR4B_DQ24 Data [23] 1.2V POD PIN_B41 DDR4B_DQ25 Data [26] 1.2V POD PIN_B33 DDR4B_DQ26 Data [26] 1.2V POD PIN_A34 DDR4B_DQ27 Data [26] 1.2V POD PIN_A38 DDR4B_DQ28 Data [29] 1.2V POD PIN_C34 DDR4B_DQ30 Data [30] 1.2V POD PIN_C34 DDR4B_DQ30 Data [30] 1.2V POD PIN_C34 DDR4B_DQ31 Data [31] 1.2V POD PIN_C38 DDR4B_DQ33 Data [33] 1.2V POD PIN_C58 DDR4B_DQ34	DDR4B_DQ16	Data [16]	1.2V POD	PIN_D41
DDR4B_DQ19 Data [19] 1.2V POD PIN_C44 DDR4B_DQ20 Data [20] 1.2V POD PIN_D45 DDR4B_DQ21 Data [21] 1.2V POD PIN_C40 DDR4B_DQ22 Data [22] 1.2V POD PIN_C40 DDR4B_DQ22 Data [22] 1.2V POD PIN_C40 DDR4B_DQ22 Data [23] 1.2V POD PIN_A44 DDR4B_DQ23 Data [23] 1.2V POD PIN_B41 DDR4B_DQ24 Data [24] 1.2V POD PIN_B33 DDR4B_DQ25 Data [26] 1.2V POD PIN_A34 DDR4B_DQ26 Data [27] 1.2V POD PIN_A38 DDR4B_DQ27 Data [27] 1.2V POD PIN_A38 DDR4B_DQ28 Data [29] 1.2V POD PIN_C34 DDR4B_DQ30 Data [30] 1.2V POD PIN_C34 DDR4B_DQ31 Data [31] 1.2V POD PIN_C38 DDR4B_DQ32 Data [32] 1.2V POD PIN_C58 DDR4B_DQ35 Data [35] 1.2V POD PIN_C58 DDR4B_DQ36	DDR4B_DQ17	Data [17]	1.2V POD	PIN_A40
DDR4B_DQ20 Data [20] 1.2V POD PIN_D45 DDR4B_DQ21 Data [21] 1.2V POD PIN_C40 DDR4B_DQ22 Data [22] 1.2V POD PIN_C40 DDR4B_DQ22 Data [22] 1.2V POD PIN_C40 DDR4B_DQ23 Data [23] 1.2V POD PIN_A44 DDR4B_DQ23 Data [24] 1.2V POD PIN_B33 DDR4B_DQ24 Data [26] 1.2V POD PIN_B33 DDR4B_DQ25 Data [26] 1.2V POD PIN_A34 DDR4B_DQ26 Data [26] 1.2V POD PIN_D37 DDR4B_DQ27 Data [27] 1.2V POD PIN_C34 DDR4B_DQ28 Data [29] 1.2V POD PIN_C34 DDR4B_DQ30 Data [30] 1.2V POD PIN_C34 DDR4B_DQ31 Data [31] 1.2V POD PIN_C38 DDR4B_DQ32 Data [31] 1.2V POD PIN_C38 DDR4B_DQ33 Data [31] 1.2V POD PIN_C58 DDR4B_DQ34 Data [33] 1.2V POD PIN_C58 DDR4B_DQ35	DDR4B_DQ18	Data [18]	1.2V POD	PIN_B45
DR4B_DQ21 Data [21] 1.2V POD PIN_C40 DDR4B_DQ22 Data [22] 1.2V POD PIN_C40 DDR4B_DQ22 Data [23] 1.2V POD PIN_A44 DDR4B_DQ23 Data [23] 1.2V POD PIN_B41 DDR4B_DQ24 Data [24] 1.2V POD PIN_B33 DDR4B_DQ25 Data [25] 1.2V POD PIN_A34 DDR4B_DQ26 Data [26] 1.2V POD PIN_D37 DDR4B_DQ27 Data [27] 1.2V POD PIN_A38 DDR4B_DQ28 Data [28] 1.2V POD PIN_D33 DDR4B_DQ29 Data [29] 1.2V POD PIN_C34 DDR4B_DQ30 Data [30] 1.2V POD PIN_C34 DDR4B_DQ31 Data [31] 1.2V POD PIN_C38 DDR4B_DQ32 Data [32] 1.2V POD PIN_C38 DDR4B_DQ33 Data [33] 1.2V POD PIN_C55 DDR4B_DQ34 Data [34] 1.2V POD PIN_C58 DDR4B_DQ35 Data [35] 1.2V POD PIN_C54 DDR4B_DQ36	DDR4B_DQ19	Data [19]	1.2V POD	PIN_C44
DR4B_DQ22 Data [22] 1.2V POD PIN_A44 DDR4B_DQ23 Data [23] 1.2V POD PIN_B41 DDR4B_DQ24 Data [24] 1.2V POD PIN_B33 DDR4B_DQ25 Data [25] 1.2V POD PIN_B33 DDR4B_DQ26 Data [26] 1.2V POD PIN_A34 DDR4B_DQ26 Data [26] 1.2V POD PIN_D37 DDR4B_DQ27 Data [27] 1.2V POD PIN_D33 DDR4B_DQ28 Data [28] 1.2V POD PIN_C34 DDR4B_DQ29 Data [29] 1.2V POD PIN_C34 DDR4B_DQ30 Data [30] 1.2V POD PIN_C34 DDR4B_DQ31 Data [31] 1.2V POD PIN_C38 DDR4B_DQ32 Data [32] 1.2V POD PIN_C38 DDR4B_DQ33 Data [33] 1.2V POD PIN_C38 DDR4B_DQ34 Data [31] 1.2V POD PIN_C58 DDR4B_DQ35 Data [35] 1.2V POD PIN_C58 DDR4B_DQ36 Data [36] 1.2V POD PIN_C54 DDR4B_DQ36	DDR4B_DQ20	Data [20]	1.2V POD	PIN_D45
DDR4B_DQ23 Data [23] 1.2V POD PIN_B41 DDR4B_DQ24 Data [24] 1.2V POD PIN_B33 DDR4B_DQ25 Data [25] 1.2V POD PIN_A34 DDR4B_DQ26 Data [26] 1.2V POD PIN_A34 DDR4B_DQ26 Data [26] 1.2V POD PIN_A38 DDR4B_DQ27 Data [27] 1.2V POD PIN_B33 DDR4B_DQ28 Data [28] 1.2V POD PIN_A38 DDR4B_DQ29 Data [28] 1.2V POD PIN_C34 DDR4B_DQ30 Data [29] 1.2V POD PIN_C34 DDR4B_DQ31 Data [30] 1.2V POD PIN_C38 DDR4B_DQ32 Data [31] 1.2V POD PIN_C38 DDR4B_DQ33 Data [32] 1.2V POD PIN_C38 DDR4B_DQ34 Data [33] 1.2V POD PIN_C38 DDR4B_DQ35 Data [33] 1.2V POD PIN_C58 DDR4B_DQ36 Data [35] 1.2V POD PIN_C58 DDR4B_DQ36 Data [36] 1.2V POD PIN_C54 DDR4B_DQ38	DDR4B_DQ21	Data [21]	1.2V POD	PIN_C40
DDR4B_DQ24 Data [24] 1.2V POD PIN_B33 DDR4B_DQ25 Data [25] 1.2V POD PIN_A34 DDR4B_DQ26 Data [26] 1.2V POD PIN_D37 DDR4B_DQ27 Data [27] 1.2V POD PIN_A38 DDR4B_DQ28 Data [27] 1.2V POD PIN_A38 DDR4B_DQ29 Data [28] 1.2V POD PIN_A38 DDR4B_DQ30 Data [29] 1.2V POD PIN_B33 DDR4B_DQ31 Data [30] 1.2V POD PIN_C34 DDR4B_DQ32 Data [31] 1.2V POD PIN_C38 DDR4B_DQ32 Data [31] 1.2V POD PIN_C38 DDR4B_DQ33 Data [32] 1.2V POD PIN_C38 DDR4B_DQ34 Data [31] 1.2V POD PIN_C58 DDR4B_DQ35 Data [35] 1.2V POD PIN_C58 DDR4B_DQ36 Data [36] 1.2V POD PIN_C54 DDR4B_DQ38 Data [37] 1.2V POD PIN_C54 DDR4B_DQ39 Data [39] 1.2V POD PIN_D59 DDR4B_DQ39	DDR4B_DQ22	Data [22]	1.2V POD	PIN_A44
DDR4B_DQ25 Data [25] 1.2V POD PIN_A34 DDR4B_DQ26 Data [26] 1.2V POD PIN_D37 DDR4B_DQ27 Data [27] 1.2V POD PIN_A38 DDR4B_DQ28 Data [27] 1.2V POD PIN_A38 DDR4B_DQ29 Data [28] 1.2V POD PIN_A38 DDR4B_DQ30 Data [29] 1.2V POD PIN_C34 DDR4B_DQ31 Data [30] 1.2V POD PIN_C38 DDR4B_DQ32 Data [31] 1.2V POD PIN_C38 DDR4B_DQ33 Data [32] 1.2V POD PIN_C38 DDR4B_DQ32 Data [31] 1.2V POD PIN_C38 DDR4B_DQ33 Data [32] 1.2V POD PIN_C38 DDR4B_DQ33 Data [32] 1.2V POD PIN_C58 DDR4B_DQ34 Data [34] 1.2V POD PIN_C58 DDR4B_DQ36 Data [36] 1.2V POD PIN_F61 DDR4B_DQ36 Data [37] 1.2V POD PIN_C54 DDR4B_DQ39 Data [39] 1.2V POD PIN_C54 DDR4B_DQ39	DDR4B_DQ23	Data [23]	1.2V POD	PIN_B41
DDR4B_DQ26 Data [26] 1.2V POD PIN_D37 DDR4B_DQ27 Data [27] 1.2V POD PIN_D37 DDR4B_DQ28 Data [27] 1.2V POD PIN_A38 DDR4B_DQ28 Data [28] 1.2V POD PIN_D33 DDR4B_DQ29 Data [29] 1.2V POD PIN_C34 DDR4B_DQ30 Data [30] 1.2V POD PIN_B37 DDR4B_DQ31 Data [30] 1.2V POD PIN_C38 DDR4B_DQ32 Data [31] 1.2V POD PIN_C38 DDR4B_DQ32 Data [32] 1.2V POD PIN_C38 DDR4B_DQ33 Data [33] 1.2V POD PIN_C38 DDR4B_DQ34 Data [33] 1.2V POD PIN_C58 DDR4B_DQ35 Data [34] 1.2V POD PIN_C58 DDR4B_DQ36 Data [35] 1.2V POD PIN_K61 DDR4B_DQ36 Data [36] 1.2V POD PIN_K61 DDR4B_DQ37 Data [37] 1.2V POD PIN_C54 DDR4B_DQ38 Data [38] 1.2V POD PIN_D59 DDR4B_DQ39	DDR4B_DQ24	Data [24]	1.2V POD	PIN_B33
DDR4B_DQ27 Data [27] 1.2V POD PIN_A38 DDR4B_DQ28 Data [28] 1.2V POD PIN_D33 DDR4B_DQ29 Data [29] 1.2V POD PIN_C34 DDR4B_DQ30 Data [30] 1.2V POD PIN_C34 DDR4B_DQ30 Data [30] 1.2V POD PIN_C34 DDR4B_DQ31 Data [31] 1.2V POD PIN_B37 DDR4B_DQ32 Data [31] 1.2V POD PIN_C38 DDR4B_DQ33 Data [31] 1.2V POD PIN_C38 DDR4B_DQ32 Data [32] 1.2V POD PIN_C58 DDR4B_DQ33 Data [33] 1.2V POD PIN_C58 DDR4B_DQ34 Data [35] 1.2V POD PIN_C58 DDR4B_DQ35 Data [35] 1.2V POD PIN_C58 DDR4B_DQ36 Data [36] 1.2V POD PIN_C54 DDR4B_DQ38 Data [37] 1.2V POD PIN_C54 DDR4B_DQ39 Data [39] 1.2V POD PIN_D59 DDR4B_DQ40 Data [40] 1.2V POD PIN_U48 DDR4B_DQ41	DDR4B_DQ25	Data [25]	1.2V POD	PIN_A34
DDR4B_DQ28 Data [28] 1.2V POD PIN_D33 DDR4B_DQ29 Data [29] 1.2V POD PIN_C34 DDR4B_DQ30 Data [30] 1.2V POD PIN_C34 DDR4B_DQ30 Data [30] 1.2V POD PIN_B37 DDR4B_DQ31 Data [31] 1.2V POD PIN_C38 DDR4B_DQ32 Data [32] 1.2V POD PIN_C38 DDR4B_DQ33 Data [32] 1.2V POD PIN_C38 DDR4B_DQ33 Data [32] 1.2V POD PIN_C58 DDR4B_DQ34 Data [33] 1.2V POD PIN_D55 DDR4B_DQ35 Data [35] 1.2V POD PIN_F61 DDR4B_DQ36 Data [36] 1.2V POD PIN_F61 DDR4B_DQ37 Data [37] 1.2V POD PIN_C54 DDR4B_DQ38 Data [37] 1.2V POD PIN_B55 DDR4B_DQ39 Data [39] 1.2V POD PIN_M85 DDR4B_DQ40 Data [40] 1.2V POD PIN_V48 DDR4B_DQ41 Data [41] 1.2V POD PIN_V47 DDR4B_DQ42	DDR4B_DQ26	Data [26]	1.2V POD	PIN_D37
DDR4B_DQ29 Data [29] 1.2V POD PIN_C34 DDR4B_DQ30 Data [30] 1.2V POD PIN_B37 DDR4B_DQ31 Data [31] 1.2V POD PIN_B37 DDR4B_DQ31 Data [31] 1.2V POD PIN_C38 DDR4B_DQ32 Data [32] 1.2V POD PIN_C38 DDR4B_DQ33 Data [32] 1.2V POD PIN_C38 DDR4B_DQ33 Data [32] 1.2V POD PIN_C38 DDR4B_DQ33 Data [32] 1.2V POD PIN_C58 DDR4B_DQ34 Data [34] 1.2V POD PIN_C58 DDR4B_DQ35 Data [35] 1.2V POD PIN_C58 DDR4B_DQ36 Data [36] 1.2V POD PIN_F61 DDR4B_DQ37 Data [37] 1.2V POD PIN_C54 DDR4B_DQ38 Data [37] 1.2V POD PIN_B55 DDR4B_DQ39 Data [39] 1.2V POD PIN_D59 DDR4B_DQ40 Data [40] 1.2V POD PIN_U48 DDR4B_DQ41 Data [41] 1.2V POD PIN_V47 DDR4B_DQ42	DDR4B_DQ27	Data [27]	1.2V POD	PIN_A38
DDR4B_DQ30 Data [30] 1.2V POD PIN_B37 DDR4B_DQ31 Data [31] 1.2V POD PIN_C38 DDR4B_DQ32 Data [32] 1.2V POD PIN_C38 DDR4B_DQ32 Data [32] 1.2V POD PIN_C38 DDR4B_DQ33 Data [33] 1.2V POD PIN_C55 DDR4B_DQ34 Data [33] 1.2V POD PIN_D55 DDR4B_DQ35 Data [35] 1.2V POD PIN_C58 DDR4B_DQ36 Data [35] 1.2V POD PIN_F61 DDR4B_DQ36 Data [36] 1.2V POD PIN_F61 DDR4B_DQ37 Data [37] 1.2V POD PIN_C54 DDR4B_DQ38 Data [37] 1.2V POD PIN_C54 DDR4B_DQ39 Data [38] 1.2V POD PIN_B55 DDR4B_DQ39 Data [39] 1.2V POD PIN_D59 DDR4B_DQ40 Data [40] 1.2V POD PIN_U48 DDR4B_DQ41 Data [41] 1.2V POD PIN_U48 DDR4B_DQ42 Data [42] 1.2V POD PIN_U52	DDR4B_DQ28	Data [28]	1.2V POD	PIN_D33
DDR4B_DQ31 Data [31] 1.2V POD PIN_C38 DDR4B_DQ32 Data [32] 1.2V POD PIN_A54 DDR4B_DQ33 Data [33] 1.2V POD PIN_A54 DDR4B_DQ33 Data [33] 1.2V POD PIN_D55 DDR4B_DQ34 Data [34] 1.2V POD PIN_C58 DDR4B_DQ35 Data [35] 1.2V POD PIN_C58 DDR4B_DQ36 Data [36] 1.2V POD PIN_F61 DDR4B_DQ36 Data [36] 1.2V POD PIN_C54 DDR4B_DQ37 Data [37] 1.2V POD PIN_C54 DDR4B_DQ38 Data [38] 1.2V POD PIN_B55 DDR4B_DQ39 Data [39] 1.2V POD PIN_D59 DDR4B_DQ40 Data [40] 1.2V POD PIN_U48 DDR4B_DQ41 Data [41] 1.2V POD PIN_V47 DDR4B_DQ42 Data [42] 1.2V POD PIN_V52	DDR4B_DQ29	Data [29]	1.2V POD	PIN_C34
DR4B_DQ32 Data [32] 1.2V POD PIN_A54 DDR4B_DQ33 Data [33] 1.2V POD PIN_D55 DDR4B_DQ34 Data [34] 1.2V POD PIN_C58 DDR4B_DQ35 Data [35] 1.2V POD PIN_C58 DDR4B_DQ35 Data [36] 1.2V POD PIN_F61 DDR4B_DQ36 Data [36] 1.2V POD PIN_H61 DDR4B_DQ37 Data [37] 1.2V POD PIN_C54 DDR4B_DQ38 Data [38] 1.2V POD PIN_D55 DDR4B_DQ39 Data [39] 1.2V POD PIN_D59 DDR4B_DQ40 Data [40] 1.2V POD PIN_D59 DDR4B_DQ41 Data [41] 1.2V POD PIN_V47 DDR4B_DQ42 Data [42] 1.2V POD PIN_V47	DDR4B_DQ30	Data [30]	1.2V POD	PIN_B37
DDR4B_DQ33 Data [33] 1.2V POD PIN_D55 DDR4B_DQ34 Data [34] 1.2V POD PIN_C58 DDR4B_DQ35 Data [35] 1.2V POD PIN_F61 DDR4B_DQ36 Data [36] 1.2V POD PIN_F61 DDR4B_DQ36 Data [36] 1.2V POD PIN_H61 DDR4B_DQ37 Data [37] 1.2V POD PIN_C54 DDR4B_DQ38 Data [38] 1.2V POD PIN_C54 DDR4B_DQ39 Data [39] 1.2V POD PIN_D59 DDR4B_DQ40 Data [40] 1.2V POD PIN_U48 DDR4B_DQ41 Data [41] 1.2V POD PIN_V47 DDR4B_DQ42 Data [42] 1.2V POD PIN_U52	DDR4B_DQ31	Data [31]	1.2V POD	PIN_C38
DDR4B_DQ34 Data [34] 1.2V POD PIN_C58 DDR4B_DQ35 Data [35] 1.2V POD PIN_F61 DDR4B_DQ36 Data [36] 1.2V POD PIN_H61 DDR4B_DQ37 Data [37] 1.2V POD PIN_C54 DDR4B_DQ38 Data [38] 1.2V POD PIN_C54 DDR4B_DQ39 Data [38] 1.2V POD PIN_B55 DDR4B_DQ39 Data [39] 1.2V POD PIN_D59 DDR4B_DQ40 Data [40] 1.2V POD PIN_U48 DDR4B_DQ41 Data [41] 1.2V POD PIN_V47 DDR4B_DQ42 Data [42] 1.2V POD PIN_U52	DDR4B_DQ32	Data [32]	1.2V POD	PIN_A54
DDR4B_DQ35 Data [35] 1.2V POD PIN_F61 DDR4B_DQ36 Data [36] 1.2V POD PIN_H61 DDR4B_DQ37 Data [37] 1.2V POD PIN_C54 DDR4B_DQ38 Data [38] 1.2V POD PIN_E55 DDR4B_DQ39 Data [39] 1.2V POD PIN_D59 DDR4B_DQ40 Data [40] 1.2V POD PIN_U48 DDR4B_DQ41 Data [41] 1.2V POD PIN_V47 DDR4B_DQ42 Data [42] 1.2V POD PIN_U52	DDR4B_DQ33	Data [33]	1.2V POD	PIN_D55
DDR4B_DQ36 Data [36] 1.2V POD PIN_H61 DDR4B_DQ37 Data [37] 1.2V POD PIN_C54 DDR4B_DQ38 Data [38] 1.2V POD PIN_B55 DDR4B_DQ39 Data [39] 1.2V POD PIN_D59 DDR4B_DQ40 Data [40] 1.2V POD PIN_U48 DDR4B_DQ41 Data [41] 1.2V POD PIN_V47 DDR4B_DQ42 Data [42] 1.2V POD PIN_U52	DDR4B_DQ34	Data [34]	1.2V POD	PIN_C58
DDR4B_DQ37 Data [37] 1.2V POD PIN_C54 DDR4B_DQ38 Data [38] 1.2V POD PIN_B55 DDR4B_DQ39 Data [39] 1.2V POD PIN_D59 DDR4B_DQ40 Data [40] 1.2V POD PIN_U48 DDR4B_DQ41 Data [41] 1.2V POD PIN_V47 DDR4B_DQ42 Data [42] 1.2V POD PIN_U52	DDR4B_DQ35	Data [35]	1.2V POD	PIN_F61
DDR4B_DQ38 Data [38] 1.2V POD PIN_B55 DDR4B_DQ39 Data [39] 1.2V POD PIN_D59 DDR4B_DQ40 Data [40] 1.2V POD PIN_U48 DDR4B_DQ41 Data [41] 1.2V POD PIN_V47 DDR4B_DQ42 Data [42] 1.2V POD PIN_U52	DDR4B_DQ36	Data [36]	1.2V POD	PIN_H61
DDR4B_DQ39 Data [39] 1.2V POD PIN_D59 DDR4B_DQ40 Data [40] 1.2V POD PIN_U48 DDR4B_DQ41 Data [41] 1.2V POD PIN_V47 DDR4B_DQ42 Data [42] 1.2V POD PIN_U52	DDR4B_DQ37	Data [37]	1.2V POD	PIN_C54
DDR4B_DQ40 Data [40] 1.2V POD PIN_U48 DDR4B_DQ41 Data [41] 1.2V POD PIN_V47 DDR4B_DQ42 Data [42] 1.2V POD PIN_U52	DDR4B_DQ38	Data [38]	1.2V POD	PIN_B55
DDR4B_DQ41 Data [41] 1.2V POD PIN_V47 DDR4B_DQ42 Data [42] 1.2V POD PIN_U52	DDR4B_DQ39	Data [39]	1.2V POD	PIN_D59
DDR4B_DQ42 Data [42] 1.2V POD PIN_U52	DDR4B_DQ40	Data [40]	1.2V POD	PIN_U48
	DDR4B_DQ41	Data [41]	1.2V POD	PIN_V47
DDR4B_DQ43 Data [43] 1 2\/ POD PINL W/48	DDR4B_DQ42	Data [42]	1.2V POD	PIN_U52
	DDR4B_DQ43	Data [43]	1.2V POD	PIN_W48
DDR4B_DQ44 Data [44] 1.2V POD PIN_T51	DDR4B_DQ44	Data [44]	1.2V POD	PIN_T51
DDR4B_DQ45 Data [45] 1.2V POD PIN_T47	DDR4B_DQ45	Data [45]	1.2V POD	PIN_T47
DDR4B_DQ46 Data [46] 1.2V POD PIN_W52	DDR4B_DQ46	Data [46]	1.2V POD	PIN_W52
DDR4B_DQ47 Data [47] 1.2V POD PIN_V51	DDR4B_DQ47	Data [47]	1.2V POD	PIN_V51
DDR4B_DQ48 Data [48] 1.2V POD PIN_L58	DDR4B_DQ48	Data [48]	1.2V POD	PIN_L58



DDR4B_DQ49	Data [49]	1.2V POD	PIN_L54
DDR4B_DQ50	Data [50]	1.2V POD	PIN_P55
DDR4B_DQ51	Data [51]	1.2V POD	PIN_P59
DDR4B_DQ52	Data [52]	1.2V POD	PIN_N54
DDR4B_DQ53	Data [53]	1.2V POD	PIN_M55
DDR4B_DQ54	Data [54]	1.2V POD	PIN_N58
DDR4B_DQ55	Data [55]	1.2V POD	PIN_M59
DDR4B_DQ56	Data [56]	1.2V POD	PIN_W58
DDR4B_DQ57	Data [57]	1.2V POD	PIN_V59
DDR4B_DQ58	Data [58]	1.2V POD	PIN_U58
DDR4B_DQ59	Data [59]	1.2V POD	PIN_V55
DDR4B_DQ60	Data [60]	1.2V POD	PIN_U54
DDR4B_DQ61	Data [61]	1.2V POD	PIN_T55
DDR4B_DQ62	Data [62]	1.2V POD	PIN_T59
DDR4B_DQ63	Data [63]	1.2V POD	PIN_W54
DDR4B_DQ64	Data [64]	1.2V POD	PIN_L48
DDR4B_DQ65	Data [65]	1.2V POD	PIN_P47
DDR4B_DQ66	Data [66]	1.2V POD	PIN_N48
DDR4B_DQ67	Data [67]	1.2V POD	PIN_M51
DDR4B_DQ68	Data [68]	1.2V POD	PIN_P51
DDR4B_DQ69	Data [69]	1.2V POD	PIN_M47
DDR4B_DQ70	Data [70]	1.2V POD	PIN_L52
DDR4B_DQ71	Data [71]	1.2V POD	PIN_N52
DDR4B_DQS0	Data Strobe p[0]	DIFFERENTIAL 1.2V POD	PIN_G42
DDR4B_DQS_n0	Data Strobe n[0]	DIFFERENTIAL 1.2V POD	PIN_J42
DDR4B_DQS1	Data Strobe p[1]	DIFFERENTIAL 1.2V POD	PIN_F35
DDR4B_DQS_n1	Data Strobe n[1]	DIFFERENTIAL 1.2V POD	PIN_H35
DDR4B_DQS2	Data Strobe p[2]	DIFFERENTIAL 1.2V POD	PIN_A42
DDR4B_DQS_n2	Data Strobe n[2]	DIFFERENTIAL 1.2V POD	PIN_C42



DDR4B_DQS3	Data Strobe p[3]	DIFFERENTIAL 1.2V POD	PIN_B35
DDR4B_DQS_n3	Data Strobe n[3]	DIFFERENTIAL 1.2V POD	PIN_D35
DDR4B_DQS4	Data Strobe p[4]	DIFFERENTIAL 1.2V POD	PIN_A56
DDR4B_DQS_n4	Data Strobe n[4]	DIFFERENTIAL 1.2V POD	PIN_C56
DDR4B_DQS5	Data Strobe p[5]	DIFFERENTIAL 1.2V POD	PIN_T49
DDR4B_DQS_n5	Data Strobe n[5]	DIFFERENTIAL 1.2V POD	PIN_V49
DDR4B_DQS6	Data Strobe p[6]	DIFFERENTIAL 1.2V POD	PIN_L56
DDR4B_DQS_n6	Data Strobe n[6]	DIFFERENTIAL 1.2V POD	PIN_N56
DDR4B_DQS7	Data Strobe p[7]	DIFFERENTIAL 1.2V POD	PIN_U56
DDR4B_DQS_n7	Data Strobe n[7]	DIFFERENTIAL 1.2V POD	PIN_W56
DDR4B_DQS8	Data Strobe p[8]	DIFFERENTIAL 1.2V POD	PIN_M49
DDR4B_DQS_n8	Data Strobe n[8]	DIFFERENTIAL 1.2V POD	PIN_P49
DDR4B_DBI_n0	Data Bus Inversion [0]	1.2V POD	PIN_F43
DDR4B_DBI_n1	Data Bus Inversion [1]	1.2V POD	PIN_G36
DDR4B_DBI_n2	Data Bus Inversion [2]	1.2V POD	PIN_B43
DDR4B_DBI_n3	Data Bus Inversion [3]	1.2V POD	PIN_A36
DDR4B_DBI_n4	Data Bus Inversion [4]	1.2V POD	PIN_B57
DDR4B_DBI_n5	Data Bus Inversion [5]	1.2V POD	PIN_U50



l r			
DDR4B_DBI_n6	Data Bus Inversion [6]	1.2V POD	PIN_M57
DDR4B_DBI_n7	Data Bus Inversion [7]	1.2V POD	PIN_T57
DDR4B_DBI_n8	Data Bus Inversion [8]	1.2V POD	PIN_L50
DDR4B_A0	Address [0]	SSTL-12	PIN_T33
DDR4B_A1	Address [1]	SSTL-12	PIN_V33
DDR4B_A2	Address [2]	SSTL-12	PIN_U34
DDR4B_A3	Address [3]	SSTL-12	PIN_W34
DDR4B_A4	Address [4]	SSTL-12	PIN_T35
DDR4B_A5	Address [5]	SSTL-12	PIN_V35
DDR4B_A6	Address [6]	SSTL-12	PIN_U36
DDR4B_A7	Address [7]	SSTL-12	PIN_W36
DDR4B_A8	Address [8]	SSTL-12	PIN_T37
DDR4B_A9	Address [9]	SSTL-12	PIN_V37
DDR4B_A10	Address [10]	SSTL-12	PIN_U38
DDR4B_A11	Address [11]	SSTL-12	PIN_W38
DDR4B_A12	Address [12]	SSTL-12	PIN_P41
DDR4B_A13	Address [13]	SSTL-12	PIN_L42
DDR4B_A14	Address [14]/ WE_n	SSTL-12	PIN_N42
DDR4B_A15	Address [15]/ CAS_n	SSTL-12	PIN_M43
DDR4B_A16	Address [16]/ RAS_n	SSTL-12	PIN_P43
DDR4B_BA0	Bank Select [0]	SSTL-12	PIN_N44
DDR4B_BA1	Bank Select [1]	SSTL-12	PIN_M45
DDR4B_BG0	Bank Group Select [0]	SSTL-12	PIN_P45
DDR4B_BG1	Bank Group Select [1]	SSTL-12	PIN_M33
DDR4B_CK0	Clock p	DIFFERENTIAL 1.2V SSTL	PIN_M37
DDR4B_CK_n0	Clock n	DIFFERENTIAL 1.2V	PIN_P37



		SSTL	
DDR4B CK1	Clock p	SSTL-12	PIN T45
 DDR4B_CK_n1	Clock n	SSTL-12	 PIN_V45
DDR4B_CKE0	Clock Enable pin	SSTL-12	PIN_L36
DDR4B_CKE1	Clock Enable pin	SSTL-12	PIN_N36
DDR4B_ODT0	On Die Termination	SSTL-12	PIN_M35
DDR4B_ODT1	On Die Termination	SSTL-12	PIN_P35
DDR4B_CS_n0	Chip Select	SSTL-12	PIN_L34
DDR4B_CS_n1	Chip Select	SSTL-12	PIN_L38
DDR4B_PAR	Command and Address Parity Input	SSTL-12	PIN_N38
DDR4B_ALERT_n	Register ALERT_n output	1.2 V	PIN_L44
DDR4B_ACT_n	Activation Command Input	SSTL-12	PIN_N34
DDR4B_RESET_n	Chip Reset	1.2 V	PIN_P33
DDR4B_EVENT_n	Chip Temperature Event	1.2 V	PIN_J56
DDR4B_SDA	Chip I2C Serial Data Bus	1.2 V	PIN_B19
DDR4B_SCL	Chip I2C Serial Clock	1.2 V	PIN_H55
DDR4B_REFCLK_p	DDR4 A port Reference Clock p	True Differential Signaling	PIN_L40
DDR4B_REFCLK_n	DDR4 A port Reference Clock n	True Differential Signaling	PIN_N40
DDR4B_RZQ	Calibrated pins for OCT block	1.2 V	PIN_M41

Table 2-14 DDR4-C Bank Pin Assignments, Schematic Signal Names, and

Functions

Scherr Signal I		Description	I/O Standard	Agilex Pin Number
ter asic	DE10-Agi User Man			www.terasic.com August 16, 2023

DDR4C_DQ0 Data [0] 1.2V POD PIN_CH25 DDR4C_DQ1 Data [1] 1.2V POD PIN_CF29 DDR4C_DQ2 Data [2] 1.2V POD PIN_CG24 DDR4C_DQ3 Data [3] 1.2V POD PIN_CG24 DDR4C_DQ4 Data [3] 1.2V POD PIN_CE28 DDR4C_DQ5 Data [6] 1.2V POD PIN_CE28 DDR4C_DQ6 Data [6] 1.2V POD PIN_CE24 DDR4C_DQ6 Data [7] 1.2V POD PIN_CE24 DDR4C_DQ6 Data [7] 1.2V POD PIN_CE28 DDR4C_DQ9 Data [7] 1.2V POD PIN_C28 DDR4C_DQ10 Data [10] 1.2V POD PIN_CK25 DDR4C_DQ11 Data [11] 1.2V POD PIN_CK29 DDR4C_DQ12 Data [12] 1.2V POD PIN_CK25 DDR4C_DQ13 Data [13] 1.2V POD PIN_CK24 DDR4C_DQ14 Data [14] 1.2V POD PIN_CK24 DDR4C_DQ15 Data [15] 1.2V POD PIN_CK24 DDR4C_DQ14 <tdd< th=""><th></th><th></th><th></th><th></th></tdd<>				
DDR4C_DQ2 Data [2] 1.2V POD PIN_CG24 DDR4C_DQ3 Data [3] 1.2V POD PIN_CH29 DDR4C_DQ4 Data [4] 1.2V POD PIN_CE28 DDR4C_DQ5 Data [5] 1.2V POD PIN_CE28 DDR4C_DQ6 Data [6] 1.2V POD PIN_CE24 DDR4C_DQ6 Data [7] 1.2V POD PIN_CE24 DDR4C_DQ7 Data [8] 1.2V POD PIN_CE28 DDR4C_DQ8 Data [8] 1.2V POD PIN_CK25 DDR4C_DQ9 Data [10] 1.2V POD PIN_CK25 DDR4C_DQ11 Data [11] 1.2V POD PIN_CK29 DDR4C_DQ12 Data [12] 1.2V POD PIN_CK29 DDR4C_DQ13 Data [13] 1.2V POD PIN_CK29 DDR4C_DQ14 Data [14] 1.2V POD PIN_CK29 DDR4C_DQ15 Data [15] 1.2V POD PIN_CK24 DR4C_DQ14 Data [16] 1.2V POD PIN_CL24 DDR4C_DQ15 Data [16] 1.2V POD PIN_CL24 DR4C_DQ16 <t< td=""><td>DDR4C_DQ0</td><td>Data [0]</td><td>1.2V POD</td><td>PIN_CH25</td></t<>	DDR4C_DQ0	Data [0]	1.2V POD	PIN_CH25
DDR4C_DQ3 Data [3] 1.2V POD PIN_CH29 DDR4C_DQ4 Data [4] 1.2V POD PIN_CE28 DDR4C_DQ5 Data [5] 1.2V POD PIN_CE28 DDR4C_DQ6 Data [6] 1.2V POD PIN_CE24 DDR4C_DQ6 Data [7] 1.2V POD PIN_CE24 DDR4C_DQ7 Data [8] 1.2V POD PIN_CC28 DDR4C_DQ8 Data [9] 1.2V POD PIN_CK25 DDR4C_DQ10 Data [10] 1.2V POD PIN_CK29 DDR4C_DQ11 Data [11] 1.2V POD PIN_CK29 DDR4C_DQ12 Data [12] 1.2V POD PIN_CK29 DDR4C_DQ13 Data [13] 1.2V POD PIN_CK29 DDR4C_DQ14 Data [13] 1.2V POD PIN_CK29 DDR4C_DQ13 Data [13] 1.2V POD PIN_CK29 DDR4C_DQ14 Data [14] 1.2V POD PIN_CK24 DDR4C_DQ15 Data [15] 1.2V POD PIN_CL24 DDR4C_DQ16 Data [16] 1.2V POD PIN_CC128 DR4C_DQ16	DDR4C_DQ1	Data [1]	1.2V POD	PIN_CF29
DDR4C_DQ4 Data [4] 1.2V POD PIN_CE28 DDR4C_DQ5 Data [5] 1.2V POD PIN_CF25 DDR4C_DQ6 Data [6] 1.2V POD PIN_CF25 DDR4C_DQ6 Data [7] 1.2V POD PIN_CF25 DDR4C_DQ7 Data [7] 1.2V POD PIN_CK28 DDR4C_DQ8 Data [8] 1.2V POD PIN_CK25 DDR4C_DQ9 Data [10] 1.2V POD PIN_CK25 DDR4C_DQ10 Data [11] 1.2V POD PIN_CK25 DDR4C_DQ11 Data [12] 1.2V POD PIN_CK25 DDR4C_DQ12 Data [13] 1.2V POD PIN_CK29 DDR4C_DQ13 Data [13] 1.2V POD PIN_CK29 DDR4C_DQ14 Data [13] 1.2V POD PIN_CK24 DDR4C_DQ15 Data [15] 1.2V POD PIN_CL24 DDR4C_DQ16 Data [16] 1.2V POD PIN_CK21 DDR4C_DQ17 Data [16] 1.2V POD PIN_CE21 DDR4C_DQ19 Data [17] 1.2V POD PIN_CG18 DDR4C_DQ20	DDR4C_DQ2	Data [2]	1.2V POD	PIN_CG24
DDR4C_DQ5 Data [5] 1.2V POD PIN_CF25 DDR4C_DQ6 Data [6] 1.2V POD PIN_CE24 DDR4C_DQ6 Data [7] 1.2V POD PIN_CE24 DDR4C_DQ7 Data [7] 1.2V POD PIN_C828 DDR4C_DQ8 Data [8] 1.2V POD PIN_CK25 DDR4C_DQ9 Data [10] 1.2V POD PIN_CK29 DDR4C_DQ10 Data [11] 1.2V POD PIN_CK29 DDR4C_DQ11 Data [12] 1.2V POD PIN_CK29 DDR4C_DQ12 Data [13] 1.2V POD PIN_CK29 DDR4C_DQ13 Data [14] 1.2V POD PIN_CK29 DDR4C_DQ14 Data [15] 1.2V POD PIN_CK29 DDR4C_DQ15 Data [16] 1.2V POD PIN_CL24 DDR4C_DQ16 Data [16] 1.2V POD PIN_CC28 DDR4C_DQ16 Data [16] 1.2V POD PIN_CC28 DDR4C_DQ18 Data [16] 1.2V POD PIN_CC28 DDR4C_DQ19 Data [17] 1.2V POD PIN_CC18 DDR4C_DQ20	DDR4C_DQ3	Data [3]	1.2V POD	PIN_CH29
DDR4C_DQ6 Data [6] 1.2V POD PIN_CE24 DDR4C_DQ7 Data [7] 1.2V POD PIN_CG28 DDR4C_DQ8 Data [8] 1.2V POD PIN_CN28 DDR4C_DQ9 Data [9] 1.2V POD PIN_CK25 DDR4C_DQ10 Data [10] 1.2V POD PIN_CK25 DDR4C_DQ11 Data [11] 1.2V POD PIN_CK29 DDR4C_DQ12 Data [12] 1.2V POD PIN_CK29 DDR4C_DQ13 Data [13] 1.2V POD PIN_CK29 DDR4C_DQ14 Data [13] 1.2V POD PIN_CK29 DDR4C_DQ15 Data [13] 1.2V POD PIN_CK24 DDR4C_DQ14 Data [14] 1.2V POD PIN_CK24 DDR4C_DQ15 Data [15] 1.2V POD PIN_CK28 DDR4C_DQ16 Data [16] 1.2V POD PIN_CK28 DDR4C_DQ17 Data [16] 1.2V POD PIN_CK28 DDR4C_DQ17 Data [16] 1.2V POD PIN_CK28 DDR4C_DQ18 Data [19] 1.2V POD PIN_CK17 DDR4C_DQ20	DDR4C_DQ4	Data [4]	1.2V POD	PIN_CE28
DDR4C_DQ7 Data [7] 1.2V POD PIN_CG28 DDR4C_DQ8 Data [8] 1.2V POD PIN_CN28 DDR4C_DQ9 Data [9] 1.2V POD PIN_CK25 DDR4C_DQ10 Data [10] 1.2V POD PIN_CK25 DDR4C_DQ11 Data [11] 1.2V POD PIN_CK29 DDR4C_DQ12 Data [12] 1.2V POD PIN_CK29 DDR4C_DQ12 Data [13] 1.2V POD PIN_CK29 DDR4C_DQ13 Data [13] 1.2V POD PIN_CM25 DDR4C_DQ14 Data [13] 1.2V POD PIN_CM25 DDR4C_DQ15 Data [16] 1.2V POD PIN_CL24 DDR4C_DQ16 Data [16] 1.2V POD PIN_CL28 DDR4C_DQ17 Data [17] 1.2V POD PIN_CE21 DDR4C_DQ18 Data [18] 1.2V POD PIN_CG18 DDR4C_DQ20 Data [20] 1.2V POD PIN_CF17 DDR4C_DQ21 Data [21] 1.2V POD PIN_CE18 DDR4C_DQ22 Data [23] 1.2V POD PIN_CK17 DDR4C_DQ24 <td>DDR4C_DQ5</td> <td>Data [5]</td> <td>1.2V POD</td> <td>PIN_CF25</td>	DDR4C_DQ5	Data [5]	1.2V POD	PIN_CF25
DDR4C_DQ8 Data [8] 1.2V POD PIN_CN28 DDR4C_DQ9 Data [9] 1.2V POD PIN_CK25 DDR4C_DQ10 Data [10] 1.2V POD PIN_CK29 DDR4C_DQ11 Data [11] 1.2V POD PIN_CK29 DDR4C_DQ12 Data [12] 1.2V POD PIN_CK29 DDR4C_DQ12 Data [13] 1.2V POD PIN_CK29 DDR4C_DQ13 Data [13] 1.2V POD PIN_CM25 DDR4C_DQ14 Data [13] 1.2V POD PIN_CL24 DDR4C_DQ15 Data [15] 1.2V POD PIN_CL28 DDR4C_DQ16 Data [16] 1.2V POD PIN_CE21 DDR4C_DQ17 Data [17] 1.2V POD PIN_CE22 DDR4C_DQ18 Data [18] 1.2V POD PIN_CG18 DDR4C_DQ20 Data [20] 1.2V POD PIN_CH17 DDR4C_DQ21 Data [21] 1.2V POD PIN_CE18 DDR4C_DQ22 Data [22] 1.2V POD PIN_CR22 DDR4C_DQ24 Data [23] 1.2V POD PIN_CN18 DDR4C_DQ25<	DDR4C_DQ6	Data [6]	1.2V POD	PIN_CE24
DDR4C_DQ9 Data [9] 1.2V POD PIN_CK25 DDR4C_DQ10 Data [10] 1.2V POD PIN_CK29 DDR4C_DQ11 Data [11] 1.2V POD PIN_CK29 DDR4C_DQ12 Data [12] 1.2V POD PIN_CK29 DDR4C_DQ12 Data [13] 1.2V POD PIN_CK29 DDR4C_DQ12 Data [13] 1.2V POD PIN_CK29 DDR4C_DQ13 Data [13] 1.2V POD PIN_CK24 DDR4C_DQ14 Data [14] 1.2V POD PIN_CL24 DDR4C_DQ15 Data [15] 1.2V POD PIN_CL28 DDR4C_DQ16 Data [16] 1.2V POD PIN_CE21 DDR4C_DQ17 Data [17] 1.2V POD PIN_CE22 DDR4C_DQ20 Data [19] 1.2V POD PIN_CG18 DDR4C_DQ21 Data [20] 1.2V POD PIN_CE17 DDR4C_DQ22 Data [21] 1.2V POD PIN_CE18 DDR4C_DQ23 Data [23] 1.2V POD PIN_CR22 DDR4C_DQ24 Data [24] 1.2V POD PIN_CN18 DDR4C_DQ2	DDR4C_DQ7	Data [7]	1.2V POD	PIN_CG28
DDR4C_DQ10 Data [10] 1.2V POD PIN_CK29 DDR4C_DQ11 Data [11] 1.2V POD PIN_CK29 DDR4C_DQ12 Data [12] 1.2V POD PIN_CM29 DDR4C_DQ13 Data [13] 1.2V POD PIN_CM29 DDR4C_DQ14 Data [14] 1.2V POD PIN_CL24 DDR4C_DQ15 Data [15] 1.2V POD PIN_CN24 DDR4C_DQ16 Data [16] 1.2V POD PIN_CL28 DDR4C_DQ16 Data [16] 1.2V POD PIN_CE21 DDR4C_DQ17 Data [17] 1.2V POD PIN_CE22 DDR4C_DQ18 Data [18] 1.2V POD PIN_CE18 DDR4C_DQ20 Data [20] 1.2V POD PIN_CE17 DDR4C_DQ21 Data [21] 1.2V POD PIN_CE18 DDR4C_DQ22 Data [22] 1.2V POD PIN_CR22 DDR4C_DQ23 Data [23] 1.2V POD PIN_CN18 DDR4C_DQ24 Data [24] 1.2V POD PIN_CN18 DDR4C_DQ26 Data [25] 1.2V POD PIN_CK17 DDR4C_D	DDR4C_DQ8	Data [8]	1.2V POD	PIN_CN28
DDR4C_DQ11 Data [11] 1.2V POD PIN_CM25 DDR4C_DQ12 Data [12] 1.2V POD PIN_CM29 DDR4C_DQ13 Data [13] 1.2V POD PIN_CL24 DDR4C_DQ14 Data [14] 1.2V POD PIN_CL24 DDR4C_DQ15 Data [15] 1.2V POD PIN_CL28 DDR4C_DQ16 Data [16] 1.2V POD PIN_CE22 DDR4C_DQ17 Data [17] 1.2V POD PIN_CE22 DDR4C_DQ18 Data [18] 1.2V POD PIN_CE22 DDR4C_DQ19 Data [17] 1.2V POD PIN_CG18 DDR4C_DQ20 Data [20] 1.2V POD PIN_CH17 DDR4C_DQ21 Data [21] 1.2V POD PIN_CE17 DDR4C_DQ22 Data [22] 1.2V POD PIN_CE18 DDR4C_DQ23 Data [23] 1.2V POD PIN_CR22 DR4C_DQ24 Data [23] 1.2V POD PIN_CR22 DDR4C_DQ25 Data [24] 1.2V POD PIN_CN18 DDR4C_DQ26 Data [25] 1.2V POD PIN_CK17 DDR4C_DQ	DDR4C_DQ9	Data [9]	1.2V POD	PIN_CK25
DDR4C_DQ12 Data [12] 1.2V POD PIN_CM29 DDR4C_DQ13 Data [13] 1.2V POD PIN_CL24 DDR4C_DQ14 Data [14] 1.2V POD PIN_CN24 DDR4C_DQ15 Data [15] 1.2V POD PIN_CN24 DDR4C_DQ16 Data [16] 1.2V POD PIN_CL28 DDR4C_DQ16 Data [16] 1.2V POD PIN_CE21 DDR4C_DQ17 Data [17] 1.2V POD PIN_CE22 DDR4C_DQ18 Data [17] 1.2V POD PIN_CE22 DDR4C_DQ19 Data [18] 1.2V POD PIN_CE12 DDR4C_DQ20 Data [20] 1.2V POD PIN_CH17 DDR4C_DQ21 Data [21] 1.2V POD PIN_CE18 DDR4C_DQ22 Data [22] 1.2V POD PIN_CK22 DDR4C_DQ23 Data [23] 1.2V POD PIN_CK21 DDR4C_DQ24 Data [24] 1.2V POD PIN_CK12 DDR4C_DQ25 Data [25] 1.2V POD PIN_CK12 DDR4C_DQ26 Data [26] 1.2V POD PIN_CK17 DDR4C_D	DDR4C_DQ10	Data [10]	1.2V POD	PIN_CK29
DDR4C_DQ13 Data [13] 1.2V POD PIN_CL24 DDR4C_DQ14 Data [14] 1.2V POD PIN_CL24 DDR4C_DQ15 Data [15] 1.2V POD PIN_CN24 DDR4C_DQ15 Data [15] 1.2V POD PIN_CL28 DDR4C_DQ16 Data [16] 1.2V POD PIN_CF21 DDR4C_DQ17 Data [17] 1.2V POD PIN_CE22 DDR4C_DQ18 Data [18] 1.2V POD PIN_CE38 DDR4C_DQ19 Data [19] 1.2V POD PIN_CH17 DDR4C_DQ20 Data [20] 1.2V POD PIN_CH17 DDR4C_DQ21 Data [21] 1.2V POD PIN_CE18 DDR4C_DQ22 Data [23] 1.2V POD PIN_CB22 DDR4C_DQ23 Data [23] 1.2V POD PIN_CB22 DDR4C_DQ24 Data [23] 1.2V POD PIN_CH21 DDR4C_DQ25 Data [23] 1.2V POD PIN_CH21 DDR4C_DQ26 Data [24] 1.2V POD PIN_CK17 DDR4C_DQ26 Data [25] 1.2V POD PIN_CK17 DDR4C_D	DDR4C_DQ11	Data [11]	1.2V POD	PIN_CM25
DDR4C_DQ14 Data [14] 1.2V POD PIN_CN24 DDR4C_DQ15 Data [15] 1.2V POD PIN_CL28 DDR4C_DQ16 Data [16] 1.2V POD PIN_CF21 DDR4C_DQ17 Data [17] 1.2V POD PIN_CF21 DDR4C_DQ18 Data [17] 1.2V POD PIN_CE22 DDR4C_DQ19 Data [18] 1.2V POD PIN_CG18 DDR4C_DQ20 Data [20] 1.2V POD PIN_CF17 DDR4C_DQ21 Data [21] 1.2V POD PIN_CF17 DDR4C_DQ22 Data [22] 1.2V POD PIN_CE18 DDR4C_DQ23 Data [23] 1.2V POD PIN_CB22 DDR4C_DQ24 Data [23] 1.2V POD PIN_CH21 DDR4C_DQ24 Data [23] 1.2V POD PIN_CN12 DDR4C_DQ25 Data [25] 1.2V POD PIN_CN22 DDR4C_DQ26 Data [26] 1.2V POD PIN_CK17 DDR4C_DQ28 Data [27] 1.2V POD PIN_CK17 DDR4C_DQ29 Data [28] 1.2V POD PIN_CK17 DDR4C_D	DDR4C_DQ12	Data [12]	1.2V POD	PIN_CM29
DDR4C_DQ15 Data [15] 1.2V POD PIN_CL28 DDR4C_DQ16 Data [16] 1.2V POD PIN_CF21 DDR4C_DQ17 Data [17] 1.2V POD PIN_CF21 DDR4C_DQ18 Data [17] 1.2V POD PIN_CE22 DDR4C_DQ18 Data [18] 1.2V POD PIN_CG18 DDR4C_DQ19 Data [19] 1.2V POD PIN_CH17 DDR4C_DQ20 Data [20] 1.2V POD PIN_CF17 DDR4C_DQ21 Data [21] 1.2V POD PIN_CF17 DDR4C_DQ22 Data [22] 1.2V POD PIN_CF17 DDR4C_DQ23 Data [21] 1.2V POD PIN_CF21 DDR4C_DQ24 Data [22] 1.2V POD PIN_CE22 DDR4C_DQ24 Data [23] 1.2V POD PIN_CH21 DDR4C_DQ26 Data [26] 1.2V POD PIN_CL22 DDR4C_DQ26 Data [26] 1.2V POD PIN_CK17 DDR4C_DQ28 Data [28] 1.2V POD PIN_CK21 DDR4C_DQ29 Data [29] 1.2V POD PIN_CK21 DDR4C_D	DDR4C_DQ13	Data [13]	1.2V POD	PIN_CL24
DDR4C_DQ16 Data [16] 1.2V POD PIN_CF21 DDR4C_DQ17 Data [17] 1.2V POD PIN_CE22 DDR4C_DQ18 Data [18] 1.2V POD PIN_CG18 DDR4C_DQ19 Data [19] 1.2V POD PIN_CH17 DDR4C_DQ20 Data [20] 1.2V POD PIN_CH17 DDR4C_DQ21 Data [21] 1.2V POD PIN_CF17 DDR4C_DQ22 Data [22] 1.2V POD PIN_CE18 DDR4C_DQ22 Data [23] 1.2V POD PIN_CE22 DDR4C_DQ23 Data [23] 1.2V POD PIN_CE38 DDR4C_DQ24 Data [23] 1.2V POD PIN_CE22 DDR4C_DQ24 Data [23] 1.2V POD PIN_CH21 DDR4C_DQ25 Data [25] 1.2V POD PIN_CL22 DDR4C_DQ26 Data [26] 1.2V POD PIN_CK17 DDR4C_DQ28 Data [27] 1.2V POD PIN_CK17 DDR4C_DQ29 Data [28] 1.2V POD PIN_CK21 DDR4C_DQ30 Data [30] 1.2V POD PIN_CK21 DDR4C_D	DDR4C_DQ14	Data [14]	1.2V POD	PIN_CN24
DDR4C_DQ17 Data [17] 1.2V POD PIN_CE22 DDR4C_DQ18 Data [18] 1.2V POD PIN_CG18 DDR4C_DQ19 Data [19] 1.2V POD PIN_CH17 DDR4C_DQ20 Data [20] 1.2V POD PIN_CH17 DDR4C_DQ21 Data [21] 1.2V POD PIN_CF17 DDR4C_DQ22 Data [21] 1.2V POD PIN_CE18 DDR4C_DQ23 Data [22] 1.2V POD PIN_CB22 DDR4C_DQ23 Data [23] 1.2V POD PIN_CB22 DDR4C_DQ24 Data [23] 1.2V POD PIN_CH21 DDR4C_DQ25 Data [25] 1.2V POD PIN_CN18 DDR4C_DQ26 Data [25] 1.2V POD PIN_CL22 DDR4C_DQ26 Data [26] 1.2V POD PIN_CK17 DDR4C_DQ28 Data [27] 1.2V POD PIN_CK17 DDR4C_DQ29 Data [28] 1.2V POD PIN_CK21 DDR4C_DQ30 Data [30] 1.2V POD PIN_CK21 DDR4C_DQ31 Data [31] 1.2V POD PIN_CK21 DDR4C_D	DDR4C_DQ15	Data [15]	1.2V POD	PIN_CL28
DDR4C_DQ18 Data [18] 1.2V POD PIN_CG18 DDR4C_DQ19 Data [19] 1.2V POD PIN_CH17 DDR4C_DQ20 Data [20] 1.2V POD PIN_CF17 DDR4C_DQ21 Data [21] 1.2V POD PIN_CE18 DDR4C_DQ22 Data [22] 1.2V POD PIN_CE18 DDR4C_DQ22 Data [22] 1.2V POD PIN_CG22 DDR4C_DQ23 Data [23] 1.2V POD PIN_CG22 DDR4C_DQ24 Data [23] 1.2V POD PIN_CG22 DDR4C_DQ24 Data [23] 1.2V POD PIN_CH21 DDR4C_DQ25 Data [24] 1.2V POD PIN_CL22 DDR4C_DQ26 Data [25] 1.2V POD PIN_CK21 DDR4C_DQ26 Data [27] 1.2V POD PIN_CK17 DDR4C_DQ28 Data [28] 1.2V POD PIN_CK21 DDR4C_DQ29 Data [29] 1.2V POD PIN_CK21 DDR4C_DQ30 Data [30] 1.2V POD PIN_CK21 DDR4C_DQ31 Data [31] 1.2V POD PIN_CM17 DDR4C_D	DDR4C_DQ16	Data [16]	1.2V POD	PIN_CF21
DDR4C_DQ19 Data [19] 1.2V POD PIN_CH17 DDR4C_DQ20 Data [20] 1.2V POD PIN_CF17 DDR4C_DQ21 Data [21] 1.2V POD PIN_CE18 DDR4C_DQ22 Data [22] 1.2V POD PIN_CE22 DDR4C_DQ23 Data [23] 1.2V POD PIN_CG22 DDR4C_DQ24 Data [23] 1.2V POD PIN_CH21 DDR4C_DQ24 Data [24] 1.2V POD PIN_CH21 DDR4C_DQ25 Data [25] 1.2V POD PIN_CH21 DDR4C_DQ26 Data [25] 1.2V POD PIN_CH21 DDR4C_DQ26 Data [25] 1.2V POD PIN_CL22 DDR4C_DQ26 Data [26] 1.2V POD PIN_CK21 DDR4C_DQ28 Data [27] 1.2V POD PIN_CK17 DDR4C_DQ29 Data [29] 1.2V POD PIN_CK21 DDR4C_DQ30 Data [30] 1.2V POD PIN_CK21 DDR4C_DQ31 Data [31] 1.2V POD PIN_CN22 DDR4C_DQ32 Data [32] 1.2V POD PIN_CK17 DDR4C_D	DDR4C_DQ17	Data [17]	1.2V POD	PIN_CE22
DDR4C_DQ20 Data [20] 1.2V POD PIN_CF17 DDR4C_DQ21 Data [21] 1.2V POD PIN_CE18 DDR4C_DQ22 Data [22] 1.2V POD PIN_CE22 DDR4C_DQ23 Data [23] 1.2V POD PIN_CG22 DDR4C_DQ23 Data [23] 1.2V POD PIN_CH21 DDR4C_DQ24 Data [24] 1.2V POD PIN_CN18 DDR4C_DQ25 Data [25] 1.2V POD PIN_CL22 DDR4C_DQ26 Data [26] 1.2V POD PIN_CL22 DDR4C_DQ26 Data [26] 1.2V POD PIN_CK17 DDR4C_DQ27 Data [27] 1.2V POD PIN_CK17 DDR4C_DQ28 Data [28] 1.2V POD PIN_CK17 DDR4C_DQ29 Data [29] 1.2V POD PIN_CK21 DDR4C_DQ30 Data [30] 1.2V POD PIN_CN22 DDR4C_DQ31 Data [31] 1.2V POD PIN_CM17 DDR4C_DQ32 Data [32] 1.2V POD PIN_CF11 DDR4C_DQ33 Data [33] 1.2V POD PIN_CF11	DDR4C_DQ18	Data [18]	1.2V POD	PIN_CG18
DDR4C_DQ21 Data [21] 1.2V POD PIN_CE18 DDR4C_DQ22 Data [22] 1.2V POD PIN_CG22 DDR4C_DQ23 Data [23] 1.2V POD PIN_CH21 DDR4C_DQ24 Data [24] 1.2V POD PIN_CH21 DDR4C_DQ25 Data [24] 1.2V POD PIN_CN18 DDR4C_DQ26 Data [25] 1.2V POD PIN_CL22 DDR4C_DQ26 Data [26] 1.2V POD PIN_CM21 DDR4C_DQ27 Data [27] 1.2V POD PIN_CK17 DDR4C_DQ28 Data [28] 1.2V POD PIN_CK17 DDR4C_DQ29 Data [28] 1.2V POD PIN_CK21 DDR4C_DQ30 Data [30] 1.2V POD PIN_CK21 DDR4C_DQ31 Data [31] 1.2V POD PIN_CN22 DDR4C_DQ32 Data [31] 1.2V POD PIN_CM17 DDR4C_DQ32 Data [32] 1.2V POD PIN_CE14	DDR4C_DQ19	Data [19]	1.2V POD	PIN_CH17
DDR4C_DQ22 Data [22] 1.2V POD PIN_CG22 DDR4C_DQ23 Data [23] 1.2V POD PIN_CH21 DDR4C_DQ24 Data [24] 1.2V POD PIN_CH21 DDR4C_DQ25 Data [25] 1.2V POD PIN_CN18 DDR4C_DQ26 Data [25] 1.2V POD PIN_CL22 DDR4C_DQ26 Data [26] 1.2V POD PIN_CK17 DDR4C_DQ28 Data [27] 1.2V POD PIN_CK17 DDR4C_DQ28 Data [28] 1.2V POD PIN_CL18 DDR4C_DQ29 Data [29] 1.2V POD PIN_CK21 DDR4C_DQ30 Data [30] 1.2V POD PIN_CK21 DDR4C_DQ31 Data [31] 1.2V POD PIN_CN22 DDR4C_DQ32 Data [31] 1.2V POD PIN_CN22 DDR4C_DQ33 Data [32] 1.2V POD PIN_CF11 DDR4C_DQ33 Data [33] 1.2V POD PIN_CE14	DDR4C_DQ20	Data [20]	1.2V POD	PIN_CF17
DDR4C_DQ23 Data [23] 1.2V POD PIN_CH21 DDR4C_DQ24 Data [24] 1.2V POD PIN_CN18 DDR4C_DQ25 Data [25] 1.2V POD PIN_CL22 DDR4C_DQ26 Data [26] 1.2V POD PIN_CM21 DDR4C_DQ26 Data [26] 1.2V POD PIN_CM21 DDR4C_DQ27 Data [27] 1.2V POD PIN_CK17 DDR4C_DQ28 Data [28] 1.2V POD PIN_CK17 DDR4C_DQ29 Data [29] 1.2V POD PIN_CK21 DDR4C_DQ30 Data [30] 1.2V POD PIN_CK21 DDR4C_DQ31 Data [31] 1.2V POD PIN_CN22 DDR4C_DQ32 Data [31] 1.2V POD PIN_CN21 DDR4C_DQ33 Data [32] 1.2V POD PIN_CK21	DDR4C_DQ21	Data [21]	1.2V POD	PIN_CE18
DDR4C_DQ24 Data [24] 1.2V POD PIN_CN18 DDR4C_DQ25 Data [25] 1.2V POD PIN_CL22 DDR4C_DQ26 Data [26] 1.2V POD PIN_CM21 DDR4C_DQ27 Data [27] 1.2V POD PIN_CK17 DDR4C_DQ28 Data [28] 1.2V POD PIN_CL18 DDR4C_DQ29 Data [29] 1.2V POD PIN_CK21 DDR4C_DQ30 Data [30] 1.2V POD PIN_CK21 DDR4C_DQ31 Data [31] 1.2V POD PIN_CN22 DDR4C_DQ32 Data [32] 1.2V POD PIN_CT17 DDR4C_DQ33 Data [33] 1.2V POD PIN_CT24	DDR4C_DQ22	Data [22]	1.2V POD	PIN_CG22
DDR4C_DQ25Data [25]1.2V PODPIN_CL22DDR4C_DQ26Data [26]1.2V PODPIN_CM21DDR4C_DQ27Data [27]1.2V PODPIN_CK17DDR4C_DQ28Data [28]1.2V PODPIN_CL18DDR4C_DQ29Data [29]1.2V PODPIN_CK21DDR4C_DQ30Data [30]1.2V PODPIN_CK21DDR4C_DQ31Data [31]1.2V PODPIN_CN22DDR4C_DQ32Data [31]1.2V PODPIN_CM17DDR4C_DQ33Data [32]1.2V PODPIN_CF11DDR4C_DQ33Data [33]1.2V PODPIN_CE14	DDR4C_DQ23	Data [23]	1.2V POD	PIN_CH21
DDR4C_DQ26 Data [26] 1.2V POD PIN_CM21 DDR4C_DQ27 Data [27] 1.2V POD PIN_CK17 DDR4C_DQ28 Data [28] 1.2V POD PIN_CL18 DDR4C_DQ29 Data [29] 1.2V POD PIN_CK21 DDR4C_DQ30 Data [30] 1.2V POD PIN_CK21 DDR4C_DQ31 Data [31] 1.2V POD PIN_CN22 DDR4C_DQ32 Data [31] 1.2V POD PIN_CM17 DDR4C_DQ33 Data [32] 1.2V POD PIN_CF11 DDR4C_DQ33 Data [33] 1.2V POD PIN_CE14	DDR4C_DQ24	Data [24]	1.2V POD	PIN_CN18
DDR4C_DQ27 Data [27] 1.2V POD PIN_CK17 DDR4C_DQ28 Data [28] 1.2V POD PIN_CL18 DDR4C_DQ29 Data [29] 1.2V POD PIN_CK21 DDR4C_DQ30 Data [30] 1.2V POD PIN_CK21 DDR4C_DQ31 Data [31] 1.2V POD PIN_CN22 DDR4C_DQ32 Data [31] 1.2V POD PIN_CM17 DDR4C_DQ33 Data [32] 1.2V POD PIN_CF11 DDR4C_DQ33 Data [33] 1.2V POD PIN_CE14	DDR4C_DQ25	Data [25]	1.2V POD	PIN_CL22
DDR4C_DQ28 Data [28] 1.2V POD PIN_CL18 DDR4C_DQ29 Data [29] 1.2V POD PIN_CK21 DDR4C_DQ30 Data [30] 1.2V POD PIN_CK21 DDR4C_DQ30 Data [30] 1.2V POD PIN_CN22 DDR4C_DQ31 Data [31] 1.2V POD PIN_CM17 DDR4C_DQ32 Data [32] 1.2V POD PIN_CF11 DDR4C_DQ33 Data [33] 1.2V POD PIN_CE14	DDR4C_DQ26	Data [26]	1.2V POD	PIN_CM21
DDR4C_DQ29 Data [29] 1.2V POD PIN_CK21 DDR4C_DQ30 Data [30] 1.2V POD PIN_CN22 DDR4C_DQ31 Data [31] 1.2V POD PIN_CM17 DDR4C_DQ32 Data [32] 1.2V POD PIN_CF11 DDR4C_DQ33 Data [33] 1.2V POD PIN_CF14	DDR4C_DQ27	Data [27]	1.2V POD	PIN_CK17
DDR4C_DQ30 Data [30] 1.2V POD PIN_CN22 DDR4C_DQ31 Data [31] 1.2V POD PIN_CM17 DDR4C_DQ32 Data [32] 1.2V POD PIN_CF11 DDR4C_DQ33 Data [33] 1.2V POD PIN_CF14	DDR4C_DQ28	Data [28]	1.2V POD	PIN_CL18
DDR4C_DQ31 Data [31] 1.2V POD PIN_CM17 DDR4C_DQ32 Data [32] 1.2V POD PIN_CF11 DDR4C_DQ33 Data [33] 1.2V POD PIN_CE14	DDR4C_DQ29	Data [29]	1.2V POD	PIN_CK21
DDR4C_DQ32 Data [32] 1.2V POD PIN_CF11 DDR4C_DQ33 Data [33] 1.2V POD PIN_CE14	DDR4C_DQ30	Data [30]	1.2V POD	PIN_CN22
DDR4C_DQ33 Data [33] 1.2V POD PIN_CE14	DDR4C_DQ31	Data [31]	1.2V POD	PIN_CM17
	DDR4C_DQ32	Data [32]	1.2V POD	PIN_CF11
	DDR4C_DQ33	Data [33]	1.2V POD	PIN_CE14
	DDR4C_DQ34	Data [34]	1.2V POD	PIN_CG14





DDR4C_DQ35	Data [35]	1.2V POD	PIN_CF15
DDR4C_DQ36	Data [36]	1.2V POD	PIN_CE10
DDR4C_DQ37	Data [37]	1.2V POD	PIN_CG10
DDR4C_DQ38	Data [38]	1.2V POD	PIN_CH15
DDR4C_DQ39	Data [39]	1.2V POD	PIN_CH11
DDR4C_DQ40	Data [40]	1.2V POD	PIN_CN14
DDR4C_DQ41	Data [41]	1.2V POD	PIN_CM15
DDR4C_DQ42	Data [42]	1.2V POD	PIN_CM11
DDR4C_DQ43	Data [43]	1.2V POD	PIN_CL10
DDR4C_DQ44	Data [44]	1.2V POD	PIN_CL14
DDR4C_DQ45	Data [45]	1.2V POD	PIN_CK15
DDR4C_DQ46	Data [46]	1.2V POD	PIN_CK11
DDR4C_DQ47	Data [47]	1.2V POD	PIN_CN10
DDR4C_DQ48	Data [48]	1.2V POD	PIN_CG4
DDR4C_DQ49	Data [49]	1.2V POD	PIN_CG8
DDR4C_DQ50	Data [50]	1.2V POD	PIN_CF7
DDR4C_DQ51	Data [51]	1.2V POD	PIN_CF3
DDR4C_DQ52	Data [52]	1.2V POD	PIN_CE8
DDR4C_DQ53	Data [53]	1.2V POD	PIN_CH7
DDR4C_DQ54	Data [54]	1.2V POD	PIN_CE4
DDR4C_DQ55	Data [55]	1.2V POD	PIN_CH3
DDR4C_DQ56	Data [56]	1.2V POD	PIN_CM7
DDR4C_DQ57	Data [57]	1.2V POD	PIN_CN8
DDR4C_DQ58	Data [58]	1.2V POD	PIN_CM3
DDR4C_DQ59	Data [59]	1.2V POD	PIN_CL4
DDR4C_DQ60	Data [60]	1.2V POD	PIN_CL8
DDR4C_DQ61	Data [61]	1.2V POD	PIN_CK7
DDR4C_DQ62	Data [62]	1.2V POD	PIN_CN4
DDR4C_DQ63	Data [63]	1.2V POD	PIN_CK3
DDR4C_DQ64	Data [64]	1.2V POD	PIN_DA28
DDR4C_DQ65	Data [65]	1.2V POD	PIN_DB29
DDR4C_DQ66	Data [66]	1.2V POD	PIN_CY25
DDR4C_DQ67	Data [67]	1.2V POD	PIN_DC24
DDR4C_DQ68	Data [68]	1.2V POD	PIN_DA24
DDR4C_DQ69	Data [69]	1.2V POD	PIN_CY29
	Data [09]	1.2V POD	PIN_CT29



DDR4C_DQ70	Data [70]	1.2V POD	PIN_DC28
DDR4C_DQ71	Data [71]	1.2V POD	PIN_DB25
DDR4C_DQS0	Data Strobe p[0]	DIFFERENTIAL 1.2V POD	PIN_CH27
DDR4C_DQS_n0	Data Strobe n[0]	DIFFERENTIAL 1.2V POD	PIN_CF27
DDR4C_DQS1	Data Strobe p[1]	DIFFERENTIAL 1.2V POD	PIN_CM27
DDR4C_DQS_n1	Data Strobe n[1]	DIFFERENTIAL 1.2V POD	PIN_CK27
DDR4C_DQS2	Data Strobe p[2]	DIFFERENTIAL 1.2V POD	PIN_CG20
DDR4C_DQS_n2	Data Strobe n[2]	DIFFERENTIAL 1.2V POD	PIN_CE20
DDR4C_DQS3	Data Strobe p[3]	DIFFERENTIAL 1.2V POD	PIN_CN20
DDR4C_DQS_n3	Data Strobe n[3]	DIFFERENTIAL 1.2V POD	PIN_CL20
DDR4C_DQS4	Data Strobe p[4]	DIFFERENTIAL 1.2V POD	PIN_CH13
DDR4C_DQS_n4	Data Strobe n[4]	DIFFERENTIAL 1.2V POD	PIN_CF13
DDR4C_DQS5	Data Strobe p[5]	DIFFERENTIAL 1.2V POD	PIN_CM13
DDR4C_DQS_n5	Data Strobe n[5]	DIFFERENTIAL 1.2V POD	PIN_CK13
DDR4C_DQS6	Data Strobe p[6]	DIFFERENTIAL 1.2V POD	PIN_CG6
DDR4C_DQS_n6	Data Strobe n[6]	DIFFERENTIAL 1.2V POD	PIN_CE6
DDR4C_DQS7	Data Strobe p[7]	DIFFERENTIAL 1.2V POD	PIN_CN6
DDR4C_DQS_n7	Data Strobe n[7]	DIFFERENTIAL 1.2V POD	PIN_CL6
DDR4C_DQS8	Data Strobe p[8]	DIFFERENTIAL 1.2V POD	PIN_DB27



DDR4C_DQS_n8	Data Strobe n[8]	DIFFERENTIAL 1.2V POD	PIN_CY27
DDR4C_DBI_n0	Data Bus Inversion [0]	1.2V POD	PIN_CG26
DDR4C_DBI_n1	Data Bus Inversion [1]	1.2V POD	PIN_CN26
DDR4C_DBI_n2	Data Bus Inversion [2]	1.2V POD	PIN_CH19
DDR4C_DBI_n3	Data Bus Inversion [3]	1.2V POD	PIN_CM19
DDR4C_DBI_n4	Data Bus Inversion [4]	1.2V POD	PIN_CG12
DDR4C_DBI_n5	Data Bus Inversion [5]	1.2V POD	PIN_CN12
DDR4C_DBI_n6	Data Bus Inversion [6]	1.2V POD	PIN_CH5
DDR4C_DBI_n7	Data Bus Inversion [7]	1.2V POD	PIN_CM5
DDR4C_DBI_n8	Data Bus Inversion [8]	1.2V POD	PIN_DC26
DDR4C_A0	Address [0]	SSTL-12	PIN_CV15
DDR4C_A1	Address [1]	SSTL-12	PIN_CT15
DDR4C_A2	Address [2]	SSTL-12	PIN_CU14
DDR4C_A3	Address [3]	SSTL-12	PIN_CR14
DDR4C_A4	Address [4]	SSTL-12	PIN_CV13
DDR4C_A5	Address [5]	SSTL-12	PIN_CT13
DDR4C_A6	Address [6]	SSTL-12	PIN_CU12
DDR4C_A7	Address [7]	SSTL-12	PIN_CR12
DDR4C_A8	Address [8]	SSTL-12	PIN_CV11
DDR4C_A9	Address [9]	SSTL-12	PIN_CT11
DDR4C_A10	Address [10]	SSTL-12	PIN_CU10
DDR4C_A11	Address [11]	SSTL-12	PIN_CR10
DDR4C_A12	Address [12]	SSTL-12	PIN_CY7
DDR4C_A13	Address [13]	SSTL-12	PIN_DC6
DDR4C_A14	Address [14]/	SSTL-12	PIN_DA6



	WE_n		
DDR4C_A15	Address [15]/ CAS_n	SSTL-12	PIN_DB5
DDR4C_A16	Address [16]/ RAS_n	SSTL-12	PIN_CY5
DDR4C_BA0	Bank Select [0]	SSTL-12	PIN_CY3
DDR4C_BA1	Bank Select [1]	SSTL-12	PIN_CV1
DDR4C_BG0	Bank Group Select [0]	SSTL-12	PIN_CT1
DDR4C_BG1	Bank Group Select [1]	SSTL-12	PIN_DB15
DDR4C_CK0	Clock p	DIFFERENTIAL 1.2V SSTL	PIN_DB11
DDR4C_CK_n0	Clock n	DIFFERENTIAL 1.2V SSTL	PIN_CY11
DDR4C_CK1	Clock p	SSTL-12	PIN_CV3
DDR4C_CK_n1	Clock n	SSTL-12	PIN_CT3
DDR4C_CKE0	Clock Enable pin	SSTL-12	PIN_DC12
DDR4C_CKE1	Clock Enable pin	SSTL-12	PIN_DA12
DDR4C_ODT0	On Die Termination	SSTL-12	PIN_DB13
DDR4C_ODT1	On Die Termination	SSTL-12	PIN_CY13
DDR4C_CS_n0	Chip Select	SSTL-12	PIN_DC14
DDR4C_CS_n1	Chip Select	SSTL-12	PIN_DC10
DDR4C_PAR	Command and Address Parity Input	SSTL-12	PIN_DA10
DDR4C_ALERT_n	Register ALERT_n output	1.2 V	PIN_DA4
DDR4C_ACT_n	Activation Command Input	SSTL-12	PIN_DA14
DDR4C_RESET_n	Chip Reset	1.2 V	PIN_CY15
DDR4C_EVENT_n	Chip Temperature Event	1.2 V	PIN_CR20
DDR4C_SDA	Chip I2C Serial	1.2 V	PIN_CU20



www.terasic.com August 16, 2023

	Data Bus		
DDR4C_SCL	Chip I2C Serial Clock	1.2 V	PIN_CT21
DDR4C_REFCLK_p	DDR4 A port Reference Clock p	True Differential Signaling	PIN_DC8
DDR4C_REFCLK_n	DDR4 A port Reference Clock n	True Differential Signaling	PIN_DA8
DDR4C_RZQ	Calibrated pins for OCT block	1.2 V	PIN_DB7

Table 2-15 DDR4-D Bank Pin Assignments, Schematic Signal Names, andFunctions

T unctions			
Schematic Signal Name	Description	I/O Standard	Agilex Pin Number
DDR4D_DQ0	Data [0]	1.2V POD	PIN_CF57
DDR4D_DQ1	Data [1]	1.2V POD	PIN_CG56
DDR4D_DQ2	Data [2]	1.2V POD	PIN_CG52
DDR4D_DQ3	Data [3]	1.2V POD	PIN_CH53
DDR4D_DQ4	Data [4]	1.2V POD	PIN_CF53
DDR4D_DQ5	Data [5]	1.2V POD	PIN_CE56
DDR4D_DQ6	Data [6]	1.2V POD	PIN_CE52
DDR4D_DQ7	Data [7]	1.2V POD	PIN_CH57
DDR4D_DQ8	Data [8]	1.2V POD	PIN_CM57
DDR4D_DQ9	Data [9]	1.2V POD	PIN_CN56
DDR4D_DQ10	Data [10]	1.2V POD	PIN_CM53
DDR4D_DQ11	Data [11]	1.2V POD	PIN_CL52
DDR4D_DQ12	Data [12]	1.2V POD	PIN_CK57
DDR4D_DQ13	Data [13]	1.2V POD	PIN_CL56
DDR4D_DQ14	Data [14]	1.2V POD	PIN_CN52
DDR4D_DQ15	Data [15]	1.2V POD	PIN_CK53
DDR4D_DQ16	Data [16]	1.2V POD	PIN_CH45
DDR4D_DQ17	Data [17]	1.2V POD	PIN_CE50
DDR4D_DQ18	Data [18]	1.2V POD	PIN_CF49
DDR4D_DQ19	Data [19]	1.2V POD	PIN_CH49
DDR4D_DQ20	Data [20]	1.2V POD	PIN_CF45



DDR4D_DQ21 Data [21] 1.2V POD PIN_CG46 DDR4D_DQ22 Data [22] 1.2V POD PIN_CE46 DDR4D_DQ23 Data [23] 1.2V POD PIN_CG50 DDR4D_DQ24 Data [24] 1.2V POD PIN_CG50 DDR4D_DQ25 Data [25] 1.2V POD PIN_CY49 DDR4D_DQ26 Data [26] 1.2V POD PIN_CY45 DDR4D_DQ27 Data [27] 1.2V POD PIN_CY45 DDR4D_DQ28 Data [28] 1.2V POD PIN_CY45 DDR4D_DQ30 Data [30] 1.2V POD PIN_DA46 DDR4D_DQ31 Data [31] 1.2V POD PIN_DA46 DDR4D_DQ32 Data [32] 1.2V POD PIN_DA46 DDR4D_DQ33 Data [31] 1.2V POD PIN_DA42 DDR4D_DQ34 Data [32] 1.2V POD PIN_DC38 DDR4D_DQ35 Data [35] 1.2V POD PIN_DA33 DDR4D_DQ36 Data [36] 1.2V POD PIN_DC42 DDR4D_DQ33 Data [37] 1.2V POD PIN_CK43 DDR4D_D				
DDRAD_DQ23 Data [23] 1.2V POD PIN_CG50 DDRAD_DQ24 Data [24] 1.2V POD PIN_CG50 DDRAD_DQ25 Data [25] 1.2V POD PIN_CY49 DDRAD_DQ26 Data [26] 1.2V POD PIN_CY49 DDRAD_DQ27 Data [27] 1.2V POD PIN_CY45 DDRAD_DQ28 Data [28] 1.2V POD PIN_DC50 DDR4D_DQ29 Data [29] 1.2V POD PIN_DB49 DDR4D_DQ30 Data [30] 1.2V POD PIN_DA46 DDR4D_DQ31 Data [31] 1.2V POD PIN_DA45 DDR4D_DQ32 Data [32] 1.2V POD PIN_DA42 DDR4D_DQ33 Data [33] 1.2V POD PIN_DC38 DDR4D_DQ34 Data [34] 1.2V POD PIN_DC38 DDR4D_DQ35 Data [35] 1.2V POD PIN_DA38 DDR4D_DQ36 Data [36] 1.2V POD PIN_DC42 DDR4D_DQ39 Data [37] 1.2V POD PIN_CK43 DDR4D_DQ39 Data [40] 1.2V POD PIN_CK45 DDR4D_D	DDR4D_DQ21	Data [21]	1.2V POD	PIN_CG46
DDR4D_DQ24 Data [24] 1.2V POD PIN_DA50 DDR4D_DQ25 Data [25] 1.2V POD PIN_CY49 DDR4D_DQ26 Data [26] 1.2V POD PIN_CY49 DDR4D_DQ27 Data [27] 1.2V POD PIN_CY45 DDR4D_DQ28 Data [28] 1.2V POD PIN_CS0 DDR4D_DQ29 Data [29] 1.2V POD PIN_DA46 DDR4D_DQ30 Data [30] 1.2V POD PIN_DA46 DDR4D_DQ31 Data [31] 1.2V POD PIN_DA46 DDR4D_DQ32 Data [32] 1.2V POD PIN_DA45 DDR4D_DQ33 Data [33] 1.2V POD PIN_DA42 DDR4D_DQ34 Data [34] 1.2V POD PIN_DA38 DDR4D_DQ35 Data [35] 1.2V POD PIN_DA38 DDR4D_DQ36 Data [36] 1.2V POD PIN_DC42 DDR4D_DQ37 Data [37] 1.2V POD PIN_CK42 DDR4D_DQ38 Data [38] 1.2V POD PIN_CK45 DDR4D_DQ40 Data [40] 1.2V POD PIN_CK45 DDR4D_DQ	DDR4D_DQ22	Data [22]	1.2V POD	PIN_CE46
DRAD_DQ25 Data [25] 1.2V POD PIN_CY49 DDR4D_DQ26 Data [26] 1.2V POD PIN_DC46 DDR4D_DQ27 Data [27] 1.2V POD PIN_CY45 DDR4D_DQ28 Data [28] 1.2V POD PIN_CS0 DDR4D_DQ29 Data [29] 1.2V POD PIN_DC50 DDR4D_DQ29 Data [30] 1.2V POD PIN_DA46 DDR4D_DQ30 Data [31] 1.2V POD PIN_DA46 DDR4D_DQ32 Data [31] 1.2V POD PIN_DA46 DDR4D_DQ32 Data [32] 1.2V POD PIN_DA46 DDR4D_DQ33 Data [31] 1.2V POD PIN_DA46 DDR4D_DQ33 Data [32] 1.2V POD PIN_CY43 DDR4D_DQ34 Data [31] 1.2V POD PIN_DA46 DDR4D_DQ35 Data [33] 1.2V POD PIN_DC38 DDR4D_DQ36 Data [36] 1.2V POD PIN_DC42 DDR4D_DQ37 Data [37] 1.2V POD PIN_CY39 DDR4D_DQ38 Data [38] 1.2V POD PIN_CM45 DDR4D_DQ4	DDR4D_DQ23	Data [23]	1.2V POD	PIN_CG50
DDR4D_DQ26 Data [26] 1.2V POD PIN_DC46 DDR4D_DQ27 Data [27] 1.2V POD PIN_CY45 DDR4D_DQ28 Data [28] 1.2V POD PIN_DC50 DDR4D_DQ29 Data [29] 1.2V POD PIN_D849 DDR4D_DQ30 Data [30] 1.2V POD PIN_D845 DDR4D_DQ31 Data [31] 1.2V POD PIN_CY43 DDR4D_DQ32 Data [32] 1.2V POD PIN_CY43 DDR4D_DQ33 Data [33] 1.2V POD PIN_CY43 DDR4D_DQ33 Data [33] 1.2V POD PIN_CY43 DDR4D_DQ33 Data [33] 1.2V POD PIN_CY43 DDR4D_DQ34 Data [35] 1.2V POD PIN_DC38 DDR4D_DQ35 Data [36] 1.2V POD PIN_DC42 DDR4D_DQ36 Data [37] 1.2V POD PIN_DC42 DDR4D_DQ38 Data [38] 1.2V POD PIN_CY39 DDR4D_DQ40 Data [40] 1.2V POD PIN_CM45 DDR4D_DQ41 Data [41] 1.2V POD PIN_CK46 DDR4D_D	DDR4D_DQ24	Data [24]	1.2V POD	PIN_DA50
DR4D_DQ27 Data [27] 1.2V POD PIN_CY45 DDR4D_DQ28 Data [28] 1.2V POD PIN_DC50 DDR4D_DQ29 Data [29] 1.2V POD PIN_DB49 DDR4D_DQ30 Data [30] 1.2V POD PIN_DB49 DDR4D_DQ31 Data [31] 1.2V POD PIN_DB45 DDR4D_DQ32 Data [32] 1.2V POD PIN_CY43 DDR4D_DQ33 Data [33] 1.2V POD PIN_DA42 DDR4D_DQ34 Data [33] 1.2V POD PIN_CY43 DDR4D_DQ35 Data [34] 1.2V POD PIN_DA42 DDR4D_DQ36 Data [35] 1.2V POD PIN_DC38 DDR4D_DQ37 Data [36] 1.2V POD PIN_DC42 DDR4D_DQ38 Data [37] 1.2V POD PIN_CY39 DDR4D_DQ39 Data [39] 1.2V POD PIN_CY39 DDR4D_DQ40 Data [40] 1.2V POD PIN_CM45 DDR4D_DQ41 Data [41] 1.2V POD PIN_CK45 DDR4D_DQ43 Data [42] 1.2V POD PIN_CK45 DDR4D_DQ	DDR4D_DQ25	Data [25]	1.2V POD	PIN_CY49
DR4D_DQ28 Data [28] 1.2V POD PIN_DC50 DDR4D_DQ29 Data [29] 1.2V POD PIN_DB49 DDR4D_DQ30 Data [30] 1.2V POD PIN_DA46 DDR4D_DQ31 Data [31] 1.2V POD PIN_DA46 DDR4D_DQ32 Data [32] 1.2V POD PIN_DA45 DDR4D_DQ33 Data [33] 1.2V POD PIN_DA42 DDR4D_DQ34 Data [34] 1.2V POD PIN_DA42 DDR4D_DQ35 Data [35] 1.2V POD PIN_DA38 DDR4D_DQ36 Data [36] 1.2V POD PIN_DA38 DDR4D_DQ37 Data [37] 1.2V POD PIN_DC42 DDR4D_DQ38 Data [39] 1.2V POD PIN_CY39 DDR4D_DQ39 Data [40] 1.2V POD PIN_CM45 DDR4D_DQ40 Data [41] 1.2V POD PIN_CM45 DDR4D_DQ41 Data [41] 1.2V POD PIN_CM45 DDR4D_DQ44 Data [42] 1.2V POD PIN_CK49 DDR4D_DQ44 Data [43] 1.2V POD PIN_CK45 DDR4D_DQ	DDR4D_DQ26	Data [26]	1.2V POD	PIN_DC46
DR4D_DQ29 Data [29] 1.2V POD PIN_DB49 DDR4D_DQ30 Data [30] 1.2V POD PIN_DB45 DDR4D_DQ31 Data [31] 1.2V POD PIN_DB45 DDR4D_DQ32 Data [32] 1.2V POD PIN_DB45 DDR4D_DQ33 Data [32] 1.2V POD PIN_CY43 DDR4D_DQ33 Data [33] 1.2V POD PIN_DA42 DDR4D_DQ34 Data [35] 1.2V POD PIN_DC38 DDR4D_DQ35 Data [36] 1.2V POD PIN_DA38 DDR4D_DQ36 Data [37] 1.2V POD PIN_DA38 DDR4D_DQ37 Data [37] 1.2V POD PIN_DC42 DDR4D_DQ38 Data [39] 1.2V POD PIN_CY39 DDR4D_DQ40 Data [40] 1.2V POD PIN_CY39 DDR4D_DQ41 Data [41] 1.2V POD PIN_CM45 DDR4D_DQ42 Data [41] 1.2V POD PIN_CK46 DDR4D_DQ44 Data [41] 1.2V POD PIN_CK45 DDR4D_DQ44 Data [41] 1.2V POD PIN_CK45 DDR4D_DQ	DDR4D_DQ27	Data [27]	1.2V POD	PIN_CY45
DR4D_DQ30 Data [30] 1.2V POD PIN_DA46 DDR4D_DQ31 Data [31] 1.2V POD PIN_DB45 DDR4D_DQ32 Data [32] 1.2V POD PIN_CY43 DDR4D_DQ33 Data [33] 1.2V POD PIN_CY43 DDR4D_DQ34 Data [33] 1.2V POD PIN_CY43 DDR4D_DQ35 Data [35] 1.2V POD PIN_DA42 DDR4D_DQ35 Data [36] 1.2V POD PIN_DA38 DDR4D_DQ36 Data [37] 1.2V POD PIN_DA38 DDR4D_DQ37 Data [37] 1.2V POD PIN_DC42 DDR4D_DQ38 Data [37] 1.2V POD PIN_CY39 DDR4D_DQ39 Data [40] 1.2V POD PIN_CY39 DDR4D_DQ40 Data [40] 1.2V POD PIN_CM45 DDR4D_DQ41 Data [41] 1.2V POD PIN_CM45 DDR4D_DQ42 Data [42] 1.2V POD PIN_CK49 DDR4D_DQ44 Data [41] 1.2V POD PIN_CK45 DDR4D_DQ45 Data [45] 1.2V POD PIN_CK45 DDR4D_DQ	DDR4D_DQ28	Data [28]	1.2V POD	PIN_DC50
DDR4D_DQ31 Data [31] 1.2V POD PIN_DB45 DDR4D_DQ32 Data [32] 1.2V POD PIN_CY43 DDR4D_DQ33 Data [33] 1.2V POD PIN_DA42 DDR4D_DQ34 Data [34] 1.2V POD PIN_DA42 DDR4D_DQ35 Data [35] 1.2V POD PIN_DC38 DDR4D_DQ36 Data [36] 1.2V POD PIN_DA38 DDR4D_DQ37 Data [37] 1.2V POD PIN_DC42 DDR4D_DQ38 Data [37] 1.2V POD PIN_DC42 DDR4D_DQ37 Data [37] 1.2V POD PIN_DC42 DDR4D_DQ38 Data [38] 1.2V POD PIN_CY39 DDR4D_DQ39 Data [39] 1.2V POD PIN_CM45 DDR4D_DQ40 Data [40] 1.2V POD PIN_CM45 DDR4D_DQ41 Data [41] 1.2V POD PIN_CK45 DDR4D_DQ43 Data [42] 1.2V POD PIN_CK45 DDR4D_DQ44 Data [45] 1.2V POD PIN_CK45 DDR4D_DQ45 Data [46] 1.2V POD PIN_CK45 DDR4D_D	DDR4D_DQ29	Data [29]	1.2V POD	PIN_DB49
DDR4D_DQ32 Data [32] 1.2V POD PIN_CY43 DDR4D_DQ33 Data [33] 1.2V POD PIN_DA42 DDR4D_DQ34 Data [34] 1.2V POD PIN_DC38 DDR4D_DQ35 Data [35] 1.2V POD PIN_DC38 DDR4D_DQ36 Data [36] 1.2V POD PIN_DA38 DDR4D_DQ36 Data [36] 1.2V POD PIN_DC42 DDR4D_DQ37 Data [37] 1.2V POD PIN_DC42 DDR4D_DQ38 Data [38] 1.2V POD PIN_CY39 DDR4D_DQ39 Data [39] 1.2V POD PIN_CY39 DDR4D_DQ40 Data [40] 1.2V POD PIN_CM45 DDR4D_DQ41 Data [41] 1.2V POD PIN_CK45 DDR4D_DQ42 Data [42] 1.2V POD PIN_CK45 DDR4D_DQ44 Data [44] 1.2V POD PIN_CK45 DDR4D_DQ46 Data [45] 1.2V POD PIN_CK45 DDR4D_DQ45 Data [45] 1.2V POD PIN_CK45 DDR4D_DQ46 Data [46] 1.2V POD PIN_CK45 DDR4D_D	DDR4D_DQ30	Data [30]	1.2V POD	PIN_DA46
DR4D_DQ33Data [33]1.2V PODPIN_DA42DDR4D_DQ34Data [34]1.2V PODPIN_DC38DDR4D_DQ35Data [35]1.2V PODPIN_DA38DDR4D_DQ36Data [36]1.2V PODPIN_DB43DDR4D_DQ37Data [37]1.2V PODPIN_DC42DDR4D_DQ38Data [38]1.2V PODPIN_CY39DDR4D_DQ39Data [39]1.2V PODPIN_CY39DDR4D_DQ40Data [40]1.2V PODPIN_CM45DDR4D_DQ41Data [41]1.2V PODPIN_CN50DDR4D_DQ42Data [42]1.2V PODPIN_CK49DDR4D_DQ43Data [43]1.2V PODPIN_CK49DDR4D_DQ44Data [43]1.2V PODPIN_CK49DDR4D_DQ45Data [43]1.2V PODPIN_CK45DDR4D_DQ44Data [44]1.2V PODPIN_CK45DDR4D_DQ45Data [45]1.2V PODPIN_CK45DDR4D_DQ46Data [46]1.2V PODPIN_CK45DDR4D_DQ47Data [46]1.2V PODPIN_CN46DDR4D_DQ48Data [46]1.2V PODPIN_CN46DDR4D_DQ49Data [46]1.2V PODPIN_CX31DDR4D_DQ50Data [50]1.2V PODPIN_CY31DDR4D_DQ52Data [51]1.2V PODPIN_CX35DDR4D_DQ53Data [53]1.2V PODPIN_DC36DDR4D_DQ54Data [54]1.2V PODPIN_DC36DDR4D_DQ54Data [54]1.2V PODPIN_DC36	DDR4D_DQ31	Data [31]	1.2V POD	PIN_DB45
DDR4D_DQ34 Data [34] 1.2V POD PIN_DC38 DDR4D_DQ35 Data [35] 1.2V POD PIN_DA38 DDR4D_DQ36 Data [36] 1.2V POD PIN_DB43 DDR4D_DQ37 Data [37] 1.2V POD PIN_DC42 DDR4D_DQ38 Data [38] 1.2V POD PIN_CY39 DDR4D_DQ39 Data [39] 1.2V POD PIN_CM45 DDR4D_DQ40 Data [40] 1.2V POD PIN_CM45 DDR4D_DQ40 Data [41] 1.2V POD PIN_CM45 DDR4D_DQ41 Data [41] 1.2V POD PIN_CK45 DDR4D_DQ42 Data [42] 1.2V POD PIN_CK46 DDR4D_DQ43 Data [43] 1.2V POD PIN_CK45 DDR4D_DQ44 Data [44] 1.2V POD PIN_CK45 DDR4D_DQ45 Data [45] 1.2V POD PIN_CK45 DDR4D_DQ46 Data [46] 1.2V POD PIN_CK45 DDR4D_DQ46 Data [46] 1.2V POD PIN_CK45 DDR4D_DQ47 Data [47] 1.2V POD PIN_CK45 DDR4D_D	DDR4D_DQ32	Data [32]	1.2V POD	PIN_CY43
DDR4D_DQ35Data [35]1.2V PODPIN_DA38DDR4D_DQ36Data [36]1.2V PODPIN_DB43DDR4D_DQ37Data [37]1.2V PODPIN_DC42DDR4D_DQ38Data [38]1.2V PODPIN_CY39DDR4D_DQ39Data [39]1.2V PODPIN_CM45DDR4D_DQ40Data [40]1.2V PODPIN_CM45DDR4D_DQ41Data [41]1.2V PODPIN_CN50DDR4D_DQ42Data [42]1.2V PODPIN_CK49DDR4D_DQ43Data [43]1.2V PODPIN_CK49DDR4D_DQ44Data [44]1.2V PODPIN_CK45DDR4D_DQ45Data [45]1.2V PODPIN_CK45DDR4D_DQ46Data [46]1.2V PODPIN_CK45DDR4D_DQ47Data [46]1.2V PODPIN_CK45DDR4D_DQ48Data [46]1.2V PODPIN_CK45DDR4D_DQ49Data [46]1.2V PODPIN_CK45DDR4D_DQ46Data [46]1.2V PODPIN_CK45DDR4D_DQ47Data [47]1.2V PODPIN_CK45DDR4D_DQ48Data [48]1.2V PODPIN_CX36DDR4D_DQ50Data [49]1.2V PODPIN_DC32DDR4D_DQ51Data [50]1.2V PODPIN_DS31DDR4D_DQ52Data [52]1.2V PODPIN_C36DDR4D_DQ53Data [53]1.2V PODPIN_DC36DDR4D_DQ54Data [54]1.2V PODPIN_DC36DDR4D_DQ54Data [54]1.2V PODPIN_DC36	DDR4D_DQ33	Data [33]	1.2V POD	PIN_DA42
DDR4D_DQ36 Data [36] 1.2V POD PIN_DB43 DDR4D_DQ37 Data [37] 1.2V POD PIN_DC42 DDR4D_DQ38 Data [38] 1.2V POD PIN_CY39 DDR4D_DQ39 Data [39] 1.2V POD PIN_CY39 DDR4D_DQ40 Data [40] 1.2V POD PIN_CM45 DDR4D_DQ40 Data [41] 1.2V POD PIN_CM45 DDR4D_DQ41 Data [41] 1.2V POD PIN_CM45 DDR4D_DQ42 Data [42] 1.2V POD PIN_CM45 DDR4D_DQ42 Data [42] 1.2V POD PIN_CK49 DDR4D_DQ43 Data [43] 1.2V POD PIN_CK49 DDR4D_DQ44 Data [44] 1.2V POD PIN_CK45 DDR4D_DQ45 Data [45] 1.2V POD PIN_CK45 DDR4D_DQ44 Data [45] 1.2V POD PIN_CK45 DDR4D_DQ45 Data [45] 1.2V POD PIN_CK45 DDR4D_DQ44 Data [45] 1.2V POD PIN_CK45 DDR4D_DQ47 Data [45] 1.2V POD PIN_CX36 DDR4D_D	DDR4D_DQ34	Data [34]	1.2V POD	PIN_DC38
DDR4D_DQ37 Data [37] 1.2V POD PIN_DC42 DDR4D_DQ38 Data [38] 1.2V POD PIN_CY39 DDR4D_DQ39 Data [39] 1.2V POD PIN_CY39 DDR4D_DQ40 Data [40] 1.2V POD PIN_CM45 DDR4D_DQ41 Data [41] 1.2V POD PIN_CM45 DDR4D_DQ42 Data [42] 1.2V POD PIN_CK49 DDR4D_DQ43 Data [43] 1.2V POD PIN_CK49 DDR4D_DQ44 Data [44] 1.2V POD PIN_CK49 DDR4D_DQ45 Data [45] 1.2V POD PIN_CK49 DDR4D_DQ45 Data [45] 1.2V POD PIN_CK45 DDR4D_DQ45 Data [45] 1.2V POD PIN_CK45 DDR4D_DQ46 Data [46] 1.2V POD PIN_CK45 DDR4D_DQ46 Data [47] 1.2V POD PIN_CM46 DDR4D_DQ47 Data [47] 1.2V POD PIN_CL50 DDR4D_DQ48 Data [49] 1.2V POD PIN_DC32 DDR4D_DQ50 Data [50] 1.2V POD PIN_CY31 DDR4D_D	DDR4D_DQ35	Data [35]	1.2V POD	PIN_DA38
DDR4D_DQ38 Data [38] 1.2V POD PIN_CY39 DDR4D_DQ39 Data [39] 1.2V POD PIN_DB39 DDR4D_DQ40 Data [40] 1.2V POD PIN_CM45 DDR4D_DQ41 Data [41] 1.2V POD PIN_CM45 DDR4D_DQ42 Data [42] 1.2V POD PIN_CM45 DDR4D_DQ42 Data [42] 1.2V POD PIN_CK49 DDR4D_DQ43 Data [43] 1.2V POD PIN_CK49 DDR4D_DQ44 Data [44] 1.2V POD PIN_CK49 DDR4D_DQ45 Data [45] 1.2V POD PIN_CK45 DDR4D_DQ45 Data [45] 1.2V POD PIN_CK45 DDR4D_DQ46 Data [45] 1.2V POD PIN_CK45 DDR4D_DQ46 Data [45] 1.2V POD PIN_CM46 DDR4D_DQ47 Data [46] 1.2V POD PIN_CN46 DDR4D_DQ48 Data [47] 1.2V POD PIN_DC32 DDR4D_DQ49 Data [49] 1.2V POD PIN_CY31 DDR4D_DQ50 Data [50] 1.2V POD PIN_DR36 DDR4D_D	DDR4D_DQ36	Data [36]	1.2V POD	PIN_DB43
DDR4D_DQ39Data [39]1.2V PODPIN_DB39DDR4D_DQ40Data [40]1.2V PODPIN_CM45DDR4D_DQ41Data [41]1.2V PODPIN_CN50DDR4D_DQ42Data [42]1.2V PODPIN_CL46DDR4D_DQ43Data [42]1.2V PODPIN_CK49DDR4D_DQ44Data [43]1.2V PODPIN_CK45DDR4D_DQ45Data [44]1.2V PODPIN_CK45DDR4D_DQ46Data [45]1.2V PODPIN_CM49DDR4D_DQ46Data [46]1.2V PODPIN_CN46DDR4D_DQ47Data [47]1.2V PODPIN_CN46DDR4D_DQ48Data [48]1.2V PODPIN_CL50DDR4D_DQ49Data [49]1.2V PODPIN_DC32DDR4D_DQ50Data [50]1.2V PODPIN_DC32DDR4D_DQ51Data [51]1.2V PODPIN_CY31DDR4D_DQ52Data [52]1.2V PODPIN_DB31DDR4D_DQ53Data [53]1.2V PODPIN_CY35DDR4D_DQ54Data [54]1.2V PODPIN_DC36DDR4D_DQ54Data [54]1.2V PODPIN_DB35	DDR4D_DQ37	Data [37]	1.2V POD	PIN_DC42
DDR4D_DQ40 Data [40] 1.2V POD PIN_CM45 DDR4D_DQ41 Data [41] 1.2V POD PIN_CN50 DDR4D_DQ42 Data [42] 1.2V POD PIN_CN50 DDR4D_DQ42 Data [42] 1.2V POD PIN_CK46 DDR4D_DQ43 Data [43] 1.2V POD PIN_CK49 DDR4D_DQ44 Data [44] 1.2V POD PIN_CK45 DDR4D_DQ45 Data [45] 1.2V POD PIN_CK45 DDR4D_DQ46 Data [45] 1.2V POD PIN_CK45 DDR4D_DQ46 Data [46] 1.2V POD PIN_CM49 DDR4D_DQ46 Data [46] 1.2V POD PIN_CM46 DDR4D_DQ47 Data [46] 1.2V POD PIN_CN46 DDR4D_DQ48 Data [47] 1.2V POD PIN_CN36 DDR4D_DQ49 Data [48] 1.2V POD PIN_DC32 DDR4D_DQ50 Data [50] 1.2V POD PIN_DC32 DDR4D_DQ51 Data [51] 1.2V POD PIN_DS31 DDR4D_DQ52 Data [52] 1.2V POD PIN_C36 DDR4D_DQ	DDR4D_DQ38	Data [38]	1.2V POD	PIN_CY39
DDR4D_DQ41 Data [41] 1.2V POD PIN_CN50 DDR4D_DQ42 Data [42] 1.2V POD PIN_CL46 DDR4D_DQ43 Data [43] 1.2V POD PIN_CK49 DDR4D_DQ44 Data [44] 1.2V POD PIN_CK49 DDR4D_DQ44 Data [44] 1.2V POD PIN_CK45 DDR4D_DQ45 Data [45] 1.2V POD PIN_CK45 DDR4D_DQ46 Data [46] 1.2V POD PIN_CM49 DDR4D_DQ46 Data [46] 1.2V POD PIN_CN46 DDR4D_DQ47 Data [47] 1.2V POD PIN_CL50 DDR4D_DQ48 Data [48] 1.2V POD PIN_DC32 DDR4D_DQ50 Data [50] 1.2V POD PIN_CY31 DDR4D_DQ51 Data [51] 1.2V POD PIN_CY35 DDR4D_DQ53 Data [53] 1.2V POD PIN_C36 DDR4D_DQ	DDR4D_DQ39	Data [39]	1.2V POD	PIN_DB39
DDR4D_DQ42Data [42]1.2V PODPIN_CL46DDR4D_DQ43Data [43]1.2V PODPIN_CK49DDR4D_DQ44Data [44]1.2V PODPIN_CK45DDR4D_DQ45Data [45]1.2V PODPIN_CM49DDR4D_DQ46Data [46]1.2V PODPIN_CN46DDR4D_DQ47Data [47]1.2V PODPIN_CL50DDR4D_DQ48Data [48]1.2V PODPIN_DA36DDR4D_DQ49Data [49]1.2V PODPIN_DC32DDR4D_DQ50Data [50]1.2V PODPIN_CY31DDR4D_DQ51Data [51]1.2V PODPIN_CY35DDR4D_DQ53Data [53]1.2V PODPIN_CY35DDR4D_DQ54Data [54]1.2V PODPIN_CY35	DDR4D_DQ40	Data [40]	1.2V POD	PIN_CM45
DDR4D_DQ43 Data [43] 1.2V POD PIN_CK49 DDR4D_DQ44 Data [44] 1.2V POD PIN_CK45 DDR4D_DQ45 Data [45] 1.2V POD PIN_CK45 DDR4D_DQ45 Data [45] 1.2V POD PIN_CK45 DDR4D_DQ46 Data [46] 1.2V POD PIN_CM49 DDR4D_DQ46 Data [46] 1.2V POD PIN_CN46 DDR4D_DQ47 Data [47] 1.2V POD PIN_CL50 DDR4D_DQ48 Data [47] 1.2V POD PIN_DA36 DDR4D_DQ49 Data [49] 1.2V POD PIN_DC32 DDR4D_DQ50 Data [50] 1.2V POD PIN_CY31 DDR4D_DQ51 Data [51] 1.2V POD PIN_DB31 DDR4D_DQ52 Data [52] 1.2V POD PIN_CY35 DDR4D_DQ53 Data [53] 1.2V POD PIN_C36 DDR4D_DQ54 Data [54] 1.2V POD PIN_DB35	DDR4D_DQ41	Data [41]	1.2V POD	PIN_CN50
DDR4D_DQ44Data [44]1.2V PODPIN_CK45DDR4D_DQ45Data [45]1.2V PODPIN_CM49DDR4D_DQ46Data [46]1.2V PODPIN_CN46DDR4D_DQ47Data [47]1.2V PODPIN_CL50DDR4D_DQ48Data [48]1.2V PODPIN_DA36DDR4D_DQ49Data [49]1.2V PODPIN_DC32DDR4D_DQ50Data [50]1.2V PODPIN_CY31DDR4D_DQ51Data [51]1.2V PODPIN_CY31DDR4D_DQ52Data [52]1.2V PODPIN_CY35DDR4D_DQ53Data [53]1.2V PODPIN_CY35DDR4D_DQ54Data [54]1.2V PODPIN_DC36DDR4D_DQ54Data [54]1.2V PODPIN_DB35	DDR4D_DQ42	Data [42]	1.2V POD	PIN_CL46
DDR4D_DQ45 Data [45] 1.2V POD PIN_CM49 DDR4D_DQ46 Data [46] 1.2V POD PIN_CN46 DDR4D_DQ47 Data [47] 1.2V POD PIN_CL50 DDR4D_DQ48 Data [47] 1.2V POD PIN_CL50 DDR4D_DQ48 Data [48] 1.2V POD PIN_DA36 DDR4D_DQ49 Data [49] 1.2V POD PIN_DC32 DDR4D_DQ50 Data [50] 1.2V POD PIN_CY31 DDR4D_DQ51 Data [51] 1.2V POD PIN_DB31 DDR4D_DQ52 Data [52] 1.2V POD PIN_CY35 DDR4D_DQ53 Data [53] 1.2V POD PIN_DC36 DDR4D_DQ54 Data [54] 1.2V POD PIN_DC36	DDR4D_DQ43	Data [43]	1.2V POD	PIN_CK49
DDR4D_DQ46Data [46]1.2V PODPIN_CN46DDR4D_DQ47Data [47]1.2V PODPIN_CL50DDR4D_DQ48Data [48]1.2V PODPIN_DA36DDR4D_DQ49Data [49]1.2V PODPIN_DC32DDR4D_DQ50Data [50]1.2V PODPIN_CY31DDR4D_DQ51Data [51]1.2V PODPIN_CY35DDR4D_DQ52Data [52]1.2V PODPIN_CY35DDR4D_DQ53Data [53]1.2V PODPIN_CY35DDR4D_DQ54Data [54]1.2V PODPIN_DB35	DDR4D_DQ44	Data [44]	1.2V POD	PIN_CK45
DDR4D_DQ47Data [47]1.2V PODPIN_CL50DDR4D_DQ48Data [48]1.2V PODPIN_DA36DDR4D_DQ49Data [49]1.2V PODPIN_DC32DDR4D_DQ50Data [50]1.2V PODPIN_CY31DDR4D_DQ51Data [51]1.2V PODPIN_DB31DDR4D_DQ52Data [52]1.2V PODPIN_CY35DDR4D_DQ53Data [53]1.2V PODPIN_CY35DDR4D_DQ54Data [54]1.2V PODPIN_DC36	DDR4D_DQ45	Data [45]	1.2V POD	PIN_CM49
DDR4D_DQ48Data [48]1.2V PODPIN_DA36DDR4D_DQ49Data [49]1.2V PODPIN_DC32DDR4D_DQ50Data [50]1.2V PODPIN_CY31DDR4D_DQ51Data [51]1.2V PODPIN_DB31DDR4D_DQ52Data [52]1.2V PODPIN_CY35DDR4D_DQ53Data [53]1.2V PODPIN_CY35DDR4D_DQ54Data [54]1.2V PODPIN_DC36	DDR4D_DQ46	Data [46]	1.2V POD	PIN_CN46
DDR4D_DQ49 Data [49] 1.2V POD PIN_DC32 DDR4D_DQ50 Data [50] 1.2V POD PIN_CY31 DDR4D_DQ51 Data [51] 1.2V POD PIN_DB31 DDR4D_DQ52 Data [52] 1.2V POD PIN_CY35 DDR4D_DQ53 Data [53] 1.2V POD PIN_CY35 DDR4D_DQ54 Data [54] 1.2V POD PIN_DC36	DDR4D_DQ47	Data [47]	1.2V POD	PIN_CL50
DDR4D_DQ50 Data [50] 1.2V POD PIN_CY31 DDR4D_DQ51 Data [51] 1.2V POD PIN_DB31 DDR4D_DQ52 Data [52] 1.2V POD PIN_CY35 DDR4D_DQ53 Data [53] 1.2V POD PIN_CY35 DDR4D_DQ54 Data [54] 1.2V POD PIN_DC36	DDR4D_DQ48	Data [48]	1.2V POD	PIN_DA36
DDR4D_DQ51 Data [51] 1.2V POD PIN_DB31 DDR4D_DQ52 Data [52] 1.2V POD PIN_CY35 DDR4D_DQ53 Data [53] 1.2V POD PIN_DC36 DDR4D_DQ54 Data [54] 1.2V POD PIN_DC36	DDR4D_DQ49	Data [49]	1.2V POD	PIN_DC32
DDR4D_DQ52 Data [52] 1.2V POD PIN_CY35 DDR4D_DQ53 Data [53] 1.2V POD PIN_DC36 DDR4D_DQ54 Data [54] 1.2V POD PIN_DB35	DDR4D_DQ50	Data [50]	1.2V POD	PIN_CY31
DDR4D_DQ53 Data [53] 1.2V POD PIN_DC36 DDR4D_DQ54 Data [54] 1.2V POD PIN_DB35	DDR4D_DQ51	Data [51]	1.2V POD	PIN_DB31
DDR4D_DQ54 Data [54] 1.2V POD PIN_DB35	DDR4D_DQ52	Data [52]	1.2V POD	PIN_CY35
	DDR4D_DQ53	Data [53]	1.2V POD	PIN_DC36
DDR4D DQ55 Data [55] 1.2V POD PIN DA32	DDR4D_DQ54	Data [54]	1.2V POD	PIN_DB35
	DDR4D_DQ55	Data [55]	1.2V POD	PIN_DA32



DDR4D_DQ56	Data [56]	1.2V POD	PIN_CT31
DDR4D_DQ57	Data [57]	1.2V POD	PIN_CR36
DDR4D_DQ58	Data [58]	1.2V POD	PIN_CV35
DDR4D_DQ59	Data [59]	1.2V POD	PIN_CT35
DDR4D_DQ60	Data [60]	1.2V POD	PIN_CU32
DDR4D_DQ61	Data [61]	1.2V POD	PIN_CV31
DDR4D_DQ62	Data [62]	1.2V POD	PIN_CR32
DDR4D_DQ63	Data [63]	1.2V POD	PIN_CU36
DDR4D_DQ64	Data [64]	1.2V POD	PIN_CV39
DDR4D_DQ65	Data [65]	1.2V POD	PIN_CR42
DDR4D_DQ66	Data [66]	1.2V POD	PIN_CT43
DDR4D_DQ67	Data [67]	1.2V POD	PIN_CV43
DDR4D_DQ68	Data [68]	1.2V POD	PIN_CR38
DDR4D_DQ69	Data [69]	1.2V POD	PIN_CT39
DDR4D_DQ70	Data [70]	1.2V POD	PIN_CU42
DDR4D_DQ71	Data [71]	1.2V POD	PIN_CU38
DDR4D_DQS0	Data Strobe p[0]	DIFFERENTIAL 1.2V POD	PIN_CG54
DDR4D_DQS_n0	Data Strobe n[0]	DIFFERENTIAL 1.2V POD	PIN_CE54
DDR4D_DQS1	Data Strobe p[1]	DIFFERENTIAL 1.2V POD	PIN_CN54
DDR4D_DQS_n1	Data Strobe n[1]	DIFFERENTIAL 1.2V POD	PIN_CL54
DDR4D_DQS2	Data Strobe p[2]	DIFFERENTIAL 1.2V POD	PIN_CH47
DDR4D_DQS_n2	Data Strobe n[2]	DIFFERENTIAL 1.2V POD	PIN_CF47
DDR4D_DQS3	Data Strobe p[3]	DIFFERENTIAL 1.2V POD	PIN_DB47
DDR4D_DQS_n3	Data Strobe n[3]	DIFFERENTIAL 1.2V POD	PIN_CY47
DDR4D_DQS4	Data Strobe p[4]	DIFFERENTIAL 1.2V POD	PIN_DC40
DDR4D_DQS_n4	Data Strobe n[4]	DIFFERENTIAL 1.2V	PIN_DA40



		POD	
DDR4D_DQS5	Data Strobe p[5]	DIFFERENTIAL 1.2V POD	PIN_CM47
DDR4D_DQS_n5	Data Strobe n[5]	DIFFERENTIAL 1.2V POD	PIN_CK47
DDR4D_DQS6	Data Strobe p[6]	DIFFERENTIAL 1.2V POD	PIN_DB33
DDR4D_DQS_n6	Data Strobe n[6]	DIFFERENTIAL 1.2V POD	PIN_CY33
DDR4D_DQS7	Data Strobe p[7]	DIFFERENTIAL 1.2V POD	PIN_CV33
DDR4D_DQS_n7	Data Strobe n[7]	DIFFERENTIAL 1.2V POD	PIN_CT33
DDR4D_DQS8	Data Strobe p[8]	DIFFERENTIAL 1.2V POD	PIN_CU40
DDR4D_DQS_n8	Data Strobe n[8]	DIFFERENTIAL 1.2V POD	PIN_CR40
DDR4D_DBI_n0	Data Bus Inversion [0]	1.2V POD	PIN_CH55
DDR4D_DBI_n1	Data Bus Inversion [1]	1.2V POD	PIN_CM55
DDR4D_DBI_n2	Data Bus Inversion [2]	1.2V POD	PIN_CG48
DDR4D_DBI_n3	Data Bus Inversion [3]	1.2V POD	PIN_DC48
DDR4D_DBI_n4	Data Bus Inversion [4]	1.2V POD	PIN_DB41
DDR4D_DBI_n5	Data Bus Inversion [5]	1.2V POD	PIN_CN48
DDR4D_DBI_n6	Data Bus Inversion [6]	1.2V POD	PIN_DC34
DDR4D_DBI_n7	Data Bus Inversion [7]	1.2V POD	PIN_CU34
DDR4D_DBI_n8	Data Bus Inversion [8]	1.2V POD	PIN_CV41
DDR4D_A0	Address [0]	SSTL-12	PIN_CH31



DDR4D_A1	Address [1]	SSTL-12	PIN_CF31
DDR4D_A2	Address [2]	SSTL-12	PIN_CG32
DDR4D_A3	Address [3]	SSTL-12	PIN_CE32
DDR4D_A4	Address [4]	SSTL-12	PIN_CH33
DDR4D_A5	Address [5]	SSTL-12	PIN_CF33
DDR4D_A6	Address [6]	SSTL-12	PIN_CG34
DDR4D_A7	Address [7]	SSTL-12	PIN_CE34
DDR4D_A8	Address [8]	SSTL-12	PIN_CH35
DDR4D_A9	Address [9]	SSTL-12	PIN_CF35
DDR4D_A10	Address [10]	SSTL-12	PIN_CG36
DDR4D_A11	Address [11]	SSTL-12	PIN_CE36
DDR4D_A12	Address [12]	SSTL-12	PIN_CK39
DDR4D_A13	Address [13]	SSTL-12	PIN_CN40
DDR4D A14	Address [14]/	SSTL-12	PIN_CL40
	WE_n		
DDR4D_A15	Address [15]/	SSTL-12	PIN_CM41
DDR4D_A13	CAS_n	331L-12	
DDR4D A16	Address [16]/	SSTL-12	PIN_CK41
	RAS_n	0012-12	
DDR4D_BA0	Bank Select [0]	SSTL-12	PIN_CL42
DDR4D_BA1	Bank Select [1]	SSTL-12	PIN_CM43
DDR4D BG0	Bank Group Select	SSTL-12	PIN_CK43
	[0]		
DDR4D_BG1	Bank Group Select	SSTL-12	PIN_CM31
	[1]		
DDR4D_CK0	Clock p	DIFFERENTIAL 1.2V	PIN_CM35
		SSTL	
DDR4D_CK_n0	Clock n	DIFFERENTIAL 1.2V	PIN_CK35
		SSTL	
DDR4D_CK1	Clock p	SSTL-12	PIN_CH43
DDR4D_CK_n1	Clock n		PIN_CF43
DDR4D_CKE0	Clock Enable pin	SSTL-12	PIN_CN34
DDR4D_CKE1	Clock Enable pin	SSTL-12	PIN_CL34
DDR4D ODT0	On Die	SSTL-12	PIN_CM33
_	Termination		



DDR4D_ODT1	On Die Termination	SSTL-12	PIN_CK33
DDR4D_CS_n0	Chip Select	SSTL-12	PIN_CN32
DDR4D_CS_n1	Chip Select	SSTL-12	PIN_CN36
	Command and		
DDR4D_PAR	Address Parity	SSTL-12	PIN_CL36
	Input		
DDR4D ALERT n	Register ALERT_n	1.2 V	PIN CN42
	output	1.2 V	
DDR4D ACT n	Activation	SSTL-12	PIN CL32
	Command Input		
DDR4D_RESET_n	Chip Reset	1.2 V	PIN_CK31
DDR4D EVENT n	Chip Temperature	1.2 V	PIN CY53
	Event	1.2 V	
DDR4D SDA	Chip I2C Serial	1.2 V PIN DB53	PIN DB53
	Data Bus		
DDR4D SCL	Chip I2C Serial	1.2 V	PIN DC54
	Clock		
DDR4D REFCLK p	DDR4 A port	True Differential	PIN CN38
p	Reference Clock p	Signaling	
DDR4D REFCLK n	DDR4 A port	True Differential	PIN CL38
	Reference Clock n	Signaling	
DDR4D RZQ	Calibrated pins for	1.2 V PIN	
	OCT block		

2.7 **QSPF-DD Ports**

The DE10-Agilex board can support two standard QSFP-DD (Quad Small Form Factor Pluggable Double Density) optical modules. The QSFP-DD ports on the DE10-Agilex board will be able to support **8** pairs of **25 Gb/s NRZ** modulation or **4** pairs of **50 Gb/s PAM4** modulation with FPGA's high speed transceivers to achieve 200 Gbps bandwidth. Furthermore, the QSFP-DD modules also can backward compatible with QSFP28 and QSFP+ optical transceivers. **Figure 2-17** shows the connections between the QSFP-DD and Agilex FPGA.






Figure 2-17 Connection between the QSFP28 and Agilex FPGA

Table 2-16, and **Table 2-17** list the QSFP-DD port A and B pin assignments and signalnames relative to the Agilex device.

Table 2-16 QSFP-DD Port A Pin Assignments, Schematic Signal Names, and
Functions

Schematic Signal Name	Description	I/O Standard	Agilex Pin Number
QSFPDDA_TX_p0	Transmitter non-inverted data of channel 0	High Speed Differential I/O	PIN_BF1
QSFPDDA_TX_n0	Transmitter inverted data of channel 0	High Speed Differential I/O	PIN_BE2
QSFPDDA_TX_p1	Transmitter non-inverted data of channel 1	High Speed Differential I/O	PIN_BK1
QSFPDDA_TX_n1	Transmitter inverted data of channel 1	High Speed Differential I/O	PIN_BJ2
QSFPDDA_TX_p2	Transmitter non-inverted data of channel 2	High Speed Differential I/O	PIN_BG4
QSFPDDA_TX_n2	Transmitter inverted data of channel 2	High Speed Differential I/O	PIN_BH5
QSFPDDA_TX_p3	Transmitter non-inverted data of channel 3	High Speed Differential I/O	PIN_BL4
QSFPDDA_TX_n3	Transmitter inverted data of channel 3	High Speed Differential I/O	PIN_BM5
QSFPDDA_TX_p4	Transmitter non-inverted	High Speed	PIN_BP1



	data of channel 4	Differential I/O	
QSFPDDA_TX_n4	Transmitter inverted data of channel 4	High Speed Differential I/O	PIN_BN2
QSFPDDA_TX_p5	Transmitter non-inverted data of channel 5	High Speed Differential I/O	PIN_BV1
QSFPDDA_TX_n5	Transmitter inverted data of channel 5	High Speed Differential I/O	PIN_BU2
QSFPDDA_TX_p6	Transmitter non-inverted data of channel 6	High Speed Differential I/O	PIN_BR4
QSFPDDA_TX_n6	Transmitter inverted data of channel 6	High Speed Differential I/O	PIN_BT5
QSFPDDA_TX_p7	Transmitter non-inverted data of channel 7	High Speed Differential I/O	PIN_BW4
QSFPDDA_TX_n7	Transmitter inverted data of channel 7	High Speed Differential I/O	PIN_BY5
QSFPDDA_RX_p0	Receiver non-inverted data of channel 0	High Speed Differential I/O	PIN_BF7
QSFPDDA_RX_n0	Receiver inverted data of channel 0	High Speed Differential I/O	PIN_BE8
QSFPDDA_RX_p1	Receiver non-inverted data of channel 1	High Speed Differential I/O	PIN_BK7
QSFPDDA_RX_n1	Receiver inverted data of channel 1	High Speed Differential I/O	PIN_BJ8
QSFPDDA_RX_p2	Receiver non-inverted data of channel 2	High Speed Differential I/O	PIN_BG10
QSFPDDA_RX_n2	Receiver inverted data of channel 2	High Speed Differential I/O	PIN_BH11
QSFPDDA_RX_p3	Receiver non-inverted data of channel 3	High Speed Differential I/O	PIN_BL10
QSFPDDA_RX_n3	Receiver inverted data of channel 3	High Speed Differential I/O	PIN_BM11
QSFPDDA_RX_p4	Receiver non-inverted data of channel 4	High Speed Differential I/O	PIN_BP7
QSFPDDA_RX_n4	Receiver inverted data of channel 4	High Speed Differential I/O	PIN_BN8
QSFPDDA_RX_p5	Receiver non-inverted data	High Speed	PIN_BV7



	of channel 5	Differential I/O	
QSFPDDA RX n5	Receiver inverted data of	High Speed	PIN BU8
	channel 5	Differential I/O	
QSFPDDA_RX_p6	Receiver non-inverted data	High Speed	PIN BR10
	of channel 6	Differential I/O	
QSFPDDA_RX_n6	Receiver inverted data of	High Speed	PIN BT11
	channel 6	Differential I/O	
QSFPDDA_RX_p7	Receiver non-inverted data	0 1	PIN BW10
	of channel 7	Differential I/O	
QSFPDDA RX n7	Receiver inverted data of	High Speed	PIN BY11
	channel 7	Differential I/O	
	QSFP-DD port A		
QSFPDDA_REFCLK_p	transceiver reference clock	LVDS	PIN_AJ12
	р		
QSFPDDA REFCLK n	QSFP-DD port transceiver	LVDS	PIN AH11
	reference clock n		
QSFPDDA_INITMODE	Initialization mode	1.2V	PIN_DB21
QSFPDDA_INTERRUPT_n	Interrupt	1.2V	PIN_CV25
QSFPDDA_MOD_PRS_n	Module Present	1.2V	PIN_CR26
QSFPDDA_MOD_SEL_n	Module Select	1.2V	PIN_DB19
QSFPDDA_RST_n	Module Reset	1.2V	PIN_DA20
QSFPDDA_SCL	2-wire serial interface clock	1.2V	PIN_H21
QSFPDDA_SDA	2-wire serial interface data	1.2V	PIN_H23

Table 2-17 QSFP-DD Port B Pin Assignments, Schematic Signal Names, andFunctions

Schematic Signal Name	Description	I/O Standard	Agilex Pin Number	
QSFPDDB TX p0	Transmitter non-inverted	High Speed	PIN AK1	
	data of channel 0	Differential I/O		
QSFPDDB TX n0	Transmitter inverted data	High Speed	PIN AJ2	
	of channel 0	Differential I/O	1 111_752	
QSFPDDB_TX_p1	Transmitter non-inverted High Speed		PIN_AP1	



	data of channel 1	Differential I/O	
QSFPDDB_TX_n1	Transmitter inverted data of channel 1	High Speed Differential I/O	PIN_AN2
QSFPDDB_TX_p2	Transmitter non-inverted data of channel 2	High Speed Differential I/O	PIN_AL4
QSFPDDB_TX_n2	Transmitter inverted data of channel 2	High Speed Differential I/O	PIN_AM5
QSFPDDB_TX_p3	Transmitter non-inverted data of channel 3	High Speed Differential I/O	PIN_AR4
QSFPDDB_TX_n3	Transmitter inverted data of channel 3	High Speed Differential I/O	PIN_AT5
QSFPDDB_TX_p4	Transmitter non-inverted data of channel 4	High Speed Differential I/O	PIN_AV1
QSFPDDB_TX_n4	Transmitter inverted data of channel 4	High Speed Differential I/O	PIN_AU2
QSFPDDB_TX_p5	Transmitter non-inverted data of channel 5	High Speed Differential I/O	PIN_BB1
QSFPDDB_TX_n5	Transmitter inverted data of channel 5	High Speed Differential I/O	PIN_BA2
QSFPDDB_TX_p6	Transmitter non-inverted data of channel 6	High Speed Differential I/O	PIN_AW4
QSFPDDB_TX_n6	Transmitter inverted data of channel 6	High Speed Differential I/O	PIN_AY5
QSFPDDB_TX_p7	Transmitter non-inverted data of channel 7	High Speed Differential I/O	PIN_BC4
QSFPDDB_TX_n7	Transmitter inverted data of channel 7	High Speed Differential I/O	PIN_BD5
QSFPDDB_RX_p0	Receiver non-inverted data of channel 0	High Speed Differential I/O	PIN_AK7
QSFPDDB_RX_n0	Receiver inverted data of channel 0	High Speed Differential I/O	PIN_AJ8
QSFPDDB_RX_p1	Receiver non-inverted data of channel 1	High Speed Differential I/O	PIN_AP7
QSFPDDB_RX_n1	Receiver inverted data of channel 1	High Speed Differential I/O	PIN_AN8
QSFPDDB_RX_p2	Receiver non-inverted data	High Speed	PIN_AL10



	of channel 2	Differential I/O		
QSFPDDB RX n2	Receiver inverted data of	High Speed	PIN AM11	
	channel 2 Differential I/O			
QSFPDDB RX p3	Receiver non-inverted data	High Speed	PIN AR10	
	of channel 3	Differential I/O		
QSFPDDB RX n3	Receiver inverted data of	High Speed	PIN AT11	
	channel 3	Differential I/O		
QSFPDDB RX p4	Receiver non-inverted data	High Speed	PIN AV7	
	of channel 4	Differential I/O		
QSFPDDB RX n4	Receiver inverted data of	High Speed	PIN AU8	
	channel 4	Differential I/O		
QSFPDDB RX p5	Receiver non-inverted data	High Speed	PIN BB7	
	of channel 5	Differential I/O		
QSFPDDB RX n5	Receiver inverted data of	High Speed		
	channel 5	Differential I/O	PIN_BA8	
QSFPDDB RX p6	Receiver non-inverted data	High Speed		
	of channel 6	Differential I/O	PIN_AW10	
	Receiver inverted data of	High Speed	PIN_AY11	
QSFPDDB_RX_n6	channel 6	Differential I/O		
	Receiver non-inverted data	High Speed		
QSFPDDB_RX_p7	of channel 7	Differential I/O	PIN_BC10	
QSFPDDB RX n7	Receiver inverted data of	High Speed	PIN BD11	
	channel 7	Differential I/O		
	QSFP-DD port A			
QSFPDDB_REFCLK_p	transceiver reference clock	LVDS	PIN_AT13	
	р			
	QSFP-DD port transceiver			
QSFPDDB_REFCLK_n	reference clock n	LVDS	PIN_AP13	
QSFPDDB_INITMODE	Initialization mode	1.2V	PIN_DA18	
QSFPDDB_INTERRUPT_n	Interrupt	1.2V	PIN_DC18	
QSFPDDB_MOD_PRS_n	Module Present	1.2V	PIN_CY19	
QSFPDDB_MOD_SEL_n	Module Select	1.2V	PIN_CR22	
QSFPDDB_RST_n	Module Reset	1.2V	PIN_CU22	
QSFPDDB_SCL	2-wire serial interface clock	1.2V	PIN_CY17	
QSFPDDB SDA	2-wire serial interface data	1.2V	PIN H19	



2.8 PCI Express

The FPGA development board is designed to fit entirely into a PC motherboard with x16 PCI Express slot. Utilizing built-in transceivers on an Agilex device, it is able to provide a fully integrated PCI Express-compliant solution for multi-lane (x1, x4, x8 and x16) applications. With the PCI Express hard IP block incorporated in the Agilex device, it will allow users to implement simple and fast protocol, as well as saving logic resources for logic application. **Figure 2-18** presents the pin connection established between the Agilex FPGA and PCI Express.

The PCI Express interface supports complete PCI Express Gen1 at 2.5Gbps/lane, Gen2 at 5.0Gbps/lane, Gen3 at 8.0Gbps/lane and Gen4 at 16.0Gbps/lane protocol stack solution compliant to PCI Express base specification 4.0 that includes PHY-MAC, Data Link, and transaction layer circuitry embedded in PCI Express hard IP blocks.

Please note that it is a requirement that you connect the PCIe external power connector 8-pin 12V DC power connector in the FPGA to avoid FPGA damage due to insufficient power. The PCIE_REFCLK_p signal is a differential input that is driven from the PC motherboard on this board through the PCIe edge connector. A DIP switch (SW6) is connected to the PCI Express to allow different configurations to enable x1, x4, x8 or x16 PCIe lane.

Table 2-18 summarizes the PCI Express pin assignments of the signal names relativeto the Agilex FPGA.




Figure 2-18 PCI Express pin connection



DE10-Agilex User Manual

Functions				
Schematic Signal Name	Description	I/O Standard	Agilex Pin Number	
PCIE_TX_p0	Add-in card transmit bus	HIGH Speed Differential I/O	PIN_BP55	
PCIE_TX_n0	Add-in card transmit bus	HIGH Speed Differential I/O	PIN_BR56	
PCIE_TX_p1	Add-in card transmit bus	HIGH Speed Differential I/O	PIN_BN52	
PCIE_TX_n1	Add-in card transmit bus	HIGH Speed Differential I/O	PIN_BM53	
PCIE_TX_p2	Add-in card transmit bus	HIGH Speed Differential I/O	PIN_BK55	
PCIE_TX_n2	Add-in card transmit bus	HIGH Speed Differential I/O	PIN_BL56	
PCIE_TX_p3	Add-in card transmit bus	HIGH Speed Differential I/O	PIN_BJ52	
PCIE_TX_n3	Add-in card transmit bus	HIGH Speed Differential I/O	PIN_BH53	
PCIE_TX_p4	Add-in card transmit bus	HIGH Speed Differential I/O	PIN_BF55	
PCIE_TX_n4	Add-in card transmit bus	Add-in card transmit bus HIGH Speed Differential I/O		
PCIE_TX_p5	Add-in card transmit bus	HIGH Speed Differential I/O	PIN_BE52	
PCIE_TX_n5	Add-in card transmit bus	HIGH Speed		
PCIE_TX_p6	Add-in card transmit bus	HIGH Speed Differential I/O	PIN_BB55	
PCIE_TX_n6	Add-in card transmit bus	HIGH Speed Differential I/O	PIN_BC56	
PCIE_TX_p7	Add-in card transmit bus	HIGH Speed Differential I/O	PIN_BA52	
PCIE_TX_n7	Add-in card transmit bus	HIGH Speed	PIN_AY53	
	Add-in card transmit bus			

Table 2-18 PCI Express Pin Assignments, Schematic Signal Names, and Functions



		Differential I/O	
PCIE_TX_p8	Add-in card transmit bus	HIGH Speed Differential I/O	PIN_AV55
PCIE_TX_n8	Add-in card transmit bus	HIGH Speed Differential I/O	PIN_AW56
PCIE_TX_p9	Add-in card transmit bus	HIGH Speed Differential I/O	PIN_AU52
PCIE_TX_n9	Add-in card transmit bus	HIGH Speed Differential I/O	PIN_AT53
PCIE_TX_p10	Add-in card transmit bus	HIGH Speed Differential I/O	PIN_AP55
PCIE_TX_n10	Add-in card transmit bus	HIGH Speed Differential I/O	PIN_AR56
PCIE_TX_p11	Add-in card transmit bus	HIGH Speed Differential I/O	PIN_AN52
PCIE_TX_n11	Add-in card transmit bus	HIGH Speed Differential I/O	PIN_AM53
PCIE_TX_p12	Add-in card transmit bus	HIGH Speed Differential I/O	PIN_AK55
PCIE_TX_n12	Add-in card transmit bus	HIGH Speed Differential I/O	PIN_AL56
PCIE_TX_p13	Add-in card transmit bus	HIGH Speed Differential I/O	PIN_AJ52
PCIE_TX_n13	Add-in card transmit bus	HIGH Speed Differential I/O	PIN_AH53
PCIE_TX_p14	Add-in card transmit bus	HIGH Speed Differential I/O	PIN_AF55
PCIE_TX_n14	Add-in card transmit bus	HIGH Speed Differential I/O	PIN_AG56
PCIE_TX_p15	Add-in card transmit bus	HIGH Speed Differential I/O	PIN_AE52
PCIE_TX_n15	Add-in card transmit bus	HIGH Speed Differential I/O	PIN_AD53
PCIE_RX_p0	Add-in card receive bus	HIGH Speed Differential I/O	PIN_BP61
PCIE_RX_n0	Add-in card receive bus	HIGH Speed	PIN_BR62



		Differential I/O	
PCIE_RX_p1	Add-in card receive bus	HIGH Speed Differential I/O	PIN_BN58
PCIE_RX_n1	Add-in card receive bus	HIGH Speed Differential I/O	PIN_BM59
PCIE_RX_p2	Add-in card receive bus	HIGH Speed Differential I/O	PIN_BK61
PCIE_RX_n2	Add-in card receive bus	HIGH Speed Differential I/O	PIN_BL62
PCIE_RX_p3	Add-in card receive bus	HIGH Speed Differential I/O	PIN_BJ58
PCIE_RX_n3	Add-in card receive bus	HIGH Speed Differential I/O	PIN_BH59
PCIE_RX_p4	Add-in card receive bus	HIGH Speed Differential I/O	PIN_BF61
PCIE_RX_n4	Add-in card receive bus	HIGH Speed Differential I/O	PIN_BG62
PCIE_RX_p5	Add-in card receive bus	HIGH Speed Differential I/O	PIN_BE58
PCIE_RX_n5	Add-in card receive bus	HIGH Speed Differential I/O	PIN_BD59
PCIE_RX_p6	Add-in card receive bus	HIGH Speed Differential I/O	PIN_BB61
PCIE_RX_n6	Add-in card receive bus	HIGH Speed Differential I/O	PIN_BC62
PCIE_RX_p7	Add-in card receive bus	HIGH Speed Differential I/O	PIN_BA58
PCIE_RX_n7	Add-in card receive bus	HIGH Speed Differential I/O	PIN_AY59
PCIE_RX_p8	Add-in card receive bus	HIGH Speed Differential I/O	PIN_AV61
PCIE_RX_n8	Add-in card receive bus	HIGH Speed Differential I/O	PIN_AW62
PCIE_RX_p9	Add-in card receive bus	HIGH Speed Differential I/O	PIN_AU58
PCIE_RX_n9	Add-in card receive bus	HIGH Speed	PIN_AT59



		Differential I/O		
		HIGH Speed		
PCIE_RX_p10	Add-in card receive bus	Differential I/O	PIN_AP61	
PCIE RX n10	Add-in card receive bus	HIGH Speed	PIN AR62	
		Differential I/O		
PCIE_RX_p11	Add-in card receive bus	HIGH Speed	PIN AN58	
		Differential I/O		
PCIE_RX_n11	Add-in card receive bus	HIGH Speed	PIN_AM59	
		Differential I/O		
PCIE_RX_p12	Add-in card receive bus	HIGH Speed Differential I/O	PIN_AK61	
		HIGH Speed		
PCIE_RX_n12	Add-in card receive bus	Differential I/O	PIN_AL62	
		HIGH Speed		
PCIE_RX_p13	Add-in card receive bus	Differential I/O	PIN_AJ58	
		HIGH Speed		
PCIE_RX_n13	Add-in card receive bus	Differential I/O	PIN_AH59	
PCIE_RX_p14	Add-in card receive bus	HIGH Speed Differential I/O	PIN_AF61	
POIL_IVX_P14				
PCIE_RX_n14	Add-in card receive bus	HIGH Speed	PIN AG62	
		Differential I/O		
PCIE_RX_p15	Add-in card receive bus	HIGH Speed	PIN_AE58	
		Differential I/O		
PCIE_RX_n15	Add-in card receive bus	HIGH Speed Differential I/O	PIN_AD59	
PCIE CLKREQ n	Clock request signal	1.2V	PIN F55	
PCIE_CLKREQ_II	Motherboard reference clock	HCSL	PIN_F33 PIN_AJ48	
PCIE_REFCLK_p0	Motherboard reference clock	HCSL	PIN_AJ40 PIN_AH49	
PCIE REFCLK p1	Motherboard reference clock	HCSL	PIN AE48	
PCIE_REFCLK_n1	Motherboard reference clock HCSL		PIN AD49	
PCIE_PERST_n	Reset	1.8V	PIN BU58	
PCIE SMBCLK	SMB clock	1.2V	PIN G50	
PCIE_SMBDAT	SMB data	1.2V	PIN_J52	
 PCIE_WAKE_n	Wake signal	1.2V	 PIN_J50	
PCIE_PRSNT1n	Hot plug detect	-	-	



	Hot plug detect x1 PCIe slot	-	-
PCIE_PRSNT2n_x1	enabled using SW6 dip switch		
PCIE PRSNT2n x4	Hot plug detect x4 PCIe slot	-	-
	enabled using SW6 dip switch		
PCIE PRSNT2n x8	Hot plug detect x8 PCIe slot	-	-
	enabled using SW6 dip switch		
PCIE PRSNT2n x16	Hot plug detect x16 PCIe slot	-	-
	enabled using SW6 dip switch		

2.9 System Status Interface

As shown in **Figure 2-19**, the DE10-Agilex board provides several sensors to monitor the status of the board, such as FPGA temperature, board power monitor, and fan speed status. These interfaces are connected to the System MAX10 FPGA on the board. The board management logic (Dashboard) in the System MAX10 FPGA will monitor those status and perform corresponding control according to the status. For example, when the temperature of the FPGA increases, the system will automatically increase the fan speed to reduce the temperature. When the temperature of the FPGA continues to exceed the working range (such as a fan failure condition), the FPGA power will be cut to protect the board.

The board also provides USB to UART interface to connect with the System MAX10 FPGA, so that users can monitor the status of the board from the host through the UART interface. See chapter 8 for details.

Finally, the board status also can be read on the Agilex FPGA side via the SPI interface connected to the System MAX10 FPGA. Terasic had provided a "board information IP" that allow user can place it in the FPGA to read these board status. Please refer to the **section 5.4** for detailed. **Table 2-19** shows the pin assignments of the SPI interface on the Agilex FPGA.








Figure 2-19 Block diagram of the system status interface

Table 2-19 Pin Assignments, Schematic Signal Names, and Functions for SPI
interface of the board status

Schematic Signal Name	Description	I/O Standard	Agilex Pin Number
INFO_SPI_SCLK	Serial Clock, SPI master output to salve.	1.2V	PIN_CU18
INFO_SPI_MISO	Master input.	1.2V	PIN_CU26
INFO_SPI_MOSI	Master output.	1.2V	PIN_CV17
INFO_SPI_CS_n	Slave Select, Master output.	1.2V	PIN_CR18



Chapter 3

System Builder

his chapter describes how users can create a custom design project for the FPGA board from a software tool named System Builder.

3.1 Introduction

The System Builder is a Windows based software utility. It is designed to help users create a Quartus Prime project for the FPGA board within minutes. The Quartus Prime project files generated include:

- Quartus Prime Project File (.qpf)
- Quartus Prime Setting File (.qsf)
- Top-Level Design File (.v)
- External PLL Controller (.v)
- Synopsis Design Constraints file (.sdc)
- Pin Assignment Document (.htm)

The System Builder not only can generate the files above, but can also provide error-checking rules to handle situation that are prone to errors. The common mistakes that users encounter are the following:

- Board damaged for wrong pin/bank voltage assignment.
- Board malfunction caused by wrong device connections or missing pin counts for connected ends.
- Performance dropped because of improper pin assignments



3.2 General Design Flow

This section will introduce the general design flow to build a project for the FPGA board via the System Builder. The general design flow is illustrated in **Figure 3-1**.

Users should launch System Builder and create a new project according to their design requirements. When users complete the settings, the System Builder will generate two major files which include top-level design file (.v) and the Quartus Prime setting file (.qsf).

The top-level design file contains top-level Verilog wrapper for users to add their own design/logic. The Quartus Prime setting file contains information such as FPGA device type, top-level pin assignment, and I/O standard for each user-defined I/O pin.

Finally, the Quartus Prime programmer must be used to download SOF file to the FPGA board using JTAG interface.




Figure 3-1 the general design flow of building a project



3.3 Using System Builder

This section provides detailed procedures on how the System Builder is used.

Install and Launch the System Builder

The System Builder is located under the directory: **"Tools\SystemBuilder"** in the System CD. Users can copy the entire folder to the host computer without installing the utility. Please execute the **SystemBuilder.exe** on the host computer, as shown in **Figure 3-2**.




Figure 3-2 The System Builder window

Select FPGA

This function is used for if there are more FPGA device supported on the DE10-Agilex board in the feature, users can select FPGA P/N in System Builder as shown in **Figure 3-3**



terasic	System	System Configuration		
ww.terasic.com	FPG	A P/N: AGFB01	4R24B2E2V 💽	
DE10 Agilex FPGA Board		Project Name: AGFB014R24B2E2V AGFB014R24B1E1V		
	Top Fil	e Type: Verilog	Ŧ	
		СК	🖻 Button x 2	
	LEC	×8	🔽 Switch x 2	
	DDF 🔽	R4 A	🔽 DDR4 B	
		R4 C	🔽 DDR4 D	
	PCI	Express	🗷 System Information	
SODIMM RANK Single Rank -	I 🔽 🖉 QSF	PDDA	🔽 QSFPDD B	
	UAF	}T	🔽 2x5 GPIO Header	
QSFPDDA_REFCLK_p 156.25	▼ MHz	Connector		
QSFPDDB_REFCLK_p 156.25	▼ MHz	1		
QSFPDDRSV_REFCLK_p Disable	→ MHz De	fault Setting	Select All	
CLK_from_Si55397A[0] 50 (ref. XA)		bad Setting	Save Setting	
CLK_from_Si55397A[1] 50 (ref. XA)	▼ MHz	Generate	Exit	

Figure 3-3 Select FPGA

Enter Project Name

The project name entered in the circled area as shown in **Figure 3-4**, will be assigned automatically as the name of the top-level design entry.

DE10-Agilex System Builder 2.0.0		×
ter asiC www.teresic.com	System Configuration	4R24B2E2V
DE10 Agilex FPGA Board	Project Name: DE10_A	gilex
	Top File Type: Verilog	•
		☞ Button x 2
	I IEDx8	🔽 Switch x 2
	DDR4 A	🔽 DDR4 B
	B 🔽 DDR4 C	🔽 DDR4 D
	PCI Express	🔽 System Information
SODIMM RANK Single Rank -	R QSFPDD A	🔽 QSFPDD B
	UART	🔽 2x5 GPIO Header
SI5397A QSFPDDA_REFCLK_p 156.25	UFL Connector	
	Default Setting	Select All
QSFPDDRSV_REFCLK_p Disable VHz CLK_from_Si55397A[0] 50 (ref. XA) VHz		Save Setting
CLK_from_Si55397A[1] 50 (ref. XA) VHz		Exit

Figure 3-4 Project Name in the System Builder window



Select Top File Type

The system builder can generate Verilog or VHDL Quartus top file according to the users' requirements. Users can select their desired file type in the Top File Type list-box shown in **Figure 3-5**.




Figure 3-5 Top File Type in the System Builder window

System Configuration

Users are given the flexibility of enabling their choices of components connected to the FPGA under System Configuration, as shown in **Figure 3-6**. Each component of the FPGA board is listed to be enabled or disabled according to users' needs. If a component is enabled, the System Builder will automatically generate the associated pin assignments including its pin name, pin location, pin direction, and I/O standards.

Note: The pin assignments for some components (e.g. DDR4, PCIe and QSFP-DD) require associated controller codes in the Quartus project or it would result in compilation error. Hence please do not select them if they are not needed in the design. To use the DDR4 controller, please refer to the DDR4 SDRAM demonstration in Chapter 6.



DE10-Agilex System Builder 2.0.0				×
terasic. www.terasic.com		System Configuration FPGA P/N: AGFB014R24B2E2V		
DE10 Agilex FPG	A Board		Project Name: DE10_4	Agilex
			Top File Type: Verilog	•
	Hellio E B		CLOCK	₽ Button x 2
			LEDx8	🔽 Switch x 2
			DDR4 A	🔽 DDR4 B
			DDR4 C	🔽 DDR4 D
			PCI Express	I System Information
SODIMM RANK Single Rank			R QSFPDD A	🔽 QSFPDD B
			UART	🔽 2x5 GPIO Header
SI5397A		7	↓ UFL Connector	
QSFPDDA_REFCLK_p	156.25	MHz		
QSFPDDB_REFCLK_p	156.25	MHz	Default Setting	Select All
QSFPDDRSV_REFCLK_p	Disable	MHz		
CLK_from_Si55397A[0]	50 (ref. XA)	мнz	Load Setting	Save Setting
CLK_from_Si55397A[1]	50 (ref. XA)	MHz	Generate	Exit

Figure 3-6 System Configuration Group

SODIMM RANK

The DDR4 SO-DIMM socket on DE10-Agilex can support single or dual rank DDR4 SO-DIMM modules. The FPGA control pins of these two DDR4 SO-DIMM modules have some different, such as clock enable pin or chip select pins (see **Figure 3-7**) So in system builder, users can choose the SO-DIMM type based on the actual DDR4 SO-DIMM module used as shown in **Figure 3-8**.

-

Dual Rank	Single Rank		
//////// Dual-Rank DDR4-2400 SODIMM with ECC, output DDR4A_ACT_n, input DDR4A_ALERT_n, output [16:0] DDR4A_BA, output [1:0] DDR4A_BA, output [1:0] DDR4A_CK, output [1:0] DDR4A_CK, output [1:0] DDR4A_CKE, output [1:0] DDR4A_CKE, output [1:0] DDR4A_CKE, output [1:0] DDR4A_CBI_n, inout [8:0] DDR4A_DQ, inout [8:0] DDR4A_DQ, inout [8:0] DDR4A_DQS_n, inout [8:0] DDR4A_DOS_n, input DDR4A_EVENT_n, output [1:0] DDR4A_CDT, output DDR4A_SCL, output DDR4A_SCL, inout DDR4A_SCL, inout DDR4A_SDA,	<pre>//////// Single-Rank DDR4-2666 SODIMM with EC output DDR4C_ACT_n, output [16:0] DDR4C_ACT_n, output [3:0] DDR4C_ACT_R, input [1:0] DDR4C_ALERI_n, output [1:0] DDR4C_BG, output DDR4C_CK, output DDR4C_CK, output [1:0] DDR4C_CK, output [1:0] DDR4C_CK, output DDR4C_CK, output [1:0] DDR4C_CK, inout [8:0] DDR4C_DBI_n, inout [71:0] DDR4C_DBI_n, inout [8:0] DDR4C_DS_n, inout [8:0] DDR4C_DQS_n, input DDR4C_OT, output DDR4C_OT, output DDR4C_PAR, output DDR4C_SDA,</pre>		



E10-Agilex System Builder 2.0.0			
terasiC	System Configuration		
www, terasic.com	FPGA P/N: AGFB0	FPGA P/N: AGFB014R24B2E2V	
DE10 Agilex FPGA Board	Project Name: DE10_4	Agilex	
	Top File Type: Verilog	•	
	CLOCK	🔽 Button x 2	
	LEDx8	🔽 Switch x 2	
	DDR4 A	🔽 DDR4 B	
	DDR4 C	🔽 DDR4 D	
DDB4 SODIMM	PCI Express	🔽 System Information	
SODIMM RANK Single Rank -	R QSFPDD A	🔽 QSFPDD B	
Single Bank	UART	🔽 2x5 GPIO Header	
SI5397A QSFPDDA_REFCLK_p T56:25	UFL Connector		
QSFPDDB_REFCLK_p 156.25		1	
QSFPDDRSV_REFCLK_p Disable • MH	z Default Setting	Select All	
CLK_from_Si55397A[0] 50 (ref. XA) - MH	Load Setting	Save Setting	
CLK_from_Si55397A[1] 50 (ref. XA) MH	Z Generate	Exit	

Figure 3-7 Different between dual and single rank DDR4 control pins

Figure 3-8 SODIMM RANK

Programmable Clock Generator

There is an external clock generator Si5397A on-board that provide reference clocks for the following signals:

- QSFPDDA_REFCLK
- QSFPDDB_REFCLK
- QSFPDDRSV_REFCLK
- CLK_from_Si55397A[0]
- CLK_from_Si55397A[1]

To use those clock, users can select the desired frequency on the Si5397A0 groups, as shown in **Figure 3-9**. QSFP-DD port must be checked before users can start to specify the desired frequency in the programmable oscillators.

As the Quartus project is created, System Builder automatically generates the associated controller according to users' desired frequency in Verilog which facilitates users' implementation as no additional control code is required to configure the



programmable oscillator.

Note: If users need to dynamically change the frequency, they would need to modify the generated control code themselves.




Figure 3-9 External programmable oscillators

The two out clocks (**CLK_from_SI5397A[0]** and **CLK_from_SI5397A[1]**) output from Si5397A to FPGA can have several frequencies to choose (see **Figure 3-10**).



E10-Agilex System Builder 2.0.0				
terasiC			System Configuration	
www.terasic.com			FPGA P/N: AGFB014	4R24B2E2V
DE10 Agilex FPG	A Board		Project Name: DE10_Ag	ilex
Mercen			Top File Type: Verilog	•
			CLOCK	🔽 Button x 2
			F LED×8	🔽 Switch x 2
		222	🔽 DDR4 A	🔽 DDR4 B
			🔽 DDR4 C	🔽 DDR4 D
DDR4 SODIMM			PCI Express	🕫 System Information
	K Single Rank 🕶		🔽 QSFPDD A	🔽 QSFPDD B
			VART	🔽 2x5 GPIO Header
Si5397A QSFPDDA_REFCLK_p	156.25		VFL Connector	
QSFPDDB_REFCLK_p	-	MHz		
QSFPDDRSV_REFCLK_p	156.25	▼ MHz	Default Setting	Select All
CLK_from_Si55397A[0]	Disable	✓ MHz	Load Setting	Save Setting
	50 (ref. XA) 50 (ref. XA)	MHz	Load Setting	Gave Getting
CLK_from_Si55397A[1]	30.72 (ref. IN0)	MHz	Generate	Exit
	-31.25 (ref. IN1) 30.72 (ref. IN2)			
	10.0 (ref. IN3)			

```
Figure 3-10 CLK_from_SI5397A[0]/[1] clock selection
```

For more detailed setting about this two clocks, please refer to the section 5,1.

Project Setting Management

The System Builder also provides functions to restore default DDR4/QDR-II+/QDR-IV setting, load a pre-saved setting, and save board configuration file, as shown in **Figure 3-11**. Users can save the current board configuration information into a .cfg file and load it into the System Builder later.



DE10-Agilex System Builder 2.0.0			×
terasic.com		System Configuration	4R24B2E2V
DE10 Agilex FPGA Board		Project Name: DE10_A	
		Top File Type: Verilog	•
		₽ CLOCK	₽ Button x 2
		F LEDx8	🔽 Switch x 2
		🔽 DDR4 A	🔽 DDR4 B
		🔽 DDR4 C	🔽 DDR4 D
		PCI Express	System Information
SODIMM RANK Single Rank -	1	🔽 QSFPDD A	🔽 QSFPDD B
	1	VART	✓ 2x5 GPIO Header
SI5397A	_	VFL Connector	
QSFPDDA_REFCLK_p 156.25	<u>→</u> MHz		
QSFPDDB_REFCLK_p 156.25	<u>▼</u> MHz	Default Setting	Select All
QSFPDDRSV_REFCLK_p Disable	▪ MHz		
CLK_from_Si55397A[0] 50 (ref. XA)	▪ MHz	Load Setting	Save Setting
CLK_from_Si55397A[1] 50 (ref. XA)	• MHz	Generate	Exit

Figure 3-11 Project Settings

Project Generation

When users press the Generate button, the System Builder will generate the corresponding Quartus Prime files and documents as listed in the **Table 3-1** directory specified by the user.

No.	Filename	Description
1	<project name="">.v or <project name="">.vhdl</project></project>	Top Level Verilog/VHDL File for Quartus Prime
2	si5397_controller (*)	Si5397A Clock Generator Controller IP
3	<project name="">.qpf</project>	Quartus Prime Project File
4	<project name="">.qsf</project>	Quartus Prime Setting File
5	<project name="">.sdc</project>	Synopsis Design Constraints File for Quartus Prime
6	<project name="">.htm</project>	Pin Assignment Document

Table 3-1 Files generated by the System Builder



(*) The si5397_controller is a folder which contains the Verilog files for the configuration of Si5397A clock generator chips.

Users can add custom logic into the project and compile the project in Quartus Prime to generate the SRAM Object File (.sof).

The Si5397A controllers will be instantiated in the Quartus Prime top-level file, as listed below:

 If user doesn't change any setting of the Si5397A area (i.e. using the default setting) in the system builder, the top-level file of the generated project will just lists the code of power on reset part. It won't configure the SI5397A.




Figure 3-12 Project Settings

• If user has modified the parameter of the Si5397A area in the system builder, the the top-level file of the generated project will show the associated control IP as shown in below.



```
Configure SI5397A
   /_____
wire por_reset;
[power_on_reset power_on_reset_inst(
      .clk(CLK_50_B3A)
      .reset(por_reset)
);
assign SI5397A_RST_n = CPU_RESET_n & ~por_reset;
assign SI5397A_OE_n = ~CPU_RESET_n;
// configure Si5397A
define XCVR_REF_644M53125
define XCVR_REF_625M
                                               4'h0
                                               4'h1
define XCVR_REF_322M265625
                                               4 h2
                                              4'h3
4'h4
4'h5
define XCVR_REF_312M5
define XCVR_REF_307M2
define XCVR_REF_250M
                                              4'h6
 define XCVR_REF_184M32
define XCVR_REF_156M25
define XCVR_REF_153M6
define XCVR_REF_125M
                                              4 h7
                                              4 'h8
                                              4 h9
                                              4 'hA
 `define XCVR_REF_100M
`define IO_50M
                                               4 h0
 `define IO_INO
                                               4'h1
                                              4 ' h2
4 ' h3
 define IO_IN1
 define IO_IN2
`define IO_IN3
                                               4'h4
wire si5397a_config_done;
wire si5397a_controller_start;
assign si5397a_controller_start = ~BUTTON[0];
     Reconfigure SI5397A
DE10AGILEX_SI5397A_CONFIG si5397a_controller(
     .iCLK(CLK_50_B3A),
      .iRST_n(CPU_RESET_n & ~por_reset),
     .iRST_n(CPU_RESET_n & ~por_reset),
.iStart(si5397a_controller_start),
.iXCVR_CLK_0(`XCVR_REF_184M32),//QSFPDDA_REFCLK_p
.iXCVR_CLK_1(`XCVR_REF_156M25),//QSFPDDB_REFCLK_p
.iXCVR_CLK_RSV(1'b0),//QSFPDDRSV_REFCLK_p. 1: output 156.25MHz, 0:
.iIO_CLK_0(`IO_50M),//CLK_from_si5397A[0]
.iIO_CLK_1(`IO_50M),//CLK_from_si5397A[1]
.I2C_CLK(SI5397A_I2C_SCL),
.I2C_DATA(SI5397A_I2C_SDA),
PEG_CONEIG_DONE(si5397a_config_done)
      .REG_CONFIG_DONE(si5397a_config_done)
);
endmodule
```



The following clock information also be automatically added in .sdc file.



#***** # This .sdc file is created by Terasic Tool. Users are recommended to modify this file to match users logic. #**** # Create Clock *** # for enhancing USB BlasterII to be reliable, 25MHz
create_clock -name {altera_reserved_tck} -period 40 {altera_reserved_tc
set_input_delay -clock altera_reserved_tck -clock_fall 3 [get_ports all
set_input_delay -clock altera_reserved_tck -clock_fall 3 [get_ports all set_output_deláy -clock altera_reserved_tck 3 [get_ports altera_reserve # Create Generated Clock ***** derive_pll_clocks # Set Clock Latency ****

Figure 3-14 Project Settings

If the dynamic configurations for the Si5397A clock generators are required, users need to modify the code according to users' desired behavior.



Chapter 4

CFI-Flash Programming

n this chapter, we will introduce how to use the AVSTx16 configuration method to load their design file from the flash memory device to the FPGA after the board power on. As shown in **Figure 4-1**, the System MAX 10 FPGA is the core component of this configuration system. A Parallel Flash Loader II (PFL II) IP is implemented in the System MAX 10 FPGA, allowing users to send bit stream files of user's project form host to the System MAX 10 FPGA through the JTAG interface. Then, the bit stream files will be written into the CFI Flash connected to the System MAX 10 FPGA via the PFL II IP.

After the user's bit stream files are stored into the CFI Flash device, when the DE10-Agilex board is powered on, the PFL II IP in the System MAX 10 FPGA will automatically load the bit stream file from the CFI Flash first, and then configure the FPGA through the Avalon-ST x16 interface.

In this chapter, we will introduce how to correctly set the FPGA to work in AVSTx16 mode, how to program bit stream files into the CFI Flash, and how to switch the image file to be loaded.






Figure 4-1 Block diagram of the Avalon-ST x 16 mode on the board

Note that the DE10-Agilex board ships with the CFI flash device preprogrammed with two FPGA configurations. The two configuration images are called: **factory** image and **user** image, respectively.



4.1 **FPGA Configure Operation**

This section will show the procedure for how to enable the FPGA configuration from CFI Flash (Set FPGA to AVSTx16 mode). Also, it will show how to select one boot image between factory image and user image.

- 1. Make sure the two default FPGA configurations data has been stored in the CFI flash (The board ships with two images in the CFI flash).
- Set the FPGA configuration mode to AVSTx16 mode by setting SW6 and SW7 MSEL[2:0] as 101 as shown in Figure 4-2 and Figure 4-3.
- 3. Specify the configuration of the FPGA using the default Factory Configuration Image or User Configuration Image by setting SW6 according to Figure 4-4. When the switch is in position "1", the factory image is used when the system boots. When the switch is in position "0", user image is used when the system boots.
- 4. Power on the FPGA board or press the MAX_RST button if board is already powered on,
- 5. When the configuration is completed, the green Configure Done LED will light. If there is an error, the red Configure Error LED will light (See **Figure 4-5**).



MSEL Switch (SW6 and SW7)




Figure 4-2 Position of the MSEL[2:0] switch





Figure 4-3 Set MSEL[2:0] to "110"



DE10-Agilex User Manual



FACTORY

Figure 4-4 Configuration Image Selection




Figure 4-5 Position of the Configuration status LED

4.2 CFI Flash Memory Map

The DE10-Agilex has one 1-Gbit, 16-bit data width, CFI compatible synchronous flash



DE10-Agilex User Manual www.terasic.com August 16, 2023 device for non-volatile storage of the FPGA configuration data. Only the System MAX10 FPGA can access this Flash device.

Table 4-1 shows the memory map for the on-board flash. This memory provides non-volatile storage space for two FPGA bit-streams, and FPL option bits for PFL II configuration bits and board information. For the factory default code to run correctly and update designs in the user memory, this memory map address must not be altered.

Block Description	Size(KB)	Address Range
PFL option bits	64	0x00030000 – 0x0003FFFF
Factory image	57,856	0x00040000 – 0x038BFFFF
User image	57,856	0x038C0000 - 0x0713FFFF

Table 4-1 Flash Memory Map (Byte Address)

The **PFL option bits** contain the image location of the **Factory image** and **User image**, so the PLF II IP in the System MAX10 FPGA can know where to find the FPGA configuration data. If developers erase all flash content, please ensure that the PFL option is reprogrammed with the FPGA configuration data.

For user's application, the **User image** must be stored with start address **0x038C0000**. Users also can overwrite the Factory hardware on their application. **Factory image** must be stored with start address **0x00040000**. We strongly recommend users to use the batch file in the **Flash_Restored** folder to write the hardware and software data into the CFI Flash.

4.3 Programming Bit Stream File Into CFI Flash

This section will introduce how to allow users to program the bit stream file generated by their own project into the CFI Flash on the DE10-Agilex board, so that the design file can be automatically loaded into the FPGA and executed after the board power on.

The CFI Flash of the DE10-Agilex board can only be programmed from the Host PC through the JTAG interface .But because the CFI Flash is connected to the system



MAX10 FPGA on the board. To program Flash, users need to make sure that the system MAX10 FPGA is in the JTAG chain on the board. So when the user wants to program Flash, please make sure the **System MAX JTAG Bypass Switch (SW9)** is switched to the "OFF" position. Please see section 2.3 "System MAX JTAG Bypass Switch" part for more.




Figure 4-6 System MAX JTAG Bypass Switch

Figure 4-7 shows the standard CFI Flash programming steps. Users first need to convert the bit stream file (.sof) generated by their Quartus project into a Programmer Object File (.pof) file through the Quartus programmer tool. Then use the Quartus programmer tool to connect with the System MAX10 FPGA on the DE10-Agilex board through the JTAG interface and program the .pof file into CFI Flash. In order to help users to quickly program the CFI Flash on the board, Terasic provides some batch files so that users can quickly complete the operations for the CFI Flash such as erasing and programming. Users can find these batch files under the path:

\System CD\Demonstrations\Flash_Restore.

Users can copy this "Flash_Restore" folder to Host for further use.






Figure 4-7 Program Flash flow

 Table 4-2 is the file list and descriptions in the Flash_Restore folder.

Example Folder	Description
Factory_HW.sof	The bit stream file to be programmed into the
	factory image area of the CFI Flash.
User_HW.sof	The bit stream file to be programmed into the
	user image area of the CFI Flash.
DE10_agilex_flash.pof	This Programmer Object File (.pof) file will be
	programmed into the CFI Flash. It is
	converted from Factory_HW.sof and
	User_HW.sof by Convert.bat.
Convert.bat	Convert.bat will convert Factory_HW.sof and
	User_HW.sof files from .sof file to .pof file.
Program.bat	Program.bat will program the
	DE10_agilex_flash.pof into CFI Flash.
Erase.bat	This batch file can help to erase the CFI
	Flash.
DE10_agilex_flash_pof.map	A text file containing the byte addresses of
	pages and data stored in the
	memory of a configuration device for

Table 4-2 File list and descriptions of the batch file folder



DE10_Agilex_FLASH_Program.cdf	This Chain Description File (.cdf) will be used
	with Program.bat to program the .pof file into
	Flash.
DE10_Agilex_FLASH_Erace.cdf	This Chain Description File (.cdf) will be used
	with Erase.bat to erase the Flash.
DE10_AG_Config.pfg	This PFG setting file (.pfg) will record the
	conversion settings for "Programing File
	Generator" and can be use in the command
	line.

The detailed description about the usage flow of these batch files is as follows:

Override

After users complete their owned project design and generate the .sof file, if they want to use the batch file tools to program the .sof into the CFI Flash on the DE10-Agilex board. The user must first modify the file name of his own .sof file to **Factory_HW.sof** or **User_HW.sof**. Then overwrite the .sof file in the "Flash_Restore" folder. If users want to program their .sof file into the Factory image area, they need to rename their .sof file to **Factory_HW.sof** and copy it into the "**Flash_Restore**" folder (overwrite the original Factory_HW.sof). Similarly, if users want to program into the User image area, rename their .sof file to **User_HW.sof** and copy it into the "**Flash_Restore**" folder (overwrite the original Factory_HW.sof).

Convert

After the user's own project's .sof file has been overwritten into the "Flash_Restore" folder, the next step is to convert the .sof file to a .pof file. Please execute the **Convert.bat** in the **"Flash_Restore**" folder to automatically convert the **Factory_HW.sof** and **User_HW.sof** to **DE10_agilex_flash.pof**. The **DE10_agilex_flash.pof** is the file will be programmed into the CFI Flash.

Program

Executing the **Program.bat** will program the **DE10_agilex_flash.pof** file from Host to CFI Flash via System MAX10 FPGA on DE10-Agilex board (please make sure the MSEL[2:0] on the board is set to 3'b101 and the USB connection is setup from Host to the USB blaster II port on the DE10-Agilex board). Before program the Flash, the system will erase Flash contents first. After the programming step is completed, the users only need to power cycle the board, and the user's design file will be



DE10-Agilex User Manual automatically loaded into the FPGA for execution.

Erase

When the users want to clear the design in CFI Flash, they can execute **Erase.bat** to complete this action.

4.4 **Restore Factory Settings**

This section describes how to restore the original **Factory** image and **User** image into the flash memory device on the FPGA development board. A programming batch file located in the **Flash_Restored** folder is used to restore the flash content. Performing the following instructions can restore the flash content:

- 1. Make sure the Quartus II EDS (Quartus 21.2 Pro edition or later) and USB-Blaster II driver are installed.
- 2. Make sure the FPGA board and PC are connected with an USB Cable.
- 3. Power on the FPGA board.
- 4. Copy the "Demonstrations/Flash_Restored" folder under the CD to your PC's local drive.
- 5. Execute the batch file program.bat to start flash programming.

After restoring the flash, perform the following procedures to test the restored boot code.

- 1. Power off the FPGA Board.
- Set FPGA configuration mode as AVSTx16 Mode by setting SW6/7 MSEL[2:0] to 101.
- 3. Set the System MAX JTAG Bypass Switch (SW9) to "OFF" position for allowing the MAX10 FPGA into the JTAG chain of the board. So the Flash connected to the system MAX10 FPGA can be programmed via JTAG interface, see section 2.3 "System MAX JTAG Bypass Switch part".
- 4. Specify configuration of the FPGA to Factory Hardware by setting the FACTORY_LOAD dip in SW6 to the '1' position.
- 5. Power on the FPGA Board, and the Configure Done LED should light up.

These batch file converts the **Factory** and **User** .sof and PFL option bit into a DE10_agilex_flash.pof file and use Quartus Programmer to program the CFI-Flash with the generated DE10_agilex_flash.pof. The Factory_HW.sof files generated by



Flash_Factory project, and the User_HW.sof files generated by Flash_User project.

4.5 Flash_Factory Example

The **Flash_Factory** is a simple example for factory verifying purpose. The flash on each DE10-Agilex FPGA board had programmed with the binary file of this example. The binary file of this example is programmed to the "**Factory hardware**" address of the flash (See **Table 4-1**). It is used to allow the user to confirm that the System MAX10 FPGA on the board can read the binary file from the Flash when the DE10-Agilex is power up, and configure the Agilex FPGA through the AVSTx16 mode of the FPGA.

As shown in **Figure 4-8** Board Information, this example contains a NIOS system that can read some information from status sensor on the board, such as temperature, power consumption, and fan status.

It should be noted that, in order to make sure the binary file written in CFI Flash to be automatically loaded through AVSTx16 after DE10-Agilex is power on. User need to make related settings for the Quartus project of the example. Users need to go to Enabling Avalon-ST Device Configuration in the Quartus software of the example. Complete the following steps to specify an Avalon-ST interface for device configuration.

- 1. Open the Quartus project of this example
- 2. On the Assignments menu, click Device.
- 3. In the Device and Pin Options dialog box, select the Configuration category.
- In the Configuration window, in the Configuration scheme dropdown list, select the appropriate Avalon-ST bus width. In the DE10-Agilex Project, please select AVST x 16 mode, as shown in Figure 4-9
- 5. Click OK to confirm and close the Device and Pin Options dialog box.



Board Informa	tion
==== Temperature ====	
FPGA: 35*C	
Board 1: 31*	°C
Board 2: 33*	°C
SDM: 35*C	
E-Tile: 34*0	4
P-Tile: 36*0	;
==== Fan ====	
Fan 1 RPM: 2	870
Fan 2 RPM: 2	8670
==== Power (12V) Monitor	====
Voltage	= 11.575 V
Current	= 1.625 A
Power	= 18.809 W
==== Core Power Monitor	====
Voltage	= 0.819 V
Current	= 3.029 A
Power	= 2.481 W

Figure 4-8 Board Information

gory:	Configuration	
Configuration		
Unused Pins	Specify the device configure Active Serial x4 (can use Configure	ation Device
Dual-Purpose Pins	Configuration scheme: AVST x16	
Board Trace Model		
U I/O Timing	Configuration mode: AVST x32	
I ^t Voltage	Configuration device	
Error Detection CRC		

Figure 4-9 Configuration scheme dropdown list



4.6 Flash_User Example

The Flash_User project is similar with the above Flash_Factory example code. This project's FPGA configuration data and Nios II code are stored in the "**User hardware**" area (See **Table 4-1**) when the FPGA board is shipped.

The major difference between the Flash_User and Flash_Factory is the LED control code and the lack of access to the system status on the board.



Chapter 5

Peripheral Reference Design

his chapter introduces DE10-Agilex peripheral interface reference designs. It mainly introduces Si5397A chip which is a programmable clock generator. We provide two ways (Pure RTL IP and Nios II System) respectively to show how to control Si5397A to output desired frequencies, as well as how to control the fan speed. The source codes and tools of these examples are all available in the System CD.

5.1 Configure Si5397A in RTL

There is a Silicon Labs Si5397A clock generators on DE10-Agilex FPGA board can provide adjustable frequency reference clock (See **Figure 5-1** for QSFP-DD. The Si5397A clock generator can output three differential frequencies from 100MHz ~ 644.53125Mhz though I2C interface configuration. This section will show you how to use FPGA RTL IP to configure each Si5397A PLL and generate users desired output frequency to each peripheral






Figure 5-1 The clock tree of the DE10-Agilex

Creating Si5397A Control IP

The Si5397A control IP is located in the folder: "\Demonstrations\si5397_controller" in the System CD. Developers can use the IP directly in their Quartus top. Developers can refer to the example in Demonstrations/Clock_Controller folder. This example shows how to instantiate the IP in Quartus top project.

Also, System Builder tool (located in System CD) can be used to help developer to set Si5397A to output desired frequencies, and generate a Quartus project with control IP. In the System Builder window, users can select desired frequencies by selecting a desired output frequency in the pull down menu as shown in **Figure 5-2**. For details about the System Builder, please refer to *Chapter 3 : System Builder*.



DE10-Agilex System Builder 1.0.0					
terasic		System Configura	ation		
www.terasic.com		FPGA P/N:	AGFB014	R24A2E2VR0	-
		Project Name:	DE10_Agi	lex	
DE10 Agilex FPGA Board		Top File Type:	√erilog		•
		CLOCK		P Button x 2	
		I LED×8		I Switch x 2	
The state of the s		DDR4A		🔽 DDR4 B	
Prostal Description		DDR4C		🔽 DDR4 D	
		PCI Express		🔽 System Inform	ation
				IR QSFPDD B	
DDR4 SODIMM		UART		🔽 2x5 GPIO Hea	ıder
SODIMM RANK Single Rar	nk 🕶	VFL Connect	tor		
Si5340A			1		
QSFPDDA_REFCLK_p 156.25	MHz	Default Set	ting	Select All	
QSFPDDB_REFCLK_p 156.25	▪ MHz	Load Settin	ng	Save Setting	
QSFPDDRSV_REFCLK_p 644.53125 625	MHz	Generate	ə	Exit	
322.26562	25			La	
312.5 250.0					
184.32					
156.25					
125.0					
100.0					



Using Si5397 control IP

Table 5-1 lists the instruction ports of Si5397A Controller IP.

Table 5-1 Si5397A Controller Instruction Ports

Port	Direction	Description
iCLK	input	System Clock (50Mhz)
iRST_n	l input	Synchronous Reset (0: Module Reset, 1: Normal)
iStart	input	Start to Configure (positive edge trigger)
iXCVR_REFCLK_0	input	Setting OUT2 Channel Frequency Value
iXCVR_REFCLK_1	input	Setting OUT6 Channel Frequency Value
iXCVR_REFCLK_RSV	l input	Setting OUT7 output control. 1: enable out, 0: disable output
iIO_CLK_0	l input	Choose whether the OUT0 pin of Si5397A is connected to IN0 or IN1 or IN2 or IN3



		pin
iIO_CLK_1	input	Choose whether the OUT4 pin of Si5397A is connected to IN0 or IN1 or IN2 or IN3 pin
PLL_REG_CONFIG_DONE	output	Si5397A Configuration status (0: Configuration in Progress, 1: Configuration Complete)
I2C_DATA	inout	I2C Serial Data to/fromSi5397A
I2C_CLK	output	I2C Serial Clock to Si5397A

As shown in **Table 5-2** and **Table 5-3**, both two Si5397A control IPs have preset several output frequency parameters, if users want to change frequency, users can fill in the input ports " iXCVR_REFCLK_0", "iXCVR_REFCLK_1", and" iXCVR_REFCLK_RSV " with desired frequency values and recompile the project. For example, in the components Si5397A, change

. iXCVR_REFCLK_0 (`XCVR_REF_644M5312),

to.

iXCVR_REFCLK_0 (`XCVR_REF_100M),

Recompile project, the Si5397A OUT0 channel (for QSFPDDB_REFCLK_p) output frequency will change from 644.53125Mhz to 100Mhz.

iXCVR0_REFCLK iXCVR1_REFCLK Input Setting	Si5397A Channel Clock Frequency(MHz)
4'h0	644.53125
4'h1	625
4'h2	322.265625
4'h3	312.5
4'h4	250
4'h5	184.32
4'h6	156.25
4'h7	125

Table 5-2 Si5397A Controller Reference Clock Frequency Setting for QSFP28



4'h8	100
4'h9	125
4'hA	100

Table 5-3 Si5397A Controller Reference Clock Frequency Setting for Memory

XCVR_REFCLK_RSV Input Setting	Si5397A Channel Clock Frequency(MHz)			
4'h0	OFF			
4'h1	156.25			

The two out clocks **iIO_CLK_0** and **iIO_CLK_1** (CLK_from_SI5397A[0]/[1]) output from Si5397A to FPGA can have several frequencies to choose (see **Table 5-4** and **Figure 5-3**).

Table 5-4 Si5397A Controller Reference Clock Frequency Setting for Memory

iIO_CLK_0 iIO_CLK_1 Input Setting	Si5397A Channel Clock Frequency(MHz)
4'h0	50(free run)
4'h1	30.72(from IN0)
4'h2	31.25(from IN1)
4'h3	30.72(from IN2)
4'h4	10(from IN3)



0E10-Agilex System Builder 2.0.0					
terasic DE10 Agilex FPGA Board			System Configuration		
			FPGA P/N: AGFB014R24B2E2V		
			Project Name: DE10_Agilex		
			Top File Type: Verilog		
		1	CLOCK	I Button x 2	
			₽ LEDx8	☑ Switch x 2	
			DDR4A	🔽 DDR4 B	
		E Part	DDR4C	🔽 DDR4 D	
DDR4 SODIMM			PCI Express	🕫 System Information	
	IK Single Rank 🕶		R QSFPDD A	🔽 QSFPDD B	
			VART	🔽 2x5 GPIO Header	
Si5397A			VFL Connector		
QSFPDDA_REFCLK_p	156.25	▼ MHz			
QSFPDDB_REFCLK_p	156.25	• MHz			
QSFPDDRSV_REFCLK_p	Disable	▼ MHz	Default Setting	Select All	
CLK_from_Si55397A[0]	50 (ref. XA)	MHz	Load Setting	Save Setting	
CLK_from_Si55397A[1]	50 (ref. XA) 30.72 (ref. IN0) 31.25 (ref. IN1) 30.72 (ref. IN2)	MHz	Generate	Exit	
	10.0 (ref. IN3)				

Figure 5-3 iIO_CLK_0/1 (CLK_from_SI5397A[0]/[1]) clock selection

Figure 5-4 shows the basic application status of these clocks. The output frequency of these two clocks are determined by several input clock sources pin (IN0~IN3 and XA pin) of Si5387A.






Figure 5-4 Block diagram of the iIO_CLK_0/1 (CLK_from_SI5397A[0]/[1])

The user can decide which input clock pin to use by the system builder or modify the IP parameters, then the corresponding Si5397A control code will be generated. When the FPGA boot up, the Si5397A control code will control the iIO_CLK_0(CLK_from_SI5397A[0]) and iIO_CLK_1(CLK_from_SI5397A[1]) to output the desired clock frequency from Si5397A. The following is the description of the input clock pin corresponding to each set of output clock frequency:

- **50(ref. XA)**: CLK_from_SI5397A[0]/[1] will output 50Mhz (This is the default setting), the input clock source of the SI5397A is an external 48Mhz crystal TCXO.
- 30.72(ref.IN0): CLK_from_SI5397A[0]/[1] will output 30.72Mhz, the input clock source of the SI5397A is the net CLK_to_Si5397A_p/n0 (Si5397A IN0 pin) that FPGA outputs to Si5387A. Note that due to the Si5397A control IP setting, CLK_to_Si5397A_p/n0 must output 30.72Mhz clock.
- 31.25(ref.IN1): CLK_from_SI5397A[0]/[1] will output 31.25Mhz, the input clock source of the SI5397A is the net CLK_to_Si5397A_p/n1 (Si5397A IN1 pin) that FPGA outputs to Si5387A. Note that due to the Si5397A control IP setting,



DE10-Agilex User Manual CLK_to_Si5397A_p/n0 must output 31.25Mhz clock.

- **30.72(ref.IN2**): CLK_from_SI5397A[0]/[1] will output 30.72Mhz, input clock source of the SI5397A is an external 30.72Mhz crystal TCXO (Si5397A IN2 pin).
- 10.0 (ref.IN3): CLK_from_SI5397A[0]/[1] will output 10.0Mhz, input clock source of the SI5397A is an U.FL connector (Si5397A IN3 pin), note that due to Si5397A control ip setting, U.FL input clock is required 10Mhz.

If users want to output other different clock frequency of the CLK_from_SI5397A[0]/[1] clock, user may need to manually modify the Si5397A register or contact Terasic for support.

Users can also dynamically modify the input parameters, and input a positive edge trigger for "iStart", then, Si5397A output frequency can be modified.

After the manually modifying, please remember to modify the corresponding frequency value in SDC file.

Modify Clock Parameter for Your Own Frequency

If the Si5397A control IP built-in frequencies are not users' desired, users can refer to the below steps to the modify control IP register parameter settings to modify the IP to output a desired frequency.

1. Firstly, download ClockBuilder Pro Software (See **Figure 5-3**), which is provided by Silicon Labs. This tool can help users to set the Si5397A's output frequency of each channel through the GUI interface, and it will automatically calculate the Register parameters required for each frequency. The tool download link:

http://url.terasic.com/clockuilder ro oftware





Figure 5-5 ClockBuilder Pro Wizard

2. After the installation, select Si5397, and configure the input frequency and output frequency as shown in **Figure 5-4**.



ep 5 o	f 8 - Define	Output Clo	cks 🔻			Configuri	ng Si5397AB Re
Dutput	Mode	Disabled State	Format	DSPLL	Frequency		
OUT0	Enabled 冒	Stop Low 📱	LVDS 1.8 V	DSPLL C	50 MHz		
OUT1	Unused 📘	N/A	N/A	N/A	N/A		
DUT2	Enabled	Stop Low 📱	LVDS 1.8 V	DSPLL A	156.25 MHz		-+R2
DUT3	Unused	N/A	N/A	N/A	N/A		
DUT4	Enabled	Stop Low 📱	LVDS 1.8 V	DSPLL D	50 MHz		
OUT5	Unused	N/A	N/A =	N/A	N/A		
OUT6	Enabled	Stop Low 🔽	LVDS 1.8 V	DSPLL B	156.25 MHz		-+Rs
DUT7	Enabled	Stop Low 📱	LVDS 1.8 V	DSPLL B	156.25 MHz		
						-	
Clock	Placement Wi	izard F	OTF Supported				

Figure 5-6 Define Output Clock Frequencies on ClockBuilder Pro Wizard

3. After the setting is completed, ClockBuilder Pro Wizard generates a Design Report(text), which contains users setting frequency corresponding register value (See **Figure 5-5**).






Figure 5-7 Open Design Report on ClockBuilder Pro Wizard

 Open Si5397 control IP sub-module "si5397a_i2c_reg_controller.v " as shown in Figure 5-8, refer to Design Report parameter to modify sub-module corresponding register value (See Figure 5-9).

<u>F</u> ile <u>E</u> d	it <u>V</u> iew <u>P</u> roject <u>A</u> ssignments P	rocessing Tools	<u>W</u> indow <u>H</u> elp	
b 7	7 🕞 🤟 🖬 🖒 C	DE10_Agilex_Ck	ock_Controller 👻] _
Project Na	vigator		Q	10
	Instance	Entity	ombinational ALU	Icated
हाड V	fclk_100_B2A	FRE_MEASURE		
55 V	fCLK_30M72	FRE_MEASURE		
	fCLK_50_B3A	FRE_MEASURE		
ER V	fCLK_50_B3C	FRE_MEASURE		
	fCLK_from_SI5397A_p_0	FRE_MEASURE	36 (36)	71 (7
	fCLK_from_SI5397A_p_1	FRE_MEASURE	36 (36)	71 (7
	fQSFPDDA_REFCLK_P	FRE_MEASURE	36 (36)	71 (7
	fQSFPDDB_REFCLK_p	FRE_MEASURE	36 (36)	71 (7
	fQSFPDDRSV_REFCLK_p	FRE_MEASURE	36 (36)	71 (7
	iopll	PLL	1 (0)	0 (0)
- E 🐣	iopll_0	PLL_0	1 (0)	0 (0)
- NR	si5397a_controller	DE10AGILEX_SI	1119 (0)	94 (0
	v clock_divider	clock_divider	7 (7)	7 (7)
	edge_detector	edge_detector	1 (1)	2 (2)
	IZc_bus_controller	IZc_bus_contro	47 (47)	17 (1
	initial_config	initial_config	47 (47)	21 (2
+	v si5397a_i2c_reg_controller	si5397a_i2c_re	1017 (990)	47 (4
> 🔒	visu0	e_tile_pll	0 (0)	0 (0)
- F 🐣	visu1	e_tile_pll	0 (0)	0 (0)
🕞 🔒	visu2	e_tile_pll	0 (0)	0 (0)

Figure 5-8 Sub-Module file "si5397a_i2c_reg_controller.v"






Figure 5-9 Modify Si5397 Control IP Base on Design Report

After modifying and compiling, Si5397A can output new frequencies according to the users' setting.

Note :

- No need to modify all Design Report parameters in si5397a_i2c_reg_controller.v/si5397b_i2c_reg_controller.v, users can ignore parameters which have nothing to do with the frequency setting
- 2. After manually modifying, please remember to modify clock constrain setting in .SDC file

5.2 Clock_Controller demo for Si5397

This demonstration shows how to use SI5397A Control IP (written by Verilog) to make si5397 clock generator to generate the desired frequency, and using Quartus SignalTape II tool to verify whether the output frequency of SI5397A is correct.

System Block Diagram

Figure 5-10 shows the system block diagram of this demonstration. The Si5397A clock generator is controlled by si5397a_controller_ip through the I2C bus. In this demonstration, a si5397a_controller_ip can generate 9 kinds of frequency settings to control the si5397a clock controller. User can select the output frequency through button1. Each time button1 is pressed, the output frequency setting will be changed. After selecting the output frequency, press button0 to let si5397a_controller_ip output the selected frequency setting to the si5397a clock generator through I2C bus to



DE10-Agilex User Manual generate the desired frequency. Three clocks generated by the Si53040a clock generator will be output to the Agilex FPGA, The input frequency can be calculated by the three modules fQSFPDDA_REFCLK_p, fQSFPDDB_REFCLK_p and fQSFPDDRSV_REFCLK_p. The user can use the SignalTape II tool to observe the measurement registers in the module to verify whether the input frequency is correct




Figure 5-10 Block Diagram of the Clock_Controller Demonstration

Design Tools

- Quartus Prime 21.2 Pro Edition
- Demonstration File Locations
- Hardware project directory: Clock_Controller



DE10-Agilex User Manual www.terasic.com August 16, 2023

- Bitstream used: DE10_Agilex_Clock_Controller.sof
- Demo batch file: Clock_Controller\demo_batch\test.bat

Demonstration Setup and Instructions

- Make sure Quartus Pro is installed on the host PC.
- Power on the FPGA board.
- Use the USB Cable to connect your PC and the FPGA board and install USB Blaster II driver if necessary.
- Execute the demo batch file "test.bat" under the batch file folder: Clock_Controller \demo_batch
- Using Quartus II to open the SignalTabl II file "stp1.stp" under the batch file folder: Clock_Controller \demo_batch.
- Switch to the SignalTab II window to observe the clock registers and verify the frequency. IF the register number is "644531540"(See Figure 5-11) that present the input clock frequency is about 184.32Mhz.



Figure 5-11 SignalTab II result

5.3 Nios II control for SI5397/

Temperature/ Power/Fan

This demonstration shows how to use the Nios II processor to program programmable clock generators (Si5397A) on the FPGA board, how to measure the power consumption based on the built-in power measure circuit. The demonstration also includes a function of monitoring system temperature with the on-board temperature sensor and monitoring fan rotation speed.

System Block Diagram



DE10-Agilex User Manual **Figure 5-12** shows the system block diagram of this demonstration. The Si5397A clock generator is controlled through I2C controllers driven by Nios II program. The 12V input power monitor, temperature sensor and fan controller connected to the system MAX10 FPGA and controlled by internal logic circuits. All collected status data or control commands will be sent to the SPI slave block so that the Aiglex FPGA can read it through the SPI interface.

In the Agilex FPGA, an SPI master IP (implemented by HDL) will read these external sensor data from the System MAX10 FPGA through SPI interface. The Nios system will read these information or output the PLL control settings through PIO controllers.




Figure 5-12 Block diagram of the Nios II Basic Demonstration

The system provides a menu in nios-terminal, as shown in **Figure 5-13** to provide an interactive interface. With the menu, users can perform the test for the external programmable PLL and board info sensor. Note, pressing 'ENTER' should be followed with the choice number.






Figure 5-13 Menu of Demo Program

In board info test, the program will display remote temperature, local temperature, 12V input power monitor, core power and fan rotation speed. The remote temperature is the FPGA temperature, and the local temperature is the board temperature where the temperature sensor located. A power monitor IC (LTC2945) embedded on the board can monitor real-time current and power. This IC can work out current/power value as multiplier and divider are embedded in it. There is a sense resistor R4 (0.003 Ω) for LTC2945 in the circuit, when power on the Agilex-Pro, there will be a voltage drop (named Δ SENSE Voltage) on R4. Based on sense resistors, the program of power monitor can calculate the associated voltage, current and power consumption.

In the external PLL programming test, the program will program the PLL first, and subsequently use TERASIC custom Platform Designer CLOCK_COUNTER IP to count the clock count in a specified period to check whether the output frequency as changed as configured. For Si5397A programming, please note the device I2C address is 0xEE. The program can control the Si5397A to configure the output frequency of QSFPDDA_REFCLK, QSFPDDB_REFCLK and QSFPDDRSV_REFCLK according to



DE10-Agilex User Manual your choice.



Quartus Prime 21.2 Pro Edition

Demonstration File Locations

- Hardware project directory: NIOS_BASIC_DEMO
- Bitstream used: DE10_Agilex.sof
- Software project directory: NIOS_BASIC_DEMO\software
- Demo batch file: NIOS_BASIC_DEMO\demo_batch\test.bat, test.sh

Demonstration Setup and Instructions

- Make sure Quartus Prime and Nios II are installed on your PC.
- Power on the FPGA board.
- Use the USB Cable to connect your PC and the FPGA board and install USB Blaster II driver if necessary.
- Execute the demo batch file "test.bat" under the batch file folder, NIOS_BASIC_DEMO\demo_batch.
- After the Nios II program is downloaded and executed successfully, a prompt message will be displayed in nios2-terminal.
- For the PLL Si5397A test, please input key '0' and input the desired output frequency for two clock sources, as shown in **Figure 5-14**.



D:\intelFPGA_pro\20.2\quartus\bin64\nios2-terminal.exe	_	×
nios2-terminal: "DE10-Agilex [USB-1]", device 1, instance 0 nios2-terminal: (Use the IDE stop button or Ctrl-C to terminate)		^
Agilex Demo Program		
[0] Si5340A [1] Display Board Info		
Input your chioce:0 ==== Si5340A Programming =====		
[0] 644.531250 MHz		
[1] 625.000000 MHz [2] 322.265625 MHz		
[3] 312.500000 MHz [4] 250.000000 MHz		
[5] 184.320007 MHz [6] 156.250000 MHz		
[7] 125.000000 MHz [8] 100.000000 MHz		
[Other] exit please select QSFPDDA:6		
please select QSFPDDB:1		
I2C core is enabled! QSFPDDA_REFCLK PASS (clk1=998, clk2=3119)		
QSFPDDB_REFCLK_PASS_(clk1=998, clk2=12475) QSFPDDRSV_REFCLK_PASS_(clk1=998, clk2=3119)		
Si5340A Test:PASS ———— Agilex Demo Program ————		
[0] Si5340A		
[1] Display Board Info Input your chioce:_		~

Figure 5-14 Si5397A Demo

• For temperature, power monitor and fan test, please input key '1' and press 'Enter' in the nios-terminal, as shown in **Figure 5-15**.



D:\intelFPGA_pro\20.2\quartus\bin64\nios2-terminal.exe	— C	⊐ ×
Si5340A Test:PASS == Agilex Demo Program ==		^
[0] Si534ÕA [1] Display Board Info		
Input your chioce:1 ==== Temperature ====		
FPGA: 34*C Board 1: 38*C		
Board 2: 40*C		
SDM: 34*C E-Tile: 33*C		
P-Tile: 35*C		
==== Fan ==== Fan 1 RPM: 2700		
Fan 2 RPM: 2580		
=== Power (12V) Monitor === Voltage = 12.225 V		
Current = 1.575 A Power = 19.254 W		
Current = $3.195 \text{ Å} (3.195 + 0.000)$		
Power = 2.716 W Display Board Info Test:PASS		
====== Agilex Demo Program ======= [0] Si5340A		
[1] Display Board Info Input your chioce:		~

Figure 5-15 Board Info Demo

5.4 Board Information IP

This section will introduce an IP which can be placed in the Agilex FPGA and allows users to obtain board status information such as power, temperature status and fan speed on the DE10-Agilex board.

The DE10-Agilex board provides several sensors to monitor the status of the board, such as FPGA temperature, board power monitor, and fan speed status. These interfaces are connected to the system MAX FPGA on the board. The logic in the system MAX FPGA will automatically read the status values of these sensors and store them in the internal register. As shown in **Figure 5-16**, there is an SPI slave IP in the system MAX FPGA will read the value of the board status from these registers and it can be output to SPI master logic via SPI interface.






Figure 5-16 Block diagram of the fan speed control demonstration

User can placing a board information IP (BOARD_INFO.v ; SPI master) provided by Terasic in the Agilex FPGA, the board status can be obtained via SPI interface from the system MAX FPGA and output to user logic.

The board information IP can be obtained from the following path in the system CD: *Demonstration/SPI_Master/SPI/BOARD_INFO.v*

Figure 5-17 shows the input and output pins of the board information IP. Detailed pin descriptions and functions can be obtained from **Table 5-5** Board information IP input and output ports. The user only needs to provide the IP 50Mhz clock and the reset control signal. The IP will automatically communicate with the system MAX FPGA to get the boar status value via the SPI interface. When the logic level of the Info_Valid signal is from low to high, it means that the board status has been updated and can be used.

Finally, **Figure 5-18** shows the status of the IP during execution.








Figure 5-17 Pin out of the board information IP

Table 5-5	Board inform	nation IP inp	out and outpu	t ports
Ĩ	Ĩ	i i i i i i i i i i i i i i i i i i i		

Port Name	Direction	Width(Bit)	Description
CLK_50	Input	1	Clock input for IP, please input 50Mhz clock.
RESET_N	Input	1	Reset signal for IP, reset all logic.
MOSI	Output	1	Master data output. Please connect this signal to the INFO_SPI_MOSI pin.
MISO	Input	1	Master data input. Please connect this signal to the INFO_SPI_MISO pin.
CS_n	Output	1	Slave Select, Master output. Please connect this signal to the INFO_SPI_CS_n pin.
SCLK	Output	1	Serial Clock, SPI master output to salve. Please connect this signal to the INFO_SPI_SCLK pin.
Info_Valid	Output	1	Information valid, logic high indicates board status updated ready.
Board_Version	Output	16	This information indicates the version of the



			DE10-Agilex board. It will be started at 0x000A.
MaxCode_Version	Output	16	This information indicates the version of the System MAX 10 FPGA code. It will be started at 0x0001.
PowerIn_Voltage	Output	16	12V Voltage, the unit of the output value is mV. If the PowerIn_Voltage output value is "12050" that means 12.05V for 12V power
PowerIn_Current	Output	16	Current of the 12V power, the unit of the output value is mA. If the PowerIn_Current
CORE_Voltage	Output	16	Core voltage of the first power channel , Unit is mV
CORE_Current	Output	16	Current of the first power channel , Unit is mA
CORE_Voltage2	Output	16	Core voltage of the second power channel , Unit is mV
CORE_Current2	Output	16	Current of the second power channel , Unit is mA
Fan_Speed	Output	16	First fan speed of the board. The unit of the output value is RPM.
Fan_Speed2	Output	16	Second fan speed of the board. The unit of the output value is RPM.
Temp_Board	Output	16	First ambient temperature of the development board. The unit of the output value is Celsius.
Temp_Board2	Output	16	Second ambient temperature of the development board. The unit of the output value is Celsius.
Temp_FPGA	Output	16	Core FPGA temperature of the development board. The unit of the output value is Celsius.
Temp_SDM	Output	16	SDM FPGA temperature of the development board. The unit of the output value is Celsius
Temp_ETILE	Output	16	Temperature of the E-TILE transceiver in the FPGA. The unit of the output value is Celsius
Temp_PTILE	Output	16	Temperature of the P-TILE transceiver in the FPGA. The unit of the output value is Celsius
PIN_STATUS	Output	16	BIT8~15 : Reserved to 0. BIT7 : FAN_ALERT_n , When the fan speed is



abnormal, this bit is 0.
BIT6 : Reserved to 0.
BIT5: When shutdown occurs, this bit is 0.
BIT4: Reserved to 0
BIT3:LED_BOOT_PAGE, enables the access
to the flash memory device,this bit is 0.
BIT 2: FPGA_CONF_DONE, FPGA Configure
success, this bit is 1.
bit1:LED_MAX_ERROR, FPGA Configure
failed, this bit is 0.
bit0: LED_MAX_LOAD , When FPGA is during
configuration, this bit is 0.

E BOARD_INFO_i Board_Version[150]	cooAh
E-BOARD_INFO_i[MaxCode_Version[150]	0001h
E BOARD_INFO_I[Powerin_Voltage[150]	11775
^{IE} BOARD_INFO_i[PowerIn_Current[150]	1500
E-BOARD_INFO_i[CORE_Voltage[150]	820
E-BOARD INFO i[CORE_Current[150]	2671
⊞ BOARD_INFO_I[Fan_Speed[15_0]	2730
E BOARD_INFO_i[Fan_Speed2[150]	2730
E-BOARD_INFO_i[Temp_FPGA[150]	40
E-BOARD INFO i[Temp Board[150]	44
E BOARD INFO [PIN_STATUS[150]	OOFFh
E BOARD_INFO_i[Temp_SDM[150]	41
E-BOARD_INFO_i[Temp_ETILE[150]	40
E BOARD INFO Temp_PTILE[150]	42
BOARD_INFO_i[CORE_Voltage2[150]	819
E BOARD_INFO_i CORE_Current2[150]	459
E BOARD INFO i[Temp Board2[150]	41
BOARD_INFO_I Info_Valid	

Figure 5-18 Waveform of the board status output



Chapter 6

Memory Reference Design

The FPGA development board includes four DDR4 SODIMM Sockets. This chapter will show three examples which use the memory controller **Agilex External Memory Interfaces (Agilex EMIF)** to perform memory test functions. The source codes of these examples are all available on the FPGA System CD. These three examples are:

- DDR4 SDRAM Test: Test four DDR4-2666 8GB ECC SODIMM Module.
- DDR4 SDRAM Test by Nios II: Test four DDR4-2666 8GB ECC SODIMM Module with Nios II program.

6.1 DDR4 SDRAM Test

This demonstration performs a memory test function on the four DDR4-2666 ECC SO-DIMM on the DE10-Agilex. The memory size of each DDR4 SDRAM SO-DIMM used in this test is 8 GB.

Function Block Diagram

Figure 6-1 shows the function block diagram of this demonstration. There are four DDR4 SDRAM controllers. For the Agilex **AGFB014R24A2E2V** FPGA device, the controller in this demo uses 33.33 MHz as a reference clock. It generates one 1333MHz clock (DDR4 2666) as memory clock from the FPGA to the memory. For the **AGFB014R24B1E1V** FPGA device, the controller in this demo uses 33.33 MHz as a reference clock. It generates one 1600MHz clock (DDR4 3200) as memory clock from the FPGA to the memory clock from the FPG






Figure 6-1 Block diagram of DDR4 SDRAM (8G) x4 demonstration

■ Agilex FPGA External Memory Interfaces

To use Agilex External Memory Interfaces controller for DDR4 SODIMM, please perform the two major steps below:

- 1. Create correct pin assignments for the DDR4 SODIMM.
- 2. Setup correct parameters in the dialog of the **Agilex FPGA External Memory** Interfaces.

Design Tools

• Quartus Prime 21.2 Pro Edition

Demonstration Source Code

- Project Directory: Demonstration\RTL_DDR4_x4/32GB
- Bit Stream: DE10_Agilex_golden_top.sof
- Demonstration Batch File

Demo Batch File Folder: RTL_DDR4_x4 \32GB\demo_batch

The demo batch file includes following files:



116

www.terasic.com August 16, 2023

- Batch File: test.bat
- FPGA Configuration File: DE10_Agilex_golden_top.sof

Demonstration Setup

- Make sure Quartus Prime Pro Edition is installed on the Host.
- Connect the DE10-Agilex board to the Host via the USB cable. Install the USB-Blaster II driver if necessary.
- Power on the DE10-Agilex board.
- Execute the demo batch file "test.bat" under the batch file folder \RTL_DDR4_x4\32GB\demo_batch.
- After executing test.bat, it will take about 20 seconds before the test information be printed out in the Command Prompt window.
- Press BUTTON1 to start DDR4 write & loopback verify process. It will take about one second to perform the test. While testing, the LED will blink. When LED stop blinking it means the test process is done. In this case, if the LED light, it means the test result is passed. If the LED is no light, it means the test result is failed. The LED0 represents the test result for the DDR4 on the SODIMM Socket A, the LED1 represents the test result for the DDR4 on the SODIMM Socket B, and so on.
- Press **BUTTON1** again to regenerate the test control signals for a repeat test.

6.2 DDR4 SDRAM Test by Nios II

Many applications use a high performance RAM, such as a DDR4 SDRAM, to provide temporary storage. In this demonstration hardware and software designs are provided to illustrate how to perform DDR4 memory access in the **Platform Designer** (formerly Qsys). We describe how the memory controller **Agilex FPGA External Memory Interfaces** is used to access the four DDR4 SO-DIMM's on the FPGA board, and how the Nios II processor is used to read and write the SDRAM for hardware verification. The DDR4 SDRAM controller handles the complex aspects of using the DDR4 SDRAM by initializing the memory devices, managing the SDRAM banks, and keeping the devices refreshed at the appropriate intervals.

System Block Diagram



DE10-Agilex User Manual **Figure 6-2** shows the system block diagram of this demonstration. In the **Platform Designer** (formerly Qsys), one 50 MHz and four 33.333MHz clock source are used. The four 33.333MHz clock source is provided by a dual frequency OSC that can provide frequency to a 1:4 clock buffer, then fan out to four of differential clock pairs to the FPGA for four DDR4 SO-DIMMs. The 50MHz is used by the **Intel FPGA IOPLL** component to generate 200MHz for Nios Processor and On-Chip Memory. The four 33.333MHz clock are used as reference clocks for the DDR4 controllers. There are four DDR4 Controllers which are used in the demonstrations. Each controller is responsible for one DDR4-SODIMM. Each DDR4 controller is configured as a 4GB DDR4 controller (For AGFB014R24A2E2V FPGA device, it runs 1333 MHz; for AGFB014R24B1E1V device, it runs 1600 MHz). The Nios II processor is used to perform the memory test. The Nios II program is running in the On-Chip Memory. A PIO Controller is used to monitor buttons status which is used to trigger starting memory testing.




Figure 6-2 Block diagram of the DDR4 Basic Demonstration

The system flow is controlled by a Nios II program. First, the Nios II program writes test patterns into the whole 8GB of SDRAM. Then, it calls Nios II system function, alt_dache_flush_all(), to make sure all data has been written to SDRAM. Finally, it reads data from SDRAM for data verification. Maybe the process takes a long time, and there is a quick test. The Nios II program writes a constant pattern into the address



118

line and data line and reads it back for verification. The program will show progress in Nios II terminal when writing/reading data to/from the SDRAM. When verification process is completed, the result is displayed in the Nios II terminal.

Design Tools

- Quartus Prime 21.2 Pro Edition
- Demonstration Source Code
- Quartus Project directory: Nios_DDR4_X4\32G
- Nios II Eclipse: NIOS_DDR4_X4\32G\software

Nios II Project Compilation

Before you attempt to compile the reference design under Nios II Eclipse, make sure the project is cleaned first by clicking 'Clean' from the 'Project' menu of Nios II Eclipse.

Demonstration Batch File

Demo Batch File Folder: NIOS_DDR4_X4\32G\demo_batch

The demo batch file includes following files:

- Batch File for USB-Blaster II: test.bat, test.sh
- FPGA Configure File: DE10_Agilex_golden_top.sof
- Nios II Program: MEM_TEST.elf
- Demonstration Setup

Please follow below procedures to set up the demonstrations.

- Make sure Quartus Prime and Nios II are installed on your PC.
- Make sure four DDR4 SODIMMs are installed on the FPGA board.
- Power on the FPGA board.
- Use a USB Cable to connect the PC and the FPGA board and install USB Blaster II driver if necessary.
- Execute the demo batch file "test.bat" under the folder "NIOS_DDR4_X4\32G\demo_batch".
- After the Nios II program is downloaded and executed successfully, a prompt message will be displayed in the nios2-terminal.



119

- For DDR4x4 test, please input key '0' and press 'Enter' in the nios2-terminal as shown in Figure 6-3 and Figure 6-4 (DDR4A and DDR4B test). The program will display progressing and result information. Press Button0~Button1 of the FPGA board to start SDRAM verify process, and press Button0 for continued test.
- For DDR4x4 quick test, please input key '1' and press 'Enter' in the nios2-terminal as shown in Figure 6-5. The program will display progressing and result information. Press Button0~Button1 of the FPGA board to start SDRAM verify process, and press Button0 for continued test.

🔤 G:\intelFPGA_pro\20.2\quartus\bin64\nios2-terminal.exe
====== DE10-Agilex NIOS DDR4x4 Program ====== [0] DDR4x4 Test [1] DDR4x4 Quick Test Input your chioce:0 ===== DDR4x4 Test! Size=A: 8GB, B: 8GB, C: 8GB, D: 8GB ===== ===============================
Press any BUTTON on the board to start test [BUTTON-0 for continued test] ====> DDR4x4 Testing, Iteration: 1 DDR4x4 Reset durations, 0.548 seconds DDR4x4 Calibration Duration:0.000 seconds, == DDR4-A Testing DDR4 address bank: 0GB ~ 1GB:
write 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
read/verify 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% DDR4 address bank: 1GB ~ 2GB:
write 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% med/ungify
DB4 address bank: 2CB ~ 3CB:
write 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
read/verify 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% DDR4 address bank: 3GB ~ 4GB:
write 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
read/verify 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% DDR4 address bank: 4CB ~ 5CB:
write 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
read/verify 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% DDR4 address bank: 56B ~ 66B:
write 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
read/verify 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% DDR4 address bank: 6CB ~ 7CB:
write 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
read/verify 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% DDR4 address bank: 7CB ~ 8CB:
write 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
read/verify 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% DDR4A test:Pass. 1563 seconds

Figure 6-3 Progress and Result Information for the DDR4A Test



C:1. G:\intelFPGA_pro\20.2\quartus\bin64\nios2-1 = DDR4-B Testing.. DDR4 address bank: OGB \sim 1GB; write... 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% read/verify.. 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% DDR4 address bank: 1GB ~ 2GB: write... 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% read/verify... 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% DDR4 address bank: 2GB ~ 3GB: write... 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% read/verify.. 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% DDR4 address bank: 3GB ~ 4GB: write... 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% read/verify... 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% DDR4 address bank: 4GB ~ 5GB: write... 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% read/verify... 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% DDR4 address bank: 5GB ~ 6GB: write... 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% read/verify... 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% DDR4 address bank: 6GB ~ 7GB: write... 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% read/verify... 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% DDR4 address bank: 7GB 86B: write... 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% read/verify... 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% DDR4B test:Pass, 1577 seconds

Figure 6-4 Progress and Result Information for the DDR4B Test



G:\intelFPGA_pro\20.2\quartus\bin64\nios2-terminal.exe
====== DE10-Agilex NIOS DDR4x4 Program ====================================
[1] DDR4x4 Quick Test
Input your chioce:1
===== DDR4x4 Test! Size=A: 8GB, B: 8GB, C: 8GB, D: 8GB =====
Duran our DUTTON on the bound to start toot [DUTTON O for continued toot]
Press any BUTTON on the board to start test [BUTTON-0 for continued test] =====> DDR4x4 Testing, Iteration: 1
DDR4x4 Reset durations, 0.548 seconds
DDR4x4 Calibration Duration:0.000 seconds,
== DDR4-A Testing
DDR4 addrage hank: $OCB \simeq 1CB$: $PASS$
DDR4 address bank: $1GB \simeq 2GB$: PASS DDR4 address bank: $2GB \simeq 3GB$: PASS
DDR4 address bank: 2GB 🖉 3GB: PASS
DDR4 address bank: 3GR 74GR: PASS
DDR4 address bank: $4GB \approx 5GB$: PASS
DDR4 address bank: 5GB \sim 6GB: PASS DDR4 address bank: 5GB \sim 7GB: PASS
DDR4 address bank: 66B 76B: PASS DDR4 address bank: 76B ~ 8GB: PASS
DDR4A dodress bank: 76b 86b; 7655 DDR4A test:Pass, 30 seconds
== DDR4-B Testing
DDR4 address bank: OGR \sim 1GR: PASS
DDR4 address bank: 0GB \sim 1GB: PASS DDR4 address bank: 1GB \sim 2GB: PASS DDR4 address bank: 2GB \sim 3GB: PASS
DDR4 address bank: $2GB \sim 3GB$: PASS
DDP4 address bonks $2CP \xrightarrow{\sim} 4CP$, DASS
DDR4 address bank: $4GB \sim 5GB$: PASS DDR4 address bank: $5GB \sim 6GB$: PASS DDR4 address bank: $5GB \sim 7GB$: PASS DDR4 address bank: $6GB \sim 7GB$: PASS
DDR4 address bank: 5GB ~ 6GB: PASS
DDR4 address bank: 6GB ~ 7GB: PASS
DDR4 address bank: 7GB 8GB: PASS
DDR4B test:Pass, 30 seconds
== DDR4-C Testing DDR4 address bank: OGB ~ 1GB: PASS
DDR4 addrage hank: $1CB \approx 9CB$; PASS
DDP4 address honks $2CP \approx 2CP_{\rm c} DASS$
DDR4 address bank: 20B ~ 30B. PASS DDR4 address bank: 3GB ~ 4GB: PASS
DDR4 address bank: $4GB \sim 5GB$: PASS
DDR4 address bank: 3GB ~ 4GB: PASS DDR4 address bank: 4GB ~ 5GB: PASS DDR4 address bank: 5GB ~ 6GB: PASS DDR4 address bank: 6GB ~ 7GB: PASS DDR4 address bank: 6GB ~ 2GB PASS
DDR4 address bank: 6GB ~ 7GB: PASS
DDK4 address bank: 76B 86B: PASS
DDR4C test:Pass, 30 seconds
== DDR4-D Testing
DDR4 address bank: OGB \sim 1GB: PASS
DDR4 address bank: 1GB ~ 2GB: PASS DDR4 address bank: 2GB ~ 3GB: PASS
DDR4 address bank: 2GB 3GB: PASS DDR4 address bank: 3GB 4GB: PASS DDR4 address bank: 4GB 5GB: PASS DDR4 address bank: 5GB 6GB: PASS
DDR4 address bank: 4GB ~ 5GB: PASS
DDR4 address bank: 5GB \sim 6GB: PASS
DDR4 address bank: 6GB \sim 7GB: PASS
DDR4 address bank: 7GB ~ 8GB: PASS
DDR4D test:Pass, 30 seconds

Figure 6-5 Progress and Result Information for the DDR4A~DDR4D quick test



Chapter 7

PCI Express Reference Design for Windows

CI Express is commonly used in consumer, server, and industrial applications, to link motherboard-mounted peripherals. From this demonstration, it will show how the PC Windows and FPGA communicate with each other through the PCI Express interface. Agilex Hard IP for PCI Express with Avalon-MM DMA IP is used in this demonstration. For detail about this IP, please refer to Intel document ug ptile pcie avmm.

7.1 PCI Express System Infrastructure

Figure 7-1 shows the infrastructure of the PCI Express System in this demonstration. It consists of two primary components: FPGA System and PC System. The FPGA System is developed based on Agilex Hard IP for PCI Express with Avalon-MM DMA. The application software on the PC side is developed by Terasic based on Intel's PCIe kernel mode driver.






Figure 7-1 Infrastructure of PCI Express System

7.2 PC PCI Express Software SDK

The FPGA System CD contains a PC Windows based SDK to allow users to develop their 64-bit software application on 64-bits Windows 7 or Window XP. The SDK is located in the "CDROM\Demonstrations\PCIe_SW_KIT\Windows" folder which includes:

- PCI Express Driver
- PCI Express Library
- PCI Express Examples

The kernel mode driver assumes the PCIe vendor ID (VID) is 0x1172 and the device ID (DID) is 0x09C4. If different VID and DID are used in the design, users need to modify the PCIe vendor ID (VID) and device ID (DID) in the driver INF file accordingly.

The PCI Express Library is implemented as a single DLL named TERASIC_PCIE_AVMM512.DLL. This file is a 64-bit DLL. When the DLL is exported to the software API, users can easily communicate with the FPGA. The library provides the following functions:



- Basic data read and write
- Data read and write by DMA

For high performance data transmission, AVMM DMA is required as the read and write operations, which are specified under the hardware design on the FPGA.

7.3 PCI Express Software Stack

Figure 7-2 shows the software stack for the PCI Express application software on 64-bit Windows. The PCIe library module TERASIC_PCIE_AVMM512.dll provides DMA and direct I/O access allowing user application program to communicate with FPGA. Users can develop their applications based on this DLL. The altera_pcie_win_driver.sys kernel driver is provided by Altera.

User Application		
ţ		
FERASIC_PCIE_AVMM512.		
∱ User	Mode	
	I Mode	

Figure 7-2 PCI Express Software Stack

Install PCI Express Driver on Windows

The PCIe driver is locate in the folder:

"CDROM\Demonstrations\PCIe_SW_KIT\Windows\PCIe_Driver"

The folder includes the following four files:

- Altera_pcie_win_driver.cat
- Altera_pcie_win_driver.inf
- Altera_pcie_win_driver.sys
- WdfCoinstaller01011.dll

DE10-Agilex

User Manual



To install the PCI Express driver, please execute the steps below:

- 1. Install the DE10-Agilex on the PCIe slot of the host PC
- 2. Make sure the Intel Programmer and USB-Blaster II driver are installed
- 3. Execute test.bat in "CDROM\Demonstrations\PCIe_Fundamental\demo_batch" to configure the FPGA
- 4. Restart windows operation system
- 5. Click the Control Panel menu from Windows Start menu. Click the Hardware and Sound item before clicking the Device Manager to launch the Device Manager dialog. There will be a PCI Device item in the dialog, as shown in Figure 7-3. Move the mouse cursor to the PCI Device item and right click it to select the Updated Driver Software... items.




Figure 7-3 Screenshot of launching Update Driver Software... dialog

6. In the How do you want to search for the driver software dialog, click



DE10-Agilex User Manual Browse my computer for driver software item, as shown in Figure 7-4

🔶 📱 Update Drivers - PCI Device

How do you want to search for drivers?

→ <u>Search automatically for updated driver software</u> Windows will search your computer and the Internet for the latest driver software for your device, unless you've disabled this feature in your device installation settings.

→ Browse my computer for driver software Locate and install driver software manually.

Cancel


×

Figure 7-4 Dialog of Browse my computer for the driver software

 In the Browse for driver software on your computer dialog, click the Browse button to specify the folder where altera_pcie_din_driver.inf is located, as shown in Figure 7-5. Click the Next button.



🔶 📱 Update Drivers - PCI Device



8. When the **Windows Security** dialog appears, as shown **Figure 7-6**, click the **Install** button.






Figure 7-6 Click Install in the dialog of Windows Security


9. When the driver is installed successfully, the successfully dialog will appear, as shown in **Figure 7-7**. Click the **Close** button.



🗧 📱 Update Drivers - Altera PCI API Driver

Windows has successfully updated your drivers

Windows has finished installing the drivers for this device:



<u>C</u>lose

Figure 7-7 Click Close when the installation of the Altera PCI API Driver is complete

10. Once the driver is successfully installed, users can see the **Altera PCI API Driver** under the device manager window, as shown in **Figure 7-8**.






Figure 7-8 Altera PCI API Driver in Device Manager

Create a Software Application

All the files needed to create a PCIe software application are located in the directory CDROM\demonstration\PCIe_SW_KIT\Windows\PCIe_Library. It includes the following files:

- TERASIC_PCIE_AVMM512.h
- TERASIC_PCIE_AVMM512.DLL (64-bit DLL)

Below lists the procedures to use the SDK files in users' C/C++ project:

- 1. Create a 64-bit C/C++ project.
- 2. Include TERASIC_PCIE_AVMM512.h in the C/C++ project.
- Copy TERASIC_PCIE_AVMM512.DLL to the folder where the project.exe is located.
- 4. Dynamically load TERASIC_PCIE_AVMM512.DLL in C/C++ program. To load the DLL, please refer to the PCIe fundamental example below.
- 5. Call the SDK API to implement the desired application.

Users can easily communicate with the FPGA through the PCIe bus through the TERASIC_PCIE_AVMM512.DLL API. The details of API are described below:



DE10-Agilex User Manual www.terasic.com August 16, 2023

7.4 PCI Express Library API

Below shows the exported API in the TERASIC_PCIE_AVMM512.DLL. The API prototype is defined in the TERASIC_PCIE_AVMM512.h.

Note: the Linux library terasic_pcie512_qsys.so also use the same API and header file.

PCIE_Open

Function:

Open a specified PCIe card with vendor ID, device ID, and matched card index.

Prototype:

PCIE_HANDLE PCIE_Open(

uint8_t wVendorID,

uint8_t wDeviceID,

uint8_t wCardIndex);

Parameters:

wVendorID:

Specify the desired vendor ID. A zero value means to ignore the vendor ID.

wDeviceID:

Specify the desired device ID. A zero value means to ignore the device ID.

wCardIndex:

Specify the matched card index, a zero based index, based on the matched vendor ID and device ID.

Return Value:

Return a handle to presents specified PCIe card. A positive value is return if the PCIe card is opened successfully. A value zero means failed to connect the target PCIe card.

This handle value is used as a parameter for other functions, e.g. PCIE_Read32.

Users need to call PCIE_Close to release handle once the handle is no longer used.

PCIE_Close

Function:

Close a handle associated to the PCIe card.

Prototype:

void PCIE Close(

PCIE_HANDLE hPCIE);



Parameters:

hPCIE:

A PCIe handle return by PCIE_Open function.

Return Value:

None.

PCIE_Read32

Function:

Read a 32-bit data from the FPGA board.

Prototype:

bool PCIE_Read32(

PCIE_HANDLE hPCIE,

PCIE_BAR PcieBar,

PCIE_ADDRESS PcieAddress,

uint32_t *pdwData);

Parameters:

hPCIE:

A PCIe handle return by PCIE_Open function.

PcieBar:

Specify the target BAR.

PcieAddress:

Specify the target address in FPGA.

pdwData:

A buffer to retrieve the 32-bit data.

Return Value:

Return true if read data is successful; otherwise false is returned.

PCIE_Write32

Function:

Write a 32-bit data to the FPGA Board.

Prototype:

bool PCIE_Write32(

PCIE_HANDLE hPCIE,

PCIE_BAR PcieBar,

PCIE_ADDRESS PcieAddress,

uint32_t dwData);



Parameters:

hPCIE:

A PCIe handle return by PCIE_Open function.

PcieBar:

Specify the target BAR.

PcieAddress:

Specify the target address in FPGA.

dwData:

Specify a 32-bit data which will be written to FPGA board.

Return Value:

Return **true** if write data is successful; otherwise **false** is returned.

PCIE_Read8

Function:

Read an 8-bit data from the FPGA board.

Prototype:

bool PCIE_Read8(

PCIE_HANDLE hPCIE,

PCIE_BAR PcieBar,

PCIE_ADDRESS PcieAddress,

uint8_t *pByte);

Parameters:

hPCIE:

A PCIe handle return by PCIE_Open function.

PcieBar:

Specify the target BAR.

PcieAddress:

Specify the target address in FPGA.

pByte:

A buffer to retrieve the 8-bit data.

Return Value:

Return **true** if read data is successful; otherwise **false** is returned.

PCIE_Write8

Function:

Write an 8-bit data to the FPGA Board.



Prototype:

bool PCIE_Write8(

PCIE_HANDLE hPCIE,

PCIE_BAR PcieBar,

PCIE_ADDRESS PcieAddress,

uint8_t Byte);

Parameters:

hPCIE:

A PCIe handle return by PCIE_Open function.

PcieBar:

Specify the target BAR.

PcieAddress:

Specify the target address in FPGA.

Byte:

Specify an 8-bit data which will be written to FPGA board.

Return Value:

Return **true** if write data is successful; otherwise **false** is returned.

PCIE_DmaRead

Function:

Read data from the memory-mapped memory of FPGA board in DMA.

Prototype:

bool PCIE_DmaRead(

PCIE_HANDLE hPCIE,

PCIE_LOCAL_ADDRESS LocalAddress,

void *pBuffer,

uint64_t dwBufSize64

);

Parameters:

hPCIE:

A PCIe handle return by PCIE_Open function.

LocalAddress:

Specify the target memory-mapped address in FPGA.

pBuffer:

A pointer to a memory buffer to retrieved the data from FPGA. The size of buffer should be equal or larger the dwBufSize.



dwBufSize64:

Specify the byte number of data retrieved from FPGA.

Return Value:

Return true if read data is successful; otherwise false is returned.

PCIE_DmaWrite

Function:

Write data to the memory-mapped memory of FPGA board in DMA.

Prototype:

bool PCIE_DmaWrite(

PCIE_HANDLE hPCIE,

PCIE_LOCAL_ADDRESS LocalAddress,

void *pData,

uint64_t dwDataSize64

);

Parameters:

hPCIE:

A PCIe handle return by PCIE_Open function.

LocalAddress:

Specify the target memory mapped address in FPGA.

pData:

A pointer to a memory buffer to store the data which will be written to FPGA.

dwDataSize64:

Specify the byte number of data which will be written to FPGA.

Return Value:

Return true if write data is successful; otherwise false is returned.

PCIE_ConfigRead32

Function:

Read PCIe Configuration Table. Read a 32-bit data by given a byte offset.

Prototype:

bool PCIE_ConfigRead32 (

PCIE_HANDLE hPCIE,

uint32_t Offset,

uint32_t *pdwData

);



Parameters:

hPCIE:

A PCIe handle return by PCIE_Open function.

Offset:

Specify the target byte of offset in PCIe configuration table.

pdwData:

A 4-bytes buffer to retrieve the 32-bit data.

Return Value:

Return **true** if read data is successful; otherwise **false** is returned.

7.5 PCIe Reference Design -

Fundamental

The application reference design shows how to implement fundamental control and data transfer in DMA. In the design, basic I/O is used to control the BUTTON and LED on the FPGA board. High-speed data transfer is performed by the DMA.

Demonstration Files Location

The demo file is located in the batch folder:

CDROM\Demonstrations\PCIe_Fundamental\demo_batch

The folder includes following files:

- FPGA Configuration File: DE10_Agilex.sof
- Download Batch file: test.bat
- Windows Application Software folder: windows_app, includes
 - ♦ PCIE_FUNDAMENTAL.exe
 - ♦ TERASIC_PCIE_AVMM512.dll

Demonstration Setup

1. Install the FPGA board on your PC as shown in Figure 7-9.






Figure 7-9 FPGA board installation on PC

- 2. Configure FPGA with DE10_Agilex.sof by executing the test.bat.
- 3. Install the PCIe driver if necessary. The driver is located in the folder: CDROM\Demonstration\PCIe_SW_KIT\Windows\PCIe_Driver.
- 4. Restart Windows
- 5. Make sure that Windows has detected the FPGA Board by checking the Windows Device Manager as shown in **Figure 7-10**.





6. Go to windows_app folder, execute PCIE_FUNDMENTAL.exe. A menu will appear as shown in **Figure 7-11**.






Figure 7-11 Screenshot of Program Menu

Type 0 followed by a ENTER key to select Led Control item, then input 15 (hex 0x0f) will make all LEDs on as shown in Figure 7-12. If input 0 (hex 0x00), all LEDs will be turned off.






Figure 7-12 Screenshot of LED Control

8. Type 1 followed by an ENTER key to select Button Status Read item. The button status will be reported as shown in **Figure 7-13**.






Figure 7-13 Screenshot of Button Status Report

9. Type 2 followed by an ENTER key to select the DMA Testing item. The DMA test result will be reported as shown in **Figure 7-14**.






Figure 7-14 Screenshot of DMA Memory Test Result

10. Type 99 followed by an ENTER key to exit this test program

Development Tools

- Quartus Prime 21.2 Pro Edition
- Visual C++ 2019


Demonstration Source Code Location

- Quartus Project: Demonstrations\PCIe_Fundamental
- C++ Project: Demonstrations\PCIe_SW_KIT\Windows\PCIE_FUNDAMENTAL

FPGA Application Design

Figure 7-15 shows the system block diagram in the FPGA system. In the **Platform Designer** (formerly Qsys), the PIO controller is used to control the LED and monitor the Button Status, and the On-Chip memory is used for performing DMA testing. The PIO controllers and the On-Chip memory are connected to the PCI Express Hard IP





controller through the Memory-Mapped Interface.



Windows Based Application Software Design

The application software project is built by Visual C++ 2019. The project includes the following major files:

Name	Description
PCIE_FUNDAMENTAL.cpp	Main program
PCIE.c	Implement dynamically load for
PCIE.h	TERAISC_PCIE_AVMM.DLL
TERASIC_PCIE_AVMM512.h	SDK library file, defines constant and data structure

The main program PCIE_FUNDAMENTAL.cpp includes the header file "PCIE.h" and defines the controller address according to the FPGA design.

#define DEMO_PCIE_USER_BAR #define DEMO_PCIE_IO_LED_ADDR #define DEMO_PCIE_IO_BUTTON_ADDR	PCIE_BAR4 0x800000 0x800040
#define DEMO_PCIE_NEM_ADDR #define DEMO_PCIE_MEM_ADDR	0x100000
#define MEM_SIZE	(512*1024) //512KB



The base address of BUTTON and LED controllers are 0x800040 and 0x800000 based on the PCIE_BAR4, respectively. The on-chip memory base address is 0x100000 relative to the DMA controller.

Before accessing the FPGA through PCI Express, the application first calls the PCIE_Load to dynamically load the TERASIC_PCIE_AVMM512.DLL. Then, it calls PCIE_Open to open the PCI Express driver. The constant DEFAULT_PCIE_VID and DEFAULT_PCIE_DID used in the PCIE_Open are defined in TERASIC_PCIE_AVMM512.h. If developers change the Vendor ID and Device ID and PCI Express IP, they also need to change the ID value defined in TERASIC_PCIE_AVMM512.h. If the return value of PCIE_Open is zero, it means the driver cannot be accessed successfully. In this case, please make sure:

- The FPGA is configured with the associated bit-stream file and the host is rebooted.
- The PCI express driver is loaded successfully.

The LED control is implemented by calling **PCIE_Write32** API, as shown below:

```
bPass = PCIE_Write32(hPCIe, DEMO_PCIE_USER_BAR, DEMO_PCIE_IO_LED_ADDR, (uint32_t) Mask);
```

The button status query is implemented by calling the **PCIE_Read32** API, as shown below:

```
bPass = PCIE_Read32(hPCIe, DEMO_PCIE_USER_BAR, DEMO_PCIE_IO_BUTTON_ADDR, &Status);
```

The memory-mapped memory read and write test is implemented by **PCIE_DmaWrite** and **PCIE_DmaRead** API, as shown below:

```
bPass = PCIE_DmaWrite(hPCIe, LocalAddr, pWrite, nTestSize);
bPass = PCIE_DmaRead(hPCIe, LocalAddr, pRead, nTestSize);
```



7.6 PCIe Reference Design - DDR4

The application reference design shows how to add the DDR4 Memory Controllers for the DDR4-A SODIMM, DDR4-B SODIMM, DDR4-C SODIMM and DDR4-D SODIMM into the PCIe Quartus project based on the PCIe_Fundamental Quartus project and perform 8GB data DMA for both SODIMM. Also, this demo shows how to call "PCIE_ConfigRead32" API to check PCIe link status.

Demonstration Files Location

The demo file is located in the batch folder:

CDROM\Demonstrations\PCIe_DDR4\demo_batch

The folder includes following files:

- FPGA Configuration File: DE10_Agilex.sof
- Download Batch file: test.bat
- Windows Application Software folder: windows_app, includes
 - ♦ PCIE_DDR4.exe
 - ♦ TERASIC_PCIE_AVMM512.dll

Demonstration Setup

- 1. Install four pieces of DDR4 2666 8GB SODIMM on the FPGA board.
- 2. Install the FPGA board on your PC.
- 3. Configure the FPGA with the DE10_Agilex sof by executing the test.bat.
- 4. Install the PCIe driver if necessary.
- 5. Restart Windows
- 6. Make sure that Windows has detected the FPGA Board by checking the Windows Control panel.
- 7. Go to windows_app folder, execute PCIE_DDR4.exe. A menu will appear as shown in **Figure 7-16**.






Figure 7-16 Screenshot of Program Menu

8. Type 2 followed by the ENTER key to select the Link Info item. The PCIe link information will be shown as in **Figure 7-17**. Gen4 link speed and x16 link width are expected.







Figure 7-17 Screenshot of Link Info

 Type 3 followed by the ENTER key to select DMA On-Chip Memory Test item. The DMA write and read test result will be reported as shown in Figure 7-18.








 Type 4 followed by the ENTER key to select the DMA DDR4-A SODIMM Memory Test item. The DMA write and read test result will be reported as shown in Figure 7-19.








 Type 5 followed by the ENTER key to select the DMA DDR4-B SODIMM Memory Test item. The DMA write and read test result will be reported as shown in Figure 7-20.








12. Type 6 followed by an ENTER key to select DMA DDR4-C SODIMM Memory Test item. The DMA write and read test result will be reported as shown in **Figure 7-21**.







 Type 7 followed by the ENTER key to select the DMA DDR4-D SODIMM Memory Test item. The DMA write and read test result will be reported as shown in Figure 7-22.



D:\DE10-Agilex\PCle_DDR4\demo_batch\windows_app\PClE_DDR4.exe	[
Readback Data Verify DMA-Memory Address = 0x14000000000, Size = 0x200000000 bytes pass		^
<pre>[0]: Led control [1]: Button Status Read [2]: Link Info [3]: DMA On-Chip Memory Test [4]: DMA DDR4-A Sodimm Memory Test [5]: DMA DDR4-B Sodimm Memory Test [6]: DMA DDR4-C Sodimm Memory Test [7]: DMA DDR4-D Sodimm Memory Test [9]: Quit Plesae input your selection:7 DMA Memory Test, Address = 0x1600000000, Size = 0x200000000 Bytes Generate Test Pattern DMA Write DMA Write DMA Read (1600000000 - 1800000000) Readback Data Verify DMA-Memory Address = 0x1600000000, Size = 0x200000000 bytes pass</pre>		
<pre>[0]: Led control [1]: Button Status Read [2]: Link Info [3]: DMA On-Chip Memory Test [4]: DMA DDR4-A Sodimm Memory Test [5]: DMA DDR4-B Sodimm Memory Test [6]: DMA DDR4-C Sodimm Memory Test [7]: DMA DDR4-D Sodimm Memory Test [99]: Quit Plesae input your selection:_</pre>		v



14. Type 99 followed by the ENTER key to exit this test program.

- Development Tools
- Quartus Prime 21.2 Pro Edition
- Visual C++ 2019

Demonstration Source Code Location


- Quartus Project: Demonstrations\PCIE_DDR4
- Visual C++ Project: Demonstrations\PCIe_SW_KIT\Windows\PCIe_DDR4

FPGA Application Design

Figure 7-23 shows the system block diagram in the FPGA system. In the **Platform Designer** (formerly Qsys), the PIO controller is used to control the LED and monitor the Button Status, and the On-Chip memory is used for performing DMA testing. The PIO controllers and the On-Chip memory are connected to the PCI Express Hard IP



controller through the Memory-Mapped Interface.





Windows Based Application Software Design

The application software project is built by Visual C++ 2019. The project includes the following major files:

Name	Description
PCIE_DDR4.cpp	Main program
PCIE.c	Implement dynamically load for
PCIE.h	TERAISC_PCIE_AVMM.DLL
TERASIC_PCIE_AVMM512.h	SDK library file, defines constant and data structure

The main program PCIE_DDR4.cpp includes the header file "PCIE.h" and defines the controller address according to the FPGA design.

<pre>#define DEMO_PCIE_USER_BAR #define DEMO_PCIE_IO_LED_ADDR #define DEMO_PCIE_IO_BUTTON_ADDR #define DEMO_PCIE_ONCHIP_MEM_ADDR #define DEMO_PCIE_DDR4A_MEM_ADDR #define DEMO_PCIE_DDR4A_MEM_ADDR</pre>	PCIE_BAR4 0x800000 0x800040 0x100000 0x1000000000 0x1200000000
<pre>#define DEMO_PCIE_DDR4B_MEM_ADDR #define DEMO_PCIE_DDR4C_MEM_ADDR #define DEMO_PCIE_DDR4D_MEM_ADDR</pre>	0x140000000 0x160000000
<pre>#define ONCHIP_MEM_TEST_SIZE #define DDR4A_MEM_TEST_SIZE #define DDR4B_MEM_TEST_SIZE #define DDR4C_MEM_TEST_SIZE #define DDR4D_MEM_TEST_SIZE</pre>	(512*1024) //512KB (8u11*1024*1024*1024) //8GB (8u11*1024*1024*1024) //8GB (8u11*1024*1024*1024) //8GB (8u11*1024*1024*1024) //8GB



DE10-Agilex

User Manual

www.terasic.com August 16, 2023 The base address of BUTTON and LED controllers are 0x800040 and 0x800000 based on PCIE_BAR4, respectively. The on-chip memory base address is 0x100000 relative to the DMA controller. The above definitions are the same as those in the PCIe Fundamental demo.

Before accessing the FPGA through PCI Express, the application first calls PCIE_Load to dynamically load the TERASIC_PCIE_AVMM512.DLL. Then, it calls PCIE Open to open the PCI Express driver. The constant DEFAULT PCIE VID and DEFAULT PCIE DID used in the PCIE Open defined are in TERASIC PCIE AVMM512.h. If developers change the Vendor ID and Device ID and PCI Express IP, they also need to change the ID value defined in TERASIC PCIE AVMM512.h. If the return value of PCIE Open is zero, it means the driver cannot be accessed successfully. In this case, please make sure:

- The FPGA is configured with the associated bit-stream file and the host is rebooted.
- The PCI express driver is loaded successfully.

The LED control is implemented by calling PCIE_Write32 API, as shown below:

```
bPass = PCIE_Write32(hPCIe, DEMO_PCIE_USER_BAR, DEMO_PCIE_IO_LED_ADDR, (uint32_t) Mask);
```

The button status query is implemented by calling the **PCIE_Read32** API, as shown below:

```
bPass = PCIE_Read32(hPCIe, DEMO_PCIE_USER_BAR, DEMO_PCIE_IO_BUTTON_ADDR, &Status);
```

The memory-mapped memory read and write test is implemented by **PCIE_DmaWrite** and **PCIE_DmaRead** API, as shown below:

```
bPass = PCIE_DmaWrite(hPCIe, LocalAddr, pWrite, nTestSize);
bPass = PCIE_DmaRead(hPCIe, LocalAddr, pRead, nTestSize);
```

The PCIe link information is implemented by PCIE_ConfigRead32 API, as shown below:



```
// read config - link status
if (PCIE_ConfigRead32(hPCIe, 0x80, &Data32)) {
    switch ((Data32 \gg 16) & OxOF) {
    case 1:
        printf("Current Link Speed is Gen1\n");
        break;
    case 2:
        printf("Current Link Speed is Gen2\n");
        break;
    case 3:
        printf("Current Link Speed is Gen3\n");
       break;
    case 4:
        printf("Current Link Speed is Gen4\n");
        break;
    default:
        printf("Current Link Speed is Unknown\n");
        break;
    }
    switch ((Data32 >> 20) & 0x3F) {
    case 1:
        printf("Negotiated Link Width is x1\n");
        break;
    case 2:
        printf("Negotiated Link Width is x2\n");
        break;
    case 4:
        printf("Negotiated Link Width is x4\n");
        break;
    case 8:
        printf("Negotiated Link Width is x8\n");
        break;
    case 16:
        printf("Negotiated Link Width is x16\n");
        break;
    default:
        printf("Negotiated Link Width is Unknown\n");
       break;
    }
} else {
   bPass = false;
}
```



Chapter 8

PCI Express Reference Design for Linux

CI Express is commonly used in consumer, server, and industrial applications, to link motherboard-mounted peripherals. From this demonstration, it will show how the PC Linux and FPGA communicate with each other through the PCI Express interface. Agilex Hard IP for PCI Express with Avalon-MM DMA IP is used in this demonstration. For detail about this IP, please refer to Intel document ug ptile pcie avmm.

8.1 PCI Express System Infrastructure

Figure 8-1 shows the infrastructure of the PCI Express System in this demonstration. It consists of two primary components: FPGA System and PC System. The FPGA System is developed based on Agilex Hard IP for PCI Express with Avalon-MM DMA. The application software on the PC side is developed by Terasic based on Intel's PCIe kernel mode driver.






Figure 8-1 Infrastructure of PCI Express System

8.2 PC PCI Express Software SDK

The FPGA System CD contains a PC Linux based SDK to allow users to develop their 64-bit software application on 64-bits Linux. Ubuntu 20.04 is recommended. The SDK is located in the "CDROM/Demonstrations/PCIe_SW_KIT/Linux" folder which includes:

- PCI Express Driver
- PCI Express Library
- PCI Express Examples

The kernel mode driver assumes the PCIe vendor ID (VID) is 0x1172 and the device ID (DID) is 0x09C4. If different VID and DID are used in the design, users need to modify the PCIe vendor ID (VID) and device ID (DID) in the driver project and rebuild the driver. The ID is defined in the file PCIe_SW_KIT/Linux/PCIe_Driver/intel_fpga_pcie_setup.h.

The PCI Express Library is implemented as a single .so file named terasic_pcie512_qsys.so.

This file is a 64-bit library file. With the library exported software API, users can easily communicate with the FPGA. The library provides the following functions:



- Basic data read and write
- Data read and write by DMA

For high performance data transmission, AVMM DMA is required as the read and write operations are specified under the hardware design on the FPGA.

8.3 PCI Express Software Stack

Figure 8-2 shows the software stack for the PCI Express application software on 64-bit Linux. The PCIe library module terasic_pcie512_qsys.so provides DMA and direct I/O access for user application program to communicate with FPGA. Users can develop their applications based on this .so library file. The intel_fpga_pcie_drv.ko kernel driver is provided by Intel.




Figure 8-2 PCI Express Software Stack

Install PCI Express Driver on Linux

To make sure the PCIe driver can meet your kernel of Linux distribution, the driver intel_fpga_pcie_drv.ko should be recompiled before it is used. The PCIe driver project is locate in the folder:

"CDROM/Demonstrations/PCIe_SW_KIT/Linux/PCIe_Driver"

159

The folder includes the following files:

- intel_fpga_pcie_chr.c
- intel_fpga_pcie_chr.h

DE10-Agilex

User Manual



- intel_fpga_pcie_dma.c
- intel_fpga_pcie_dma.h
- intel_fpga_pcie_ioctl.c
- intel_fpga_pcie_ioctl.h
- intel_fpga_pcie_setup.c
- intel_fpga_pcie_setup.h
- intel_fpga_pcie.h
- intel_fpga_pcie_ip_params.h
- Makefile
- load_driver
- unload
- config_file

To compile and install the PCI Express driver, please execute the steps below:

- 1. Install the DE10-Agilex the PCIe slot of the host PC
- 2. Make sure Quartus Programmer and USB-Blaster II driver are installed
- 3. Open a terminal and use "cd" command to go to the folder "CDROM/Demonstrations/PCIe Fundamental/demo batch".
- 4. Set QUARTUS_ROOTDIR variable pointing to the Quartus installation path. Set QUARTUS_ROOTDIR variable by tying the following commands in terminal. Replace "/home/user/intelFPGA_pro/21.2/quartus" to your quartus installation path.

export QUARTUS_ROOTDIR=/home/user/intelFPGA_pro/21.2/quartus

- 5. Execute "sudo -E sh test.sh" command to configure the FPGA
- 6. Restart the Linux operation system. In Linux, open a terminal and use "cd" command to goto the PCIe_Driver folder
- 7. Type the following commands to compile and install the driver intel_fpga_pcie_drv.ko, and make sure driver is loaded successfully and FPGA is detected by the driver as shown in **Figure 8-3**.
 - make
 - sudo sh load_driver
 - dmesg | tail -n 15



er@user-lab	:~/DE10-Agilex/PCIe_SW_KIT/Linux/PCIe_Driver\$ dmesg tail -n 15
9.900197] Bluetooth: RFCOMM socket layer initialized
9.900199] Bluetooth: RFCOMM ver 1.11
11.337066] ISO 9660 Extensions: Microsoft Joliet Level 3
11.340423	ISO 9660 Extensions: Microsoft Joliet Level 3
11.345377	EXT4-fs (sdb3): mounted filesystem with ordered data mode. Opts: (null)
11.350317] ISO 9660 Extensions: RRIP_1991A
11.375975] rfkill: input handler disabled
11.714172] igb 0000:05:00.0 enp5s0: igb: enp5s0 NIC Link is Up 1000 Mbps Full Duplex, Flow Control: RX/TX
11.825869] IPv6: ADDRCONF(NETDEV_CHANGE): enp5s0: link becomes ready
256.982817) intel_fpga_pcie_drv: loading out-of-tree module taints kernel.
256.982843] intel_fpga_pcie_drv: module verification failed: signature and/or required key missing - tainting kerne
256.983307] intel_fpga_pcie_drv 0000:01:00.0: enabling device (0000 -> 0002)
256.983362] intel_fpga_pcie_probe - 0184;
256.983361	VID = 0x1172, DevID = 0x9c4, bus:dev.func = 01:00.00: enable PCIe device successful)

Figure 8-3 Screenshot of install PCIe driver

Create a Software Application

All the files needed to create a PCIe software application are located in the directory CDROM/Demonstrations/PCIe_SW_KIT/Linux/PCIe_Library. It includes the following files:

- TERASIC_PCIE_AVMM512.h
- terasic_pcie512_qsys.so (64-bit library)

Below lists the procedures to use the library in users' C/C++ project:

- 1. Create a 64-bit C/C++ project.
- 2. Include TERASIC_PCIE_AVMM512.h in the C/C++ project.
- Copy terasic_pcie512_qsys.so to the folder where the project execution file is located.
- 4. Dynamically load terasic_pcie512_qsys.so in C/C++ program. To load the terasic_pcie512_qsys.so, please refer to the PCIe fundamental example below.
- 5. Call the library API to implement the desired application.

Users can easily communicate with the FPGA through the PCIe bus through the terasic_pcie512_qsys.so API. The details of API are described below sections.

8.4 PCI Express Library API

The API is the same as Windows Library. Please refer to the section **PCI Express** Library API in this document.

8.5 PCIe Reference Design -



DE10-Agilex User Manual

Fundamental

The application reference design shows how to implement fundamental control and data transfer in the DMA. In the design, basic I/O is used to control the BUTTON and LED on the FPGA board. High-speed data transfer is performed by the DMA.



The demo file is located in the batch folder:

CDROM/Demonstrations/PCIe_Fundamental/demo_batch

The folder includes following files:

- FPGA Configuration File: DE10_Agilex.sof
- Download Batch file: test.sh
- Linux Application Software folder : linux_app, includes
 - ♦ PCIE_FUNDAMENTAL
 - ♦ terasic_pcie512_qsys.so

Demonstration Setup

1. Install the FPGA board on your PC as shown in Figure 8-4.





Figure 8-4 FPGA board installation on PC

- Open a terminal and use "cd" command to goto "CDROM/Demonstrations/PCIe_Fundamental/demo_batch".
- 3. Set QUARTUS_ROOTDIR variable pointing to the Quartus installation path. Set QUARTUS_ROOTDIR variable by tying the following commands in terminal. Replace /home/user/intelFPGA_pro/21.2/quartus to your quartus installation path.

export QUARTUS_ROOTDIR=/home/user/intelFPGA_pro/21.2/quartus

- 4. Execute "sudo -E sh test.sh" command to configure the FPGA
- 5. Restart Linux
- 6. Install PCIe driver. The driver is located in the folder:

CDROM/Demonstration/PCIe_SW_KIT/Linux/PCIe_Driver.

7. Type "lspci -nn | grep 1172:09c4" to make sure the Linux has detected the FPGA Board as shown below.



user@user-lab:~/DE10-Agilex/PCIe_SW_KIT/Linux/PCIe_Driver\$ lspci -nn ;	grep 1172:09c4
01:00.0 Non-VGA unclassified device [0000]: Altera Corporation Device [1172:09c4] (rev 01)

 Goto linux_app folder, execute PCIE_FUNDAMENTAL. A menu will appear as shown in Figure 8-5.




Figure 8-5 Screenshot of Program Menu

9. Type 0 followed by the ENTER key to select the Led Control item, then input 15 (hex 0x0f) will turn all leds on as shown in **Figure 8-6**. If input 0 (hex 0x00), all led will be turned off.





Figure 8-6 Screenshot of LED Control

10. Type 1 followed by the ENTER key to select the Button Status Read item. The button status will be reported as shown in **Figure 8-7**.




Figure 8-7 Screenshot of Button Status Report

11. Type 2 followed by the ENTER key to select the DMA Testing item. The DMA test result will be reported as shown in **Figure 8-8**.



Figure 8-8 Screenshot of DMA Memory Test Result



165

12. Type 99 followed by the ENTER key to exit this test program

- Development Tools
- Quartus Prime 21.2 Pro Edition
- GNU Compiler Collection, Version 9.3 is recommended

Demonstration Source Code Location

- Quartus Project: Demonstrations/PCIe_Fundamental
- C++ Project: Demonstrations/PCIe_SW_KIT/Linux/PCIE_FUNDAMENTAL

FPGA Application Design

Figure 8-9 shows the system block diagram in the FPGA system. In the **Platform Designer** (formerly Qsys), the PIO controller is used to control the LED and monitor the Button Status, and the On-Chip memory is used for performing DMA testing. The PIO controllers and the On-Chip memory are connected to the PCI Express Hard IP controller through the Memory-Mapped Interface.




Figure 8-9 Hardware block diagram of the PCIe reference design

Linux Based Application Software Design

The application software project is built by GNU Toolchain. The project includes the



166

www.terasic.com August 16, 2023 following major files:

Name	Description
PCIE_FUNDAMENTAL.cpp	Main program
PCIE.c	Implement dynamically load for
PCIE.h	terasic_pcie512_qsys.so library file
TERASIC_PCIE_AVMM512.h	SDK library file, defines constant and data structure

The main program PCIE_FUNDAMENTAL.cpp includes the header file "PCIE.h" and defines the controller address according to the FPGA design.

#define #define	DEMO_PCIE_USER_BAR DEMO_PCIE_IO_LED_ADDR DEMO_PCIE_IO_BUTTON_ADDR DEMO_PCIE_MEM_ADDR	PCIE_BAR4 0x800000 0x800040 0x100000
#define	MEM_SIZE	(512*1024) //512KB

The base address of BUTTON and LED controllers are 0x800040 and 0x800000 based on PCIE_BAR4, respectively. The on-chip memory base address is 0x100000 relative to the DMA controller.

Before accessing the FPGA through PCI Express, the application first calls PCIE_Load to dynamically load the terasic_pcie512_qsys.so. Then, it call PCIE_Open to open the PCI Express driver. The constant DEFAULT_PCIE_VID and DEFAULT_PCIE_DID used in PCIE_Open are defined in TERASIC_PCIE_AVMM512.h. If developers change the Vendor ID and Device ID and PCI Express IP, they also need to change the ID value defined in TERASIC_PCIE_AVMM512.h. If the return value of PCIE_Open is zero, it means the driver cannot be accessed successfully. In this case, please make sure:

- The FPGA is configured with the associated bit-stream file and the host is rebooted.
- The PCI express driver is loaded successfully.

The LED control is implemented by calling PCIE_Write32 API, as shown below:

bPass = PCIE_Write32(hPCIe, DEMO_PCIE_USER_BAR, DEMO_PCIE_IO_LED_ADDR, (uint32_t) Mask);



The button status query is implemented by calling the **PCIE_Read32** API, as shown below:

bPass = PCIE_Read32(hPCIe, DEMO_PCIE_USER_BAR, DEMO_PCIE_IO_BUTTON_ADDR, &Status);

The memory-mapped memory read and write test is implemented by **PCIE_DmaWrite** and **PCIE_DmaRead** API, as shown below:

```
bPass = PCIE_DmaWrite(hPCIe, LocalAddr, pWrite, nTestSize);
bPass = PCIE_DmaRead(hPCIe, LocalAddr, pRead, nTestSize);
```

8.6 PCIe Reference Design - DDR4

The application reference design shows how to add DDR4 Memory Controllers for DDR4-A SODIMM,DDR4-B SODIMM, DDR4-C SODIMM and DDR4-D SODIMM into the PCIe Quartus project based on the PCIe_Fundamental Quartus project and perform 8GB data DMA for both SODIMM. Also, this demo shows how to call "PCIE_ConfigRead32" API to check PCIe link status.

Demonstration Files Location

The demo file is located in the batch folder:

CDROM\Demonstrations\PCIe_DDR4\demo_batch

The folder includes following files:

- FPGA Configuration File: DE10_Agilex.sof
- Download Batch file: test.sh
- Linux Application Software folder : linux_app, includes
 - ♦ PCIE_DDR4
 - ♦ terasic_pcie512_qsys.so

Demonstration Setup

- 1. Install four pieces of DDR4 2666 8GB SODIMM on the FPGA board.
- 2. Install the FPGA board on the PCIe Slot of your PC.
- Open a terminal and use "cd" command to go to "CDROM/Demonstrations/PCIe_DDR4/demo_batch".
- 4. Set QUARTUS_ROOTDIR variable pointing to the Quartus installation path. Set QUARTUS_ROOTDIR variable by tying the following commands in the terminal. Replace /home/user/intelFPGA_pro/21.2/quartus to your Quartus installation path.



export QUARTUS_ROOTDIR=/home/user/intelFPGA_pro/21.2/quartus

- 5. Execute "sudo -E sh test.sh" command to configure the FPGA
- 6. Restart Linux
- 7. Install PCIe driver.
- 8. Make sure that Linux has detected the FPGA Board.
- 9. Go to the linux_app folder, execute PCIE_DDR4. A menu will appear as shown in

Figure 8-10.

Buser@user-lab: ~/DE10-Agilex/PCIe_DDR4/demo_batch/linux_app -	×
user@user-lab:~/DE10-Agilex/PCIe_DDR4/demo_batch/linux_app\$./PCIE_DDR4 == Terasic: PCIe Demo Program == ==================================	^
[0]: Led control [1]: Button Status Read [2]: Link Info	
[3]: DMA On-Chip Memory Test [4]: DMA DDR4-A Sodimm Memory Test [5]: DMA DDR4-B Sodimm Memory Test	
[6]: DMA DDR4-C Sodimm Memory Test [7]: DMA DDR4-D Sodimm Memory Test [99]: Quit	
Plesae input your selection:	
	~

Figure 8-10 Screenshot of Program Menu

10. Type 2 followed by the ENTER key to select the Link Info item. The PCIe link information will be shown as in **Figure 8-11**. Gen4 link speed and x16 link width are expected.



	- 0
2]: Link Info	
3]: DMA On-Chip Memory Test	
4]: DMA DDR4-A Sodimm Memory Test	
5]: DMA DDR4-B Sodimm Memory Test	
6]: DMA DDR4-C Sodimm Memory Test	
7]: DMA DDR4-D Sodimm Memory Test	
99]: Quit	
lesae input your selection:2	
ender ID:1172h	
evice ID:09C4h	
urrent Link Speed is Gen4	
Jegotiated Link Width is x16	
aximum Payload Size is 256-byte	
aximum Payload Size is 256-byte	
aximum Payload Size is 256-byte ====================================	
Naximum Payload Size is 256-byte 0]: Led control 1]: Button Status Read 2]: Link Info 3]: DMA On-Chip Memory Test 4]: DMA DDR4-A Sodimm Memory Test 5]: DMA DDR4-B Sodimm Memory Test 6]: DMA DDR4-C Sodimm Memory Test	
<pre>Naximum Payload Size is 256-byte @]: Led control 1]: Button Status Read 2]: Link Info 3]: DMA On-Chip Memory Test 4]: DMA DDR4-A Sodimm Memory Test 5]: DMA DDR4-B Sodimm Memory Test 6]: DMA DDR4-C Sodimm Memory Test 7]: DMA DDR4-D Sodimm Memory Test</pre>	
Maximum Payload Size is 256-byte """"""""""""""""""""""""""""""""""""	

Figure 8-11 Screenshot of Link Info

11. Type 3 followed by the ENTER key to select DMA On-Chip Memory Test item. The DMA write and read test result will be report as shown in **Figure 8-12**.




Figure 8-12 Screenshot of On-Chip Memory DMA Test Result

 Type 4 followed by the ENTER key to select the DMA DDR4-A SODIMM Memory Test item. The DMA write and read test result will be reported as shown in Figure 8-13.






Figure 8-13 Screenshot of DDR4-A SOSIMM Memory DAM Test Result

13. Type 5 followed by the ENTER key to select the DMA DDR4-B SODIMM Memory Test item. The DMA write and read test result will be reported as shown in **Figure**

8-14.




Figure 8-14 Screenshot of DDR4-B SOSIMM Memory DAM Test Result

14. Type 6 followed by the ENTER key to select the DMA DDR4-C SODIMM Memory Test item. The DMA write and read test result will be reported as shown in **Figure**



8-15.

Buser@user-lab: ~/DE10-Agilex/PCIe_DDR4/demo_batch/linux_app	-	×
[3]: DMA On-Chip Memory Test		^
[4]: DMA DDR4-A Sodimm Memory Test		
[5]: DMA DDR4-B Sodimm Memory Test		
[6]: DMA DDR4-C Sodimm Memory Test		
[7]: DMA DDR4-D Sodimm Memory Test		
[99]: Quit		
Plesae input your selection:6		
DMA Memory Test, Address = 0x1400000000, Size = 0x200000000 Bytes		
Generate Test Pattern		
DMA Write		
DMA Read (1400000000 - 160000000)		
Readback Data Verify DMA-Memory Address = 0x1400000000, Size = 0x200000000 bytes pass		
======================================		
[0]: Led control		
[1]: Button Status Read		
[2]: Link Info		
[3]: DMA On-Chip Memory Test		
[4]: DMA DDR4-A Sodimm Memory Test		
[5]: DMA DDR4-B Sodimm Memory Test		
[6]: DMA DDR4-C Sodimm Memory Test		
[7]: DMA DDR4-D Sodimm Memory Test		
[99]: Quit		
Plesae input your selection:		~

Figure 8-15 Screenshot of DDR4-C SOSIMM Memory DAM Test Result

 Type 7 followed by the ENTER key to select the DMA DDR4-D SODIMM Memory Test item. The DMA write and read test result will be reported as shown in Figure 8-16.




Figure 8-16 Screenshot of DDR4-D SOSIMM Memory DAM Test Result

16. Type 99 followed by the ENTER key to exit this test program.



www.terasic.com August 16, 2023

Development Tools


- Quartus Prime 21.2 Pro Edition
- GNU Compiler Collection, Version 9.3 is recommended


Demonstration Source Code Location

- Quartus Project: Demonstrations/PCIE_DDR4
- C++ Project: Demonstrations/PCIe_SW_KIT/Linux/PCIe_DDR4

■ FPGA Application Design

Figure 8-17 shows the system block diagram in the FPGA system. In the **Platform Designer** (formerly Qsys), the PIO controller is used to control the LED and monitor the Button Status, and the On-Chip memory is used for performing DMA testing. The PIO controllers and the On-Chip memory are connected to the PCI Express Hard IP controller through the Memory-Mapped Interface.





Linux Based Application Software Design

The application software project is built by GNU Toolchain. The project includes the following major files:

l	Name		Description	
PCIE_	DDR4.cpp	Main program		
ter asic	DE10-Agilex User Manual	173		www.terasic.com August 16, 2023

PCIE.c	Implement dynamically load for
PCIE.h	terasic_pcie512_qsys.so library file
TERASIC_PCIE_AVMM512.h	SDK library file, defines constant and data structure

The main program PCIE_DDR4.cpp includes the header file "PCIE.h" and defines the controller address according to the FPGA design.

<pre>#define DEMO_PCIE_USER_BAR #define DEMO_PCIE_IO_LED_ADDR #define DEMO_PCIE_IO_BUTTON_ADDR #define DEMO_PCIE_ONCHIP_MEM_ADDR #define DEMO_PCIE_DDR4A_MEM_ADDR #define DEMO_PCIE_DDR4B_MEM_ADDR #define DEMO_PCIE_DDR4C_MEM_ADDR #define DEMO_PCIE_DDR4D_MEM_ADDR</pre>	PCIE_BAR4 0x800000 0x800040 0x1000000 0x1000000000 0x1200000000 0x1400000000 0x160000000
#define ONCHIP_MEM_TEST_SIZE	(512*1024) //512KB
#define DDR4A_MEM_TEST_SIZE	(8ull*1024*1024*1024) //8GB
#define DDR4B_MEM_TEST_SIZE	(8ull*1024*1024*1024) //8GB
#define DDR4C_MEM_TEST_SIZE	(8ull*1024*1024*1024) //8GB
#define DDR4D_MEM_TEST_SIZE	(8ull*1024*1024*1024) //8GB

The base address of BUTTON and LED controllers are 0x800040 and 0x800000 based on PCIE_BAR4, respectively. The on-chip memory base address is 0x100000 relative to the DMA controller. The above definition is the same as those in PCIe Fundamental demo.

Before accessing the FPGA through PCI Express, the application first calls the PCIE_Load to dynamically load the terasic_pcie512_qsys.so. Then, it calls the PCIE_Open to open the PCI Express driver. The constant DEFAULT_PCIE_VID and DEFAULT_PCIE_DID used in the PCIE_Open are defined in TERASIC_PCIE_AVMM512.h. If developers changes the Vendor ID and Device ID and PCI Express IP, they also need to change the ID value defined in TERASIC_PCIE_AVMM512.h. If the return value of the PCIE_Open is zero, it means the driver cannot be accessed successfully. In this case, please make sure:

- The FPGA is configured with the associated bit-stream file and the host is rebooted.
- The PCI express driver is loaded successfully.

The LED control is implemented by calling PCIE_Write32 API, as shown below:



DE10-Agilex User Manual bPass = PCIE_Write32(hPCIe, DEMO_PCIE_USER_BAR, DEMO_PCIE_IO_LED_ADDR, (uint32_t) Mask);

The button status query is implemented by calling the **PCIE_Read32** API, as shown below:

bPass = PCIE_Read32(hPCIe, DEMO_PCIE_USER_BAR, DEMO_PCIE_IO_BUTTON_ADDR, &Status);

The memory-mapped memory read and write test is implemented via **PCIE_DmaWrite** and the **PCIE_DmaRead** API, as shown below:

bPass = PCIE_DmaWrite(hPCIe, LocalAddr, pWrite, nTestSize); bPass = PCIE_DmaRead(hPCIe, LocalAddr, pRead, nTestSize);

The PCIe link information is implemented by PCIE_ConfigRead32 API, as shown below:



```
// read config - link status
if (PCIE_ConfigRead32(hPCIe, 0x80, &Data32)) {
    switch ((Data32 >> 16) & 0xOF) {
    case 1:
        printf("Current Link Speed is Genl\n");
        break;
    case 2:
        printf("Current Link Speed is Gen2\n");
        break:
    case 3:
        printf("Current Link Speed is Gen3\n");
       break;
    case 4:
        printf("Current Link Speed is Gen4\n");
       break:
    default:
        printf("Current Link Speed is Unknown\n");
       break;
    }
    switch ((Data32 >> 20) & 0x3F) {
    case 1:
        printf("Negotiated Link Width is x1\n");
        break;
    case 2:
        printf("Negotiated Link Width is x2\n");
       break:
    case 4:
        printf("Negotiated Link Width is x4\n");
        break;
    case 8:
        printf("Negotiated Link Width is x8\n");
        break;
    case 16:
        printf("Negotiated Link Width is x16\n");
        break;
    default:
        printf("Negotiated Link Width is Unknown\n");
        break;
    }
} else {
   bPass = false;
}
```



Chapter 9

Transceiver

Verification

his chapter describes how to verify the FPGA transceivers via the QSFP-DD connector. There are two test codes available in the DE10-Agilex System CD. In addition to providing the loopback test code of the transceiver in the System CD, several Intel transceiver IP example design for Intel® Agilex® devices are also provided. For example, Serial Lite IV IP, CPRI PHY and 00G Ethernet Example are provides in the System CD.

9.1 Transceiver Test Code

The transceiver test code is used to verify the transceiver channels via the QSPF-DD ports through an external loopback method. The transceiver channels are verified with the data rates 25G bps with **NRZ** modulation (Total 200G bps for 8 channels).

9.2 Loopback Fixture

To enable an external loopback of the transceiver channels, QSPF-DD loopback fixtures, as shown in **Figure 9-1**, are required.



Figure 9-1 QSFP-DD Loopback Cable

The loopback fixture can be obtained from the DE10-Agilex product webpage (200G



177

www.terasic.com August 16, 2023 QSFP-DD Loopback Module). The link of the product webpage is list in below:

https://www.terasic.com.tw/cgi-bin/page/archive.pl?Language=English&CategoryNo=1 42&No=1252&PartNo=6

Figure 9-2 the FPGA board with two QSPF-DD loopback fixtures installed.



Figure 9-2 QSPF-DD Transceiver Loopback Test in Progress

9.3 Testing by Transceiver Test Code

The transceiver test code is available in the folder System CD\Tool\Transceiver_Test, which has two QSFP-DD transceiver loopback test codes.

Figure 9-3 and **Figure 9-4** shows the Transceiver Native PHY IP settings in the test code. The data rate of each transceiver channel is set to 25781.25 Mbps and the PMA modulation type is **NRZ**. So the 200Gbps QSPF-DD loopback test code is implemented (8 channels in total).



r Design Environment		
This component supports multiple interface views:		
System		
* General		
Message level for rule violations:	error	•
Totapath Options		
Transceiver configuration rules:	PMA direct	•
Transceiver mode:	TX/RX Duplex	-
Number of data channels:	8	
Enable RSFEC		
Enable datapath and interface reconfiguration		
Preserve Unused Transceiver Channels		
Reference clock selection for preserved channels:	0	-
Reference clock frequency for preserved channels:	100	MHz

Figure 9-3 The Transceiver PHY setting

TX PMA RX PMA Core Interface P	MA Interface	Reset	Design Example	PMA Adaptation	Dynar	nic Reconfiguration
TX PMA modulation type:	NRZ					-
TX PMA data rate:	25781.25					Mbps
Enable TX PMA div66 clock						
Enable TX PMA bonding						
* TX Clocking Options						
TX PMA clockout post divider:	1				•	-
TX PMA reference clock frequency:	156.250000				•	✓ Mhz
▼ TX PMA Pre-equalization						
PMA TX pre-equalization requirement:	Atten + Pre-ta	ap1 + Pre	e-tap2 + Pre-tap3 +	Post-tap1		
PMA TX pre-equalization combined value:	12					-
Use default TX PMA pre-equalization settings						
Attenuation:	0					
Pre-tap 1:	0					
Pre-tap 2:	0					
Pre-tap 3:	0					
Post-tap 1:	12					

Figure 9-4 The Transceiver PHY setting

The FPGA transceiver PMA setting used are shown in the table below.

	Direction	Item		Value	
ter asiC	DE10-Agilex	17	9	www.te	erasic.com
www.terasic.com				Augus	t 16, 2023

ТХ	VOD Control	0
	Pre-emphasis first post-tap	12
RX	Initial Adaption	

Here are the procedures to perform transceiver channel test:

- 1. Copy the Transceiver_Test folder to your local disk.
- 2. Ensure that the FPGA board is NOT powered on.
- 3. Plug-in the QSPF-DD loopback fixtures.
- 4. Connect your FPGA board to your PC with a mini USB cable.
- 5. Power on the FPGA board
- 6. Execute 'test.bat" in the Transceiver_Test folder under your local disk.
- The batch file will download .sof and .elf files, and start the test immediately. The test result is shown in the Nios II Terminal, as shown in Figure 9-5.
- To terminate the test, press one of the BUTTON0~1 buttons on the FPGA board. The loopback test will terminate as shown in Figure 9-6.




Figure 9-5 QSPF-DD Transceiver Loopback Test in Progress



G:\intelFPGA_pro\20.2\quartus\bin64\nios2-terminal.exe	_	×
CH10:Pass		^
CH11:Pass		
CH12:Pass		
CH13:Pass		
CH14:Pass		
CH15:Pass		
===== Time Elapsed (d h:m:s): 0 0:1:0 =====		
CH0:Pass		
CH1:Pass		
CH2:Pass		
CH3:Pass		
CH4:Pass		
CH5:Pass		
CH6:Pass		
CH7:Pass		
CH8:Pass		
CH9:Pass		
CH10:Pass		
CH11:Pass		
CH12:Pass CH13:Pass		
CH14:Pass CH15:Pass		
user abort!		
end of monitor. Transpositor Testing is termineted		
Transceiver Testing is terminated.		

Figure 9-6 QSPF-DD Transceiver Loopback is terminated

9.4 100G Ethernet Example (E-Tile FPGA)

This 100G Ethernet example is generated according to the documents <u>E-Tile Ethernet</u> <u>IPfor Intel Agilex FPGA Design Example</u>. The E-Tile Ethernet IP is used in the example design. The IP is configured as 100GE MAC+PC with (528,514) RS-FEC. This example executes the internal and external loopback test through four-channel of one QSFPDD ports on the FPGA main board. For external loopback test, a QSFPDD or QSFP28 loopback fixture is required, otherwise only internal loopback test be available. **Figure 9-7** shows the block diagram of this demonstration.






Figure 9-7 Block diagram of 100GbE demo

Project Information

The Quartus project is located in CD\Demonstration folder. Project information is shown in the table below.

Item	Description
Project Location	alt_ehipc3_fm_100GE
Quartus Project	alt_ehipc3_fm_100GE\hardware_test_design
FPGA Bit Stream	alt_ehipc3_fm_100GE\demo_batch
Test Scrip File	alt_ehipc3_fm_100GE\hardware_test_design\hwtest\main.tcl
Quartus Version	Quartus Prime 21.2 Pro Edition

Figure 9-8 shows the IP setup for the demonstration. Single 100GE with optional RSFEC Core Variant is selected and Enable RSFEC is checked.



E-Tile Ethernet IP for Intel Agilex F	PGA		<u>D</u> etails
lt_ehipc3_fm			Generate Example Design
IP 100GE PMA_Adaptation Example D	Design		
Core Options			
Select Core Variant:	Single 100GE with optional RSFEC	-	
Number of Channels of 10GE/25GE:	Single Channel	~	
Active Channel(s) at startup:	10G/25GE Charinel(s)	-	
Enable IEEE 1588 PTP			
IEEE1588/PTP channel placement restriction:	EHIP0/2	-	
Enable RSFEC	L		
First RSFEC Lane:	first_lane0	-	
RSFEC Clocking Mode:	fec_dir_adp_dk_0	*	
Enable AN/LT			
Enable external AIB clocking			

Figure 9-8 Core Variant Setup for Ethernet IP

Four transceiver channels are used in the Quartus Project. Developers can use three constants **ENABLE_QSFPDDA**, **ENABLE_QSFPDDB** and **USE_CH_4567** to selected desired four transceiver channels as table below. The pre-compiled .sof files for below four cases are available on the demo_batch folder.

Used Channel	ENABLE_QSFPDDA	ENABLE_QSFPDDA	USE_CH_4567
QSFPDDA Channel 0~3	Yes	No	No
QSFPDDA Channel 4~7	Yes	No	Yes
QSFPDDB Channel 0~3	No	Yes	No
QSFPDDB Channel 4~7	No	Yes	Yes

Demonstration Setup

Here is the procedure to setup the demonstration. A QSFP28 or QSFPDD loopback fixtures are required for external loopback. If you don't have the loopback fixture, please use **run_test** instead of **run_test_ex** in the following demonstration procedure. The **run_test** enables transceiver serial loopback for internal loopback.

- 1. Insert a QSFP28 or QSFPDD loopback fixture into the QSFPDD port on the DE10-Agilex board, as shown in **Figure 9-9**.
- 2. Connect the host PC to the FPGA board using a mini-USB cable. Please make sure the USB-Blaster II driver is installed on the host PC.
- 3. Goto demo_batch folder and execute test.bat to configure FPGA. There are four



pre-compiled sof files are available.

- Open alt_ehipc3_fm_100GE Quartus Project and launch the System Console by selecting the menu item Tools → System Debugging Tools → System Console in Quartus.
- 5. In the System Console window, input the following commands to start the loopback test, as shown in **Figure 9-10**.

%cd hwtest %source main.tcl

%run_test_ex

The loopback test report will be displayed in the Tcl Console, as shown in Figure 9-11 and Figure 9-12.



Figure 9-9 Setup QSFP28 or QSFPDD loopback fixture



	tem Console ols View Help			- 🗆 X
Toolkit	Explorer 23 System Explorer		Welcome 28	- d a
	> Show all instances	×	Welcome to System	
Luste		References	Load a programmed design to view available	e toolkits in the new Toolkit Explorer.*
ē-8	LEIO-Agilex on localhost [U 	Ghlev_2020WelO-agdextCD_DEVa		
	i- ∰ kv_topklt_sidpo3_f	agilax_atile_toolkit_1.0		
Deta	ile	Collections		
	No instances selected	No collections created		
		Open Toolkit		*Toollais from previous versions of System Councie are available under Legacy Toollaits in the Tools mean. Note: support for Legacy Toollaits will be senaved in System Councie version 20.3
Messag	25 2 6		- 6" =	Tel Comple 20 - C -
) 🗆 🔺 🗖 🔕	(3)		contains Tcl files that provide miscellaneous utilities and examples of how to
	ding index F:\intelfpga_pro\20.		0.00	access the functionality provided. You can include those wacros in your
🕕 F:Ла	ntelfpga_pro/20.2/ip/**/toolk	olkits.ipx described 20 plugins, 0 paths, i tits.ipx matched 1 files in 0.29 seconds	n U .28 steomats	scripts by issuing Tel source commands.
	thed initialization. M not register Disprice packet			
	nvire named 'parket' is already regis	stered.		% cd høtest
	shed discovering JTAG connections shed discovering USB connections			% source main.tol
		20.2 guartuskupt_builderkeystem_consule	mriph/wystem_consule_ru.tol	Available JTAG Wasters:
			en customize System Console by creating one.	0: /devices/LOMOESX(.125) LOMOESX024U38-140610-Agilex/(link)/JIAO/(110:130 v3 40)/jtsgmem_D 1: /devices/X675014(.120)014/038-140810-Agilex/(link)/JIAG/alt_sld_fab_0_alt_sld_fab_0_sldfabric.
		L#DELO-Agilex to alt_ships3_fm_hw.sof Alt_ships3_fm_hw.sof/alt_shi_f_sh_f_snoi	ufodalt sid feb 0 alt sid feb 0 itagpins pins	rode_1/phy_0/altera_jtag_avalon_master_0.waster
🝈 Слю	sled link from (link)/01&0/(110:1.3	2 v1 #0) to (files)/alt_ehipc3_fm_hv.sof/alt	sld_fab_0.copcinfovalt_sld_fab_0_alt_sld_f	2: /devices/AGFE014(.130)01#05B-1#0510-Agilex/(link)/JTA0/s1t_s1d_feb_0_s1t_s1d_feb_0_s1dfebric.
			Q/master to (files)/alt_ships3_fm_hw.sof/alt d fab 0.sopcinfs/alt_ski_fab 0 alt_ski_fab	node_2/alt_sld_fab_0_alt_sld_fab_0_host_link_iteg.h2t/alt_sld_fab_0_alt_sld_fab_0_stfabric. h2t_0/alt_sld_fab_0_alt_sld_fab_0_wewfabric_transacts.svalon_wester
🝈 Слю	sled link from (link)/01&0/alt_dd_f	ab_0_alt_shi_fab_0_shifebric.code_0/issp_	0 to (files)/alt_ships3_fm_hw.sof/alt_ships3	
	O Creede lack from IndeXIDAVILIO122VIATI to Gheyhäit, ekspering im, hev soldell, ad jab. () soperated with a () ab () ad ()			
		Ourrently selected master is 1:		
			/devices/W699014(.1%0)01#NCB-1#DE10-Agilex/(link)/JTAG/elt_sld_feb_0_elt_sld_feb_0_sldfebric.	
			d_feb_0_alt_sM_feb_0_howt_link_jteg_h2Wa d feb 0 alt sM feb 0 howt link iteg_h2Wa	node_1/phy_D/altera_jtag_avalon_master_D.waster
			d_feb_0_all_sht_feb_0_host_ink_jteg_1/24%	Σ run_test_ex v

Figure 9-10 Launch the System Console for Ethernet 100G Demo

STATIS	HICS FOR BASE 0x0900 (Rx)
Fragmented Frames	: 0
Jabbered Frames	: 0
Any Size with FCS Err Frame	: 0
Right Size with FCS Err Fra	: 0
Multicast data Err Frames	: 0
Broadcast data Err Frames	: 0
Unicast data Err Frames	: 0
Multicast control Err Frame	: 0
Broadcast control Err Frame	: 0
Unicast control Err Frames	: 0
Pause control Err Frames	: 0
64 Byte Frames	: 7233
65 - 127 Byte Frames	: 7070
128 - 255 Byte Frames	: 14612
256 - 511 Byte Frames	: 28659
512 - 1023 Byte Frames	: 57228
1024 - 1518 Byte Frames	: 55649
1519 - MAX Byte Frames	: 1666097
> MAX Byte Frames	: 0
Rx Frame Starts	: 0
Multicast data OK Frame	: 0
Broadcast data OK 🛛 Frame	: 0
Unicast data OK 🛛 Frames	: 1836548
Multicast Control Frames	: 0
Broadcast Control Frames	: 0
Unicast Control Frames	: 0
Pause Control Frames	: 0



STATIS	TICS FOR BASE 0x0800 (Tx)
Fragmented Frames	: 0
Jabbered Frames	- 0
	: 0
	: 0
Multicast data Err Frames	
Broadcast data Err Frames	: 0
Unicast data Err Frames	
Multicast control Err Frame	
Broadcast control Err Frame	: 0
Unicast control Err Frames	: 0
Pause control Err Frames	: 0
64 Byte Frames	: 7233
65 - 127 Byte Frames	: 7070
128 - 255 Byte Frames	: 14612
256 - 511 Byte Frames	: 28659
512 - 1023 Byte Frames	: 57228
1024 - 1518 Byte Frames	: 55649
1519 - MAX Byte Frames	: 1666097
> MAX Byte Frames	: 0
Tx Frame Starts	: 0
Multicast data OK Frame	: 0
Broadcast data OK 🛛 Frame	: 0
Unicast data OK 🛛 Frames	: 1836548
Multicast Control Frames	: 0
Broadcast Control Frames	: 0
Unicast Control Frames	: 0
Pause Control Frames	: 0

Figure 9-11 Ethernet 100G loopback test report for RX

Figure 9-12 Ethernet 100G loopback test report for TX



Chapter 10

Dashboard GUI

he DE10-Agilex Dashboard GUI is a board status monitor system. This system is connected from the Host to the System MAX10 FPGA on the DE10-Agilex through the UART interface, and reads various status on the board (See section 2.9 for detailed). The reported status includes FPGA/Board temperature, fan speed, FPGA core power and 12V input power. **Figure 10-1** shows the block diagram of the DE10-Agilex Dashboard. Note that, the Dashboard GUI software only support windows OS.




Figure 10-1 Block Diagram of the DE10-Agilex Dashboard



10.1 Driver Installed on Host

To use the dashboard system, users need to install the USB to UART driver on the host first, so that user can establish a connection with the DE10-Agilex board. This section will describe how to install USB to UART driver on the windows OS host.

■ USB to UART driver location

Users can find it from the path: Tool\dashboard_gui\Driver in the DE10-Agilex system CD and copy it to the Host.

Connection Setting

- 1. Connect the USB Mini USB connector of the DE10-Agilex board to the Host USB port through mini USB cable.
- 2. Connect power to the DE10-Agilex board.
- 3. Power on the DE10-Agilex board.



Figure 10-2 Connection setup for using dashboard system

Install Driver

When connect the DE10-Agilex board to the Host. As shown in **Figure 10-3**, two USB to UART Com Port device is shown in "Device Manager" of Host.



188

www.terasic.com August 16, 2023




Figure 10-3 Uninstalled USB to UART device

Copy the device driver (System CD\Tool\dashboard_gui\Driver) to the Host and install it, as shown in **Figure 10-4.** Please note that the COM Port number is different in different Host.



Figure 10-4 Install USB to UART driver



🗄 Device Manager		>
File Action View Help		
✓		
> 📢 Audio inputs and outputs > 🚯 Bluetooth		
> 🔤 Computer > 🚐 Disk drives		
> 🔙 Display adaptors		
Firmware		
> 🐺 Human Interface Devices		
> 📷 IDE ATA/ATAPI controllers		
> 🏺 JTAG cables		
> 🥅 Keyboards		
> Memory technology devices		
Mice and other pointing devices		
> Monitors		
> 🕎 Network adapters		
V 🛱 Ports (COM & LPT)		
Silicon Labs Dual CP2105 USB to UART Bridge: Enhanced COM Port (COM5)		
Silicon Labs Dual CP2105 USB to UART Bridge: Standard COM Port (COM6)		
> 🖻 Print queues		
> Processors		
> P Security devices		
> 📑 Software components		
> Software devices		
> 👖 Sound, video and game controllers		
> 🅍 Storage controllers		
🔪 🏣 System devices		

Figure 10-5 The USB to UART device after driver is installed successfully

10.2 Run Dashboard GUI

Dashboard GUI software location

Users can find it from the path: Tool\dashboard_gui\Dashboard.exe in the DE10-Agilex system CD and copy it to the Host.

Execute the Dashboard.exe, a window will show as **Figure 10-6**. It will describe the detail functions as below.






Figure 10-6 Dashboard GUI

Dashboard GUI function introduction

- **Start/Stop**: As shown in **Figure 10-7**, there is a Start button at the bottom-left of the GUI window. Click it to run the program (Start will change to Stop), it will show the DE10-Agilex board status. Users can press Stop button to stop the status data transmission and display.
- **Reset Button**: Press this button to clear the historical data shown in GUI, and record the data again.



DE10-Agilex Dashboard V1.0.0					×
File Help					
LED Indicator					
FPGA_SD_LED		Fan_Alert_n	•	MAX_CONF_DONE	
FPGA/Board/Board2/E-Tile/P-T	ile Temp.				
	ပ္ 100				
	201 100 100				— FPGA — Board
RMS:	U 100- eun 80- to 60- to 60				 Board2 E-Tile XCVR
MAX:					- P-Tile XCVR
MIN:		(Time (7			
Fan RPM		Time (S	second)		
	8,000				
	₩ 6,000				— Fan RPM — Fan2 RPM
RMS:	₩ 6,000 ₩ 4,000 ₩ 2,000				
MAX:	문 2,000 - 0 -				
MIN:		_	0		
	1	lime	(Second)		
12V Power FPGA Core Power	r				
	15				
	⊈ 10				
RMS:	V 10- Current Current				
MAX:	° ¦L				
MIN:	0		Ó		
			Time (Second)		
	. 14				
RMS:	> 12- ege 10-				
MAX:					
	8				
MIN:			0 Time (Second)		
	1		Time (Boosta)		
Start Reset			Sampling Speed:	Quick(per 1 seco	nd) ~
Standby					

Figure 10-7 Start and Reset button

• **FPGA Status**: As shown in **Figure 10-8**, it will show the status LED number on the DE10-Agilex board. The definitions of these indicator LEDs are as follows:

■ FPGA_SD_LED

When this status is shown in green on the GUI, it means that the FPGA temperature or the board temperature exceeds 95 degrees or the power consumption exceeds 180W. All the power of the FPGA will be cut off.

FPGA_Altert_n

When this status is shown in green on the GUI, it means that the fan is abnormal, such as when the fan speed is different from expected

MAX_CONF_DONE

Stands for FPGA configure done status. When this status is shown in green on the GUI, it means that FPGA configuration has been completed.



DE10-Agilex User Manual www.terasic.com August 16, 2023

0-Agilex Dashboard V1.0.0			
Help D Indicator			
FPGA_SD_LED	Fan_Alert_n	MAX_CONF_DONE	
GA/Board/Board2/E-Tile/P-Til	e Temp.		
RMS:	U 100 80 100 100 100 100 100 100 1	- FPGA - Board - Board	4
MAX:	82 40 5 20	- E-Tile	XCVF
MIN:	0.40		70041
n DDM	Time (S	econd)	
IN RPM	8,000		
	∑ 6,000 ·	- Fan	RPM 2 RPN
RMS:	동 6,000 윤 4,000 목 2,000	ran	2 RPP
MAX:	· · · ·		
MIN:	0.1	0	
V Power FPGA Core Power	lime ((Second)	
	15		
	≰ 10		
RMS:	⊄ 10- 		
MAX:	с ₀		
MIN:		0 Time (Second)	
	14		
RMS:	> 12- 25 40- 40- 40- 40- 40- 40- 40- 40-		
MAX:	5 IO 5 IO		
MIN:		0 Time (Second)	
Start Reset			
Start Reset		Sampling Speed: Quick(per 1 second)	

Figure 10-8 FPGA Status section

FPGA/Board/Transceiver Temperature: The Dashboard GUI will real-time show the DE10-Agilex board's ambient temperature (Board and Board2 data in the GUI) and FPGA and FPGA's transceiver (E-Tile and P-Tile) temperature. Users can know the board's temperature status in time. The information will be refreshed per 1 second, and displays through diagram and number, as shown in Figure 10-9. Figure 10-10 shows the location of the two temperature sensors of Board and Board2 on the GUI.






Figure 10-9 Temperature section



Figure 10-10 Location of the board's ambient temperature



• **Fan RPM**: It displays the real-time speed of the **two** fans (Fan and Fan2 in the GUI) on the DE10-Agilex board, as shown in **Figure 10-11**.




Figure 10-11 FAN RPM section

• **12V/Core Power monitor**: It displays the real-time 12V/Core Power (0.8V~0.85V) voltage and consumption current on the DE10-Agilex board.

When the user clicks the "**12V Power**" button (See **Figure 10-12**), the GUI will display the voltage level and current number of 12V Power on the board.

While user clicking the "**FPGA Core Power**" button (See **Figure 10-13**), the GUI will show the voltage level and current value of the FPGA core power on the board. Please note that the power module will output **two** channels of DC power to the core power part of the Agilex FPGA. Therefore, there will be two voltage and current value displayed on the GUI (See **Figure 10-14**). When the power consumption of the FPGA is very low, the current value of one power channel will be 0(See **Figure 10-15**). If the FPGA power consumption is increasing, due to the slight difference in PCB impedance of the two power channels, the current of the



two power channels may have a little difference instead of the same current value(See **Figure 10-16**).



Figure 10-12 Select "12V Power"




Figure 10-13 Select "FPGA Monitor Section"



DE10-Agilex Dashboard V1.0.0	
File Help	
LED Indicator	0.5
FPGA_SD_LED	Fa
FPGA/Board/Board2/E-Tile/P-Tile Terr	ıp
33.0/35.0/37.0/32.0/33.0 C	U 100: a) 80: b) 60: ad 40: b) 20: b) 20:
RMS: 32.8/34.6/37.0/33.0/31.6	10
MAX: 33.0/35.0/37.0/33.0/32.0	₽ 20- 0-
MIN: 32.0/34.0/37.0/33.0/31.0	2 4
Fan RPM	
2700/2550 RPM	8,000 ≥ 6,000
RMS: 2814/2670	₩ 6,000 - ₩ 4,000 - ₩ 2,000 -
MAX: 3030/3030	
MIN: 2700/2700	0 ³
12V Power FPGA Core Power	
4.75 1.15 A BMS: 4.75/1.14 MAX: 4.79/1.18 Channel 1 MIN: 4.70/1.10 0.85 0.85 RMS: 0.85/0.85 MAX: 0.85/0.85 MIN: 0.85/0.85	40 40 5 20 10 0 2 4 0.95 0.95 0.85 0.75 0.75 2 4
Stop Reset	
Monitor(COM21) Sam	pe Count: 22






Figure 10-15 One of the core power channel's current is 0



12V Power FPGA Core Power
4.75 1.15 A
RMS: 4.75/1.14
MAX: 4.79/1.18
MIN: 4.70/1.10
0.85/0.85 V
RMS: 0.85/0.85
MAX: 0.85/0.85
MIN: 0.85/0.85

Figure 10-16 Two core power channel's current is different

• **Sampling Speed**: It can change interval time that the Dashboard GUI sample the board status. Users can adjust it to 1s/10s/1min/Full Speed (0.1s) to sample the board status, as shown in **Figure 10-17** and **Figure 10-18**.




Figure 10-17 Sampling Speed section



Sampling Speed:	Quick(per 1 second) ~	
	Quick(per 1 second)	
	Middle(per 10 second)	
	Slow(per 1 minutes)	
	Full Speed	

Figure 10-18 Options of Sampling Speed

File Manu: The user can click "File" menu at the top left of the GUI (See Figure 10.x) and some options such as board information and status export will appear. Note that to active these functions, you will need to stop obtaining the board status (i.e. Don't Press "Start" button or Press "Stop" button) in the GUI. Detailed introductions of these functions are described in below.

DE10-Agilex Dashboard V1.0.0					x
File Help					
Auto Shutdown Status 🧹					
Board Information	• F	an_Alert_n	۲	MAX_CONF_DONE	
Export	emp.				
Exit	ပ 100 မ 80				— FPGA
RMS:	U 100 U 100 U 80 U 80				- Board - Board2
MAX:	الله 20 0				 E-Tile XCVR P-Tile XCVR
MIN:		Ú Time (Secon	dì		
Fan RPM					
	8,000 × 6,000				- Fan RPM
RMS:	포 6,000 윤 4,000 목 2,000				- Fan2 RPM
MAX:					
MIN:	R_0	0			
		Time (Seco	ond)		
12V Power FPGA Core Power					
	15				
	10-				
RMS:	⊄ 10- Juau 5-				
MAX:	° .]				
MIN:	Ŭ.	т	0 ime (Second)		
	14	11	me (second)		
RMS:	> 12- 9 10- >				
MAX:	\$				
MIN:	L		0		
		Ti	ime (Second)		
Start Reset			Sampling Speed:	Quick(per 1 seco	nd) ~
Standby					

Figure 10-19 Options of Sampling Speed

- Auto Shutdown Status: This option will report whether the board entered "Auto shutdown status" because the FPGA temperature is too high or the fan speed is abnormal.
- **Board Information**: Click the "Board Information" to get the current MAX 10



FPGA software version and the DE10-Agilex board version, as shown in **Figure 10-20**.




Figure 10-20 Board Information

Log File: Click the Export in the File page to save the board temperature, fan speed and voltage data in .csv format document, as shown in Figure 10-21 and Figure 10-22.




Figure 10-21 Export the log file



Kave As			×
\leftrightarrow \rightarrow \checkmark \uparrow	> This PC > Desktop > 🗸 🗸	Search Desktop	Ą
Organise 🔻 Ne	w folder		?
E. Desktop	* ^ Name	Date modified	Туре
👆 Downloads	* 2020-02-23	2020-07-09 5:50 PM	File fold
🔮 Documents	* 2020-05-11	2020-07-09 5:50 PM	File fold
Pictures	🖈 🔜 New folder	2020-05-25 2:31 PM	File fold
👌 Music	🔄 snagit	2020-05-25 1:57 PM	File fold
New folder			
tool			
📔 Videos			
len OneDrive			
💻 This PC			
💣 Network	v <		>
File name:			~
Save as type:	Excel Files (*.csv)		~
∧ Hide Folders		Save Can	ncel:

Figure 10-22 Export the log file in .csv format



Chapter 11

Additional Information

11.1 Getting Help

Here are the addresses where you can get help if you encounter problems:

Terasic Technologies

No.80, Fenggong Rd., Hukou Township, Hsinchu County 303035. Taiwan Email: <u>support@terasic.com</u> Web: <u>www.terasic.com</u> DE10-Agilex Web: DE10-Agilex.terasic.com

Revision History

Date	Version	Changes
2021.08	First publication	
2021.09	V1.1	Modify Figure 1-2
2022.04	V1.2	Modify descriptions of the SW9
2022.12	V1.3	Modify Figure 2-8
2023.08	V1.4	Modify Figure 7-17,18





Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Terasic:

<u>P0775</u>