

#### **PRELIMINARY DATA SHEET**

# Si82Ex Isolated Gate Driver with 6 A Drive, Dual Channels, and Low Channel-to-Channel Skew

The Si82Ex combines two isolated gate drivers into a single package for high-power applications. The Si82Ex includes devices with single or dual control inputs with independent or high-side/low-side outputs.

These drivers can operate with a 3–20 V input supply and a maximum gate driver supply voltage of 30 V. The inputs are CMOS, which provides robust noise margin.

The Si82Ex is ideal for driving power silicon MOSFETs, IGBTs, SiC FETs, and GaN FETs used in various switched power and motor control applications. These drivers utilize Skyworks' proprietary silicon isolation technology, supporting up to 6 kV<sub>RMS</sub> for one minute isolation voltage. This technology enables high CMTI (200 kV/ $\mu$ s), lower propagation delays and skew, little variation with temperature and age, and tight part-to-part matching. The Si82Ex family offers longer service life and higher reliability than opto-coupled gate drivers.

The output stage operates as a voltage source with robust current output across operating conditions. The output stage features voltage mode drive technology using a familiar current-limiting resistor, allowing power designers to optimize for switching speed, emissions control, and overshoot limitation. The driver family also offers features, such as Undervoltage Lockout (UVLO), dead time programmability, and defined output states in all operating conditions.

Automotive grade is available. These products are built using automotive-specific flows at all steps in the manufacturing process to ensure the robustness and low defectivity required for automotive applications.

# **Applications**

- Isolated switched-mode supplies
- Motor drives
- Power inverters
- Uninterruptable power supplies
- Onboard chargers
- DC-DC converters

# **Safety Regulator Approvals (Pending)**


- UL 1577 recognized
  - Up to 6000 V<sub>RMS</sub> for one minute
- CSA certification conformity
  - 62368-1 (reinforced insulation)
  - 60601-1 (2 MOPP)
- VDE certification conformity
  - 60747-17 (reinforced insulation)
- CQC certification approval
  - GB4943.1


#### **Key Features**

- Wide input range of 3–20 V
- Wide gate supply voltage of 5–30 V
- CMOS input with an optional deglitch filter
- Channel-to-channel skew < 5 ns</li>
- Dead time control and overlap protection
- Universal and High-Side/Low-Side pinouts
- Voltage Mode Drive
- Unipolar or bipolar output voltages
- CMTI > 200 kV/μs
- 1500 V<sub>RMS</sub> working voltage
- Optimized UVLOs of 4, 8, 12, and 15 V
- 4 kV HBM ESD rating
- No unknown output states
- Increased channel-to-channel creepage
- 6 kV<sub>RMS</sub> safety rated isolation
- 10 kV bipolar surge
- Wide temperature range: -40 to 125 °C
- Narrow-body, 16-pin SOIC and wide-body, 14-pin SOIC packages
- AEC-Q100 qualification
- Automotive-grade OPNs available



Skyworks Green<sup>™</sup> products are compliant with all applicable legislation and are halogen-free. For additional information, refer to *Skyworks Definition of Green*<sup>™</sup>, document number SQ04–0074.






# 1. Pin Descriptions

#### 1.1. Device Pinouts

The Si82Ex consists of multiple die in a package with different bond-outs for different customer needs. Each bond-out corresponds to a pin-out below. See "10. Ordering Guide" on page 46 for the part numbers and features of these products.

#### 1.1.1. NB SOIC-16 Pinouts



#### 1.1.2. WB SOIC-14 Pinouts




Figure 7. Si82E89x Pinout

Figure 8. Si82E99x Pinout

# 1.2. Pin Details

Table 1. Si82Ex Pin Details

Pin Name	Pin Description
VDDI	Logic input power supply.
GNDI	Logic input ground terminal.
PWM	PWM logic input for gate driver A and gate driver B.
VIA	Non-inverting logic input terminal for gate driver A.
VIB	Non-inverting logic input terminal for gate driver B.
EN	Active high device ENABLE signal. When asserted (logic high), the device is enabled to perform in normal operating mode. When deasserted (logic low), this input unconditionally drives the output VOA and VOB logic low.
DIS	Active high device DISABLE signal. When asserted (logic high), this input unconditionally drives the output VOA and VOB logic low. When deasserted (logic low), the device is enabled to perform in normal operating mode.
DT	Dead time programming input. The value of the resistor connected from DT to GNDI sets the dead time between output transitions of VOA and VOB. Connecting DT to VDDI will disable dead time insertion on High-Side/Low-Side drivers. Connecting DT to VDDI will disable dead time insertion and overlap protection on Universal drivers.
VDDA	Gate driver A power supply.
GNDA	Gate driver A ground terminal.
VDDB	Gate driver B power supply.
GNDB	Gate driver B ground terminal.
VOA	Gate driver A output.
VOB	Gate driver B output.
NC	No connection. The user should not connect anything to this pin.

#### 2. Device Overview

The Si82Ex is an isolated two-channel gate driver available in a Universal or High-Side/Low-Side configuration. Each configuration can be purchased with either an asynchronous enable or disable input. Additional features such as undervoltage lockout (UVLO) level and deglitch filter time can be configured through device selection. Refer to "10. Ordering Guide" on page 46 for more details. Safety-rated isolation is provided from logic input to gate driver output by a pair of high-voltage silicon dioxide (SO<sub>2</sub>) capacitors. These capacitors are duplicated to form a differential path for signals modulated with an RF carrier and using an on-off keying (OOK) modulation scheme. This approach optimizes for fault tolerance and timing performance between input and output.

The digital logic inputs are high-voltage capable, CMOS-compatible, Schmitt triggered, and deglitched for high noise immunity and a wide range of compatibility. See "4.4. Logic Input Signals" on page 12 for more details. Devices with a dead time input will operate as a High-Side/Low-Side driver for half-bridge circuits, inserting dead time between the two output channels and preventing shoot-through current. Additionally, for devices with a universal configuration, the dead time input can be connected to the VDDI supply to disable dead time insertion and overlap protection, enabling the device to operate as a dual driver. See "4.5. Dead Time Control and Overlap Protection" on page 13 for more information. The gate driver outputs operate as a voltage source. Output current is adjusted through the selection of gate resistors. See "5.1. Recommended Application Circuits" on page 17 for details.

# 3. Functional Block Diagrams




Figure 9. Si82E39x Device with Universal Configuration and Enable Input




Figure 10. Si82E29x Device with Universal Configuration and Disable Input




Figure 11. Si82E99x Device with High-Side/Low-Side Configuration and Enable Input




Figure 12. Si82E89x Device with High-Side/Low-Side Configuration and Disable Input

# 4. Device Operation

This section describes the capabilities of the device and how it should be used to achieve different goals within a design. Refer to "5.1. Recommended Application Circuits" on page 17 and "10. Ordering Guide" on page 46 for information on how to best utilize each device for different applications.

#### 4.1. Truth Tables

The following tables describe the logical behavior of the Si82Ex Isolated Gate Driver devices.

Table 2. Si82E2x-3x Truth Table

	Inputs <sup>1</sup>		Po	Power Supply State <sup>2</sup>			Outputs <sup>3</sup>		
VIA	VIB	DIS/EN	VDDI <sup>4</sup>	VDDA <sup>5</sup>	VDDB <sup>5</sup>	VOA	VOB		
Н	L	E	Р	Р	_	Н	L		
L	Н	E	Р	_	Р	L	Н		
Н	Н	E	Р	Р	Р	H/L <sup>6</sup>	H/L <sup>6</sup>		
L	L	Х	_	_	_	L	L		
Х	Х	D	_	_	_	L	L		
Х	Х	Х	NP	_	_	L	L		
L	Х	Х	Р	_	NP	L	L		
Н	Н	Е	Р	Р	NP	H <sup>6</sup>	L		
Х	L	Х	Р	NP	_	L	L		
Н	Н	E	Р	NP	Р	L	H/L <sup>6</sup>		

<sup>1. &</sup>quot;X" is any logic value, "H" is a logic high (true) value, and "L" is a logic low (false) value. "E" indicates the driver is enabled (DIS = L or EN = H), "D" indicates the driver is disabled (DIS = H or EN = L). Input pins should always be connected to either logic high or low. Logic values listed in this table are assumed to transition at the same time as the power supply state.

<sup>&</sup>quot;NP" is the "not powered" state, "P" is the "powered" state, and "—" is an irrelevant state.

<sup>3. &</sup>quot;H" is a logic high (true) value, and "L" is a logic low (false). The logic low (L) value is enforced by the Shutdown Clamp if the same side gate driver's power supply (VDDA/B) is not powered (NP).

 <sup>&</sup>quot;Not powered" (NP) state is defined as VDDI < VDDI<sub>UV</sub>. "Powered" (P) state is defined as VDDI > VDDI<sub>UV</sub>.
 "Not powered" (NP) state is defined as VDDA/B < VDDA/B<sub>UV</sub>. "Powered" (P) state is defined as VDDA/B > VDDA/B<sub>UV</sub>.
 The output state depends on the dead time pin (DT). If the dead time pin is connected to VDDI, the output will be a logic high (H). If the dead time pin is not connected to VDDI, the output will be a logic low (L). See "4.5. Dead Time Control and Overlap Protection" on page 13 for more information.

Table 3. Si82E8x-9x Truth Table

Input	ts <sup>1</sup>	ı	Power Supply State	2	Outp	outs <sup>3</sup>
PWM	DIS/EN	VDDI <sup>4</sup>	VDDA <sup>5</sup>	VDDB <sup>5</sup>	VOA	VOB
Н	Е	Р	Р	_	Н	L
L	E	Р	_	Р	L	Н
Х	D	Р	_	_	L	L
Х	Х	NP	_	_	L	L
Н	E	Р	Р	NP	Н	L
L	E	Р	_	NP	L	L
Н	E	Р	NP	_	L	L
L	E	Р	NP	Р	L	Н

<sup>1. &</sup>quot;X" is any logic value, "H" is a logic high (true) value, and "L" is a logic low (false) value. "E" indicates the driver is enabled (DIS = L or EN = H), "D" indicates the driver is disabled (DIS = H or EN = L). Input pins should always be connected to either logic high or low. Logic values listed in this table are assumed to transition at the same time as the power supply state.

<sup>2. &</sup>quot;NP" is the "not powered" state; "P" is the "powered" state, and "—" is an irrelevant state.

3. "H" is a logic high (true) value, and "L" is a logic low (false). The logic low (L) value is enforced by the Shutdown Clamp if the same side gate driver's supply (VDDA/B) is not powered (NP).

4. "Not powered" (NP) state is defined as VDDI < VDDI<sub>UV</sub>. "Powered" (P) state is defined as VDDI > VDDI<sub>UV</sub>.

<sup>5. &</sup>quot;Not powered" (NP) state is defined as VDDA/B < VDDA/B<sub>UV</sub>. "Powered" (P) state is defined as VDDA/B > VDDA/B<sub>UV</sub>.

# 4.2. Power Sequence and Timing Behavior

The device exhibits different timing behavior depending on the state of the power supplies, as well as the driver inputs. In Figure 13 below, the analog power supply voltages are plotted against the digital input and output state of the device, with relevant device timings listed.




Figure 13. Gate Driver Timing Behavior

Note that this diagram shows the timing relationship between VDDA, VIA/PWM and VOA. However, the same timing relationship applies for VDDB, VIB and VOB.

#### 4.3. Undervoltage Lockout

Undervoltage Lockout (UVLO) is provided to prevent erroneous operation during device startup and shutdown or when VDDI or VDDA/B is below its specified operating circuits range. The power supplies associated with the logic input, gate driver A, and gate driver B, each have undervoltage lockout monitors. The device's logic input enters UVLO when VDDI  $\leq$  VDDI<sub>UV-</sub>, and exits UVLO when VDDI > VDDI<sub>UV+</sub>. The gate driver outputs, VOA and VOB, remain low when the logic input supply of the device is in UVLO and their respective power supply (VDDA/B) is within the specified range. Each gate driver output can enter or exit UVLO independently. For example, VOA unconditionally enters UVLO when VDDA falls below VDDA<sub>UV-</sub> and exits UVLO when VDDA rises above VDDA<sub>UV+</sub>, while simultaneously, VOB will behave as described in the Truth Tables if its related power supply, VDDB, is not in UVLO. See "4.1. Truth Tables" on page 9 and "4.2. Power Sequence and Timing Behavior" on page 11 for more details.

#### 4.4. Logic Input Signals

#### 4.4.1. Control Inputs

VIA, VIB, PWM, EN, and DIS inputs are CMOS level-compatible, active-high inputs. When VDDI is in undervoltage lockout (UVLO), the inputs of these pins are ignored and the gate driver's outputs are pulled low. Disregarding the overlap protection behavior, for VIA/VIB input devices, the output follows the corresponding VIA or VIB input logic. For PWM input devices, VOA is high and VOB is low when the PWM input is high, and VOA is low and VOB is high when the PWM input is low. Please refer to "4.1. Truth Tables" on page 9 and "4.5. Dead Time Control and Overlap Protection" on page 13 for detailed information on overlap protection behavior.

#### 4.4.2. Enable and Disable Input

For devices with an enable (EN) input, when the EN input is driven low, it unconditionally drives VOA and VOB low regardless of the states of VIA and VIB. Device operation terminates within  $t_{DID}$  after EN falls below  $V_{IL}$  and resumes within  $t_{EID}$  after EN rises above  $V_{IH}$ . For devices with a disable (DIS) input, when the DIS input is brought high, it unconditionally drives VOA and VOB low regardless of the states of VIA and VIB. Device operation terminates within  $t_{DID}$  after DIS rises above  $V_{IH}$  and resumes within  $t_{EID}$  after DIS falls below  $V_{IL}$ . See "4.2. Power Sequence and Timing Behavior" on page 11 for more details. The EN and DIS inputs have no effect if VDDI is below its UVLO level (i.e., VOA, VOB remain low).

#### 4.4.3. Deglitch Filter

A deglitch feature is provided on some devices. The deglitch feature ignores input noise with a duration shorter than the deglitch filter setting, but also introduces additional propagation delay. See "6.2.4. Timing Characteristics" on page 28 for the delays associated with this feature. The deglitch filter can be adjusted by selecting different product options. See "10. Ordering Guide" on page 46 for more details.

#### 4.5. Dead Time Control and Overlap Protection

Dead time provides a user-programmable delay between the transitions of VOA and VOB. This delay is programmed by connecting a resistor ( $R_{DT}$ ) between the DT pin and ground. The appropriate value for  $R_{DT}$  can be determined from Equation 1 below.

 $t_{DT} = 1.73 \times R_{DT} + 5.74$  Where:  $t_{DT}$  is the Typical Dead Time delay (ns)  $R_{DT}$  is the Dead Time Resistor (k $\Omega$ )

#### Equation 1.

The DT pin operates by outputting 0.9 V and monitoring the DT pin current.  $R_{DT}$  can be varied from 10 k $\Omega$  to 110 k $\Omega$ . With larger values of  $R_{DT}$ , the DT pin current can be very small and influenced by noise in the surrounding system. To aid in noise immunity, place a 0.1  $\mu$ F ceramic capacitor in parallel with  $R_{DT}$ . The capacitor should be placed as close to the DT pin as possible.

An input signal's falling edge activates the programmed dead time for the other signal. The output's dead time is always set to the longer of either the driver's programmed dead time or the input signal's own dead time. If both inputs are high simultaneously, both outputs will be immediately driven low. This overlap protection feature is used to prevent a shoot-through event and does not affect the programmed dead time setting for normal operation. Figure 14, "Dead Time and Overlap Protection Behavior," on page 14 illustrates and explains various driver dead time logic operating conditions.




Figure 14. Dead Time and Overlap Protection Behavior

For signal conditions designated A through F in the figure, note the following:

- A. The output VOA follows the input VIA exactly because VIB is already low.
- B. The output VOB follows the input VIB exactly because VIA is already low.
- C. The VIA input transitions high while the VIB input is already high. This causes both outputs, VOA and VOB, to immediately transition low due to overlap protection.
- D. The VIA input transitions low and assigns the programmed dead time to VOB. Output VOB is allowed to transition high after the programmed dead time.
- E. The VIA input transitions high simultaneously with the VIB input transitioning low. Output VOB immediately transitions low and assigns the programmed dead time to output VOA. The output VOA is allowed to transition high after the programmed dead time.
- F. The VIB input transitions high simultaneously with the VIA input transitioning low. Output VOA immediately transitions low and assigns the programmed dead time to output VOB. The output VOB is allowed to transition high after the programmed dead time.

For devices in the Universal configuration, both dead time and overlap protection can be disabled by connecting the DT input pin to VDDI, forcing the device to operate as a dual driver instead of a High-Side/Low-Side driver. The output VOA tracks the VIA input and output VOB tracks the VIB input without any intervening protection mechanisms.

Refer to "10. Ordering Guide" on page 46 for details on which specific OPNs provide dead time and overlap protection.

#### 4.6. Short-Circuit Clamp

The short circuit clamp is used to clamp voltages at the driver output (VOA/B) to slightly higher than the VDDA/B voltage during short-circuit conditions. The short circuit clamp helps protect the driven switch gate from overvoltage breakdown or degradation. The clamp is implemented by adding a diode connection between VOA/B and the VDDA/B pins inside the driver. See "6.2.3. Gate Driver Characteristics" on page 27 for detailed specifications of this clamping feature. External diodes between VOA/B and VDDA/B can increase current conduction capability as needed.

#### 4.7. Thermal Protection

The device includes a temperature sensor in each gate driver. Each sensor is monitored continuously. If the temperature exceeds the Trigger Temperature ( $T_{SD+}$ ), a thermal shutdown fault will occur, and the driver will pull low. After 1 ms, if the driver temperature fails to fall below the Reset Temperature ( $T_{SD-}$ ), the driver will pull weakly low. The driver will continuously pull weakly low until the temperature falls below  $T_{SD-}$ . Once the fault is removed, normal operation resumes.

# 4.8. Shutdown Clamp

15

The device includes a voltage clamp between the gate driver output (VOA/B) and ground (GNDA/B) when the gate driver is unpowered (VDDA/B = high-Z). This clamp is sometimes referred to as an "active pull-down clamp". It provides a path to ground for transient currents that could otherwise cause parasitic turn-on of a driven switch when the gate driver is unpowered. See "6.2.3. Gate Driver Characteristics" on page 27 and "4.1. Truth Tables" on page 9 for details.

#### 4.9. ESD Structure

The Si82Ex device's I/O pin electrostatic discharge (ESD) diodes and associated supply pin ESD clamp diodes are illustrated in Figure 15, "Device ESD Structure," below. On the logic input side, a pair of ESD protection diodes are used on each input pin, and all upper diodes are connected to one shared clamp diode. This structure prevents the VDDI pin from being powered up through the input pin when the VDDI power supply is lost. The other clamp diode is present between the VDDI and GNDI pins. The ESD structure of the gate driver output is similar to the logic input, except that the upper diode is connected to a clamp diode at the VDDA/B pins.




Figure 15. Device ESD Structure

# 5. Application Information

The device is designed to be both flexible and robust to meet a wide range of application requirements, safely survive overloads, and rapidly recover normal operation. To achieve these objectives, the appropriate configuration must be selected and its circuit carefully designed.

#### **5.1.** Recommended Application Circuits

Figure 16, "High-Side/Low-Side Configuration," on page 18 illustrates a typical application circuit for a dual-input Si82Ex device connected in a half-bridge topology. Driver A of the Si82Ex device controls the high-side FET (Q1), and driver B controls the low-side FET (Q2). The controller provides the Si82Ex input signals (VIA and VIB) to control Driver A and Driver B. The Si82Ex device's input overlap protection feature ensures no concurrent conduction of FETs Q1 and Q2, even if both VIA and VIB input signals are High. The dead time is inserted before the rising edge of the gate drive signals. Since Q1 and Q2 FETs do not turn on or turn off instantly, the inserted dead time guarantees the opposite FET is completely off before the Si82Ex device turns on FETs Q1 or Q2. The dead time is adjustable through the R10 resistor connected to the DT pin. The controller can also use the EN/DIS signal to turn off both drivers immediately once a system fault is detected.

On the gate driver side, the Si82Ex device's output current is controlled by the external gate resistors R5, R6, R12, and R15. The peak sourcing current for gate drivers A and B is shown in Equation 2 and Equation 3, respectively.

$$\frac{VDDA}{R5 + R_{ONA+}} \qquad \qquad \frac{VDDB}{R12 + R_{ONB+}}$$

**Equation 2. Peak Sourcing Current Gate Driver A** 

**Equation 3. Peak Sourcing Current Gate Driver B** 

The peak sinking current for gate drivers A and B is shown in Equation 4 and Equation 5, respectively.

$$\frac{VDDA}{R5 \parallel R6 + R_{ONA-}} \qquad \qquad \frac{VDDB}{R12 \parallel R15 + R_{ONB-}}$$

**Equation 4. Peak Sinking Current Gate Driver A** 

**Equation 5. Peak Sinking Current Gate Driver B** 

The gate resistor values should be selected to meet the gate voltage rise-time/fall-time requirement based on the actual capacitive loading of FETs, Q1 and Q2. G2 is the reference point or the reference ground of the gate drive output circuit. Figure 16, "High-Side/Low-Side Configuration," on page 18 also shows two possible power supply connections for the high-side gate driver A. VDDA can be powered by an isolated supply or powered by the same supply for gate driver B through the bootstrap circuit (resistor R1 and diode D1). The bootstrap circuit is the convenient way to power the high-side gate driver for the high-side / low-side circuit configuration. Its basic operation follows. When FET Q2 is turned on, capacitors C4 and C5 are charged by the low-side VDDB supply through diode D1 and the conducting FET Q2. After FET Q2 is off when FET Q1 is turned on, the reference potential of capacitors C4 and C5 jumps to VBUS, and thus diode D1 is reverse biased. In this situation, capacitors C4 and C5 act as the voltage source supplying current to gate driver A in order to maintain a logic high output. Resistor R1 is used to limit the inrush current of capacitors C4 and C5. Resistor R1 additionally limits the voltage slew rate between gate driver A's supply pins (VDDA and GNDA). More details about the bootstrap circuit can be found in "AN486: High-Side Bootstrap Design Using ISODrivers in Power Delivery Systems".

Two high-voltage Y2-class capacitors (not shown in the diagram) between the logic input reference (GNDI) and the two gate driver references (GNDA and GNDB) are recommended if additional radiated emissions or electrostatic discharge (ESD) mitigation is desired. The typical value for these two Y2 capacitors is between 47 pF and 100 pF. See "AN1131: Design Guide for Reducing Radiated and Conducted Emissions in Isolated Systems Using Skyworks' Isolators" for additional techniques for mitigating radiated and conducted emissions. Note that the Si82Ex device provides excellent common-mode transient immunity (CMTI) without employing any additional components or techniques. However, if your application requires extremely high common-mode transient immunity (CMTI) performance, it is recommended to add a 10 nF capacitor between each of the logic input pins and the logic input ground (GNDI), including the no-connect (NC) pins. This will help improve CMTI performance.




Figure 16. High-Side/Low-Side Configuration

Figure 17, "Bipolar Output Connection," on page 19 is similar to the above high-side/low-side configuration except that the drivers produce bipolar  $V_{GS}$  output voltage. The bipolar  $V_{GS}$  output requires the system to provide positive and negative voltage sources. Please note that the bootstrap circuit cannot be used to share the low-side voltage sources with the high-side gate driver A for a bipolar  $V_{GS}$  output application. In this example, +15 V and -5 V sources are used for low-side gate driver B, and its reference point is also G2. The other set of +15 V and -5 V sources are used for the high-side gate driver A. The high-side voltage sources' reference G3 is electrically connected to FET Q1's source. Please note that the voltage potential at FET Q1's source jumps between VBUS and reference G2. Thus, the high-side voltage sources need to be isolated from reference G2 as well.

For the bipolar  $V_{GS}$  output application, the additional bypass capacitors form a capacitor divider in order to shorten the current flow loop. These capacitors should be placed close to the Si82Ex device's output power pins (VDDA/B). Taking the high-side gate driver A as an example, the ac component of the gate drive current flows from the VDDA net to the Si82Ex device's VDDA pin, VOA pin, external gate resistor, Q1's gate, Q1's source, the midpoint of capacitors C1 and C2, and back to VDDA. Since the original bypass capacitors C4 and C5 don't connect to reference G3 (which is connected to FET Q1's source), without capacitor C2, the return current needs to travel further to the system's +15 V source to complete the loop. This prolonged loop increases the chance of radiated emissions. Capacitors C11 and C12 serve the same purpose for the low-side FET Q2's gate drive return current.




Figure 17. Bipolar Output Connection

Figure 18. "PWM Input Application Circuit" below depicts an Si82Ex device with a high-side/low-side configuration and a PWM input. This application circuit is similar to Figure 16, "High-Side/Low-Side Configuration," on page 18 above, except that the controller only provides the PWM input signal. The Si82Ex device will split the input signal phase, insert dead time, and drive the high-side and low-side FETs accordingly.




Figure 18. PWM Input Application Circuit

Figure 19, "Dual Low-Side Driver Application Circuit," below depicts the circuit for driving dual low-side FETs. When the dead time pin (DT) is tied to the logic input supply (VDDI), the Si82Ex device operates as a dual gate driver without overlap protection or dead time insertion. In this dual driver mode, the Si82Ex device can be used for high-side/low-side, dual high-side, dual low-side, or any circuit topology. However, the controller is responsible for providing overlap protection and dead time insertion. In the dual low-side circuit topology depicted below, the +15 V and -5 V sources are shared by gate drivers A and B to generate bipolar  $V_{GS}$  outputs. For a dual high-side application, Driver A and B cannot share the same power supply and will require the individual isolated power supplies, even if the  $V_{GS}$  output is unipolar.




Figure 19. Dual Low-Side Driver Application Circuit

#### 5.2. Layout Considerations

The layout considerations are divided into general considerations for the entire device, the logic input side of the device, and the gate driver side. Please refer to "5.1. Recommended Application Circuits" on page 17 for specific parts referenced.

#### 5.2.1. General Considerations

- The bypass capacitors (usually  $0.1 \,\mu\text{F} \mid\mid 10 \,\mu\text{F}$ ) should be placed close to the device's power supply pins and connected to the device with thick and short traces.
- The isolation barrier should have the required distance for the traces, power planes, ground planes, and copper areas on the device's logic input and gate drive sides.
- Safety isolation between gate drivers A and B on the gate driver side is usually not required. If the system needs safety isolation between gate drivers A and B, the trace, power plane, ground plane, and the copper area between the two gate drivers should have the required distance. Even though safety isolation between gate drivers A and B is usually not required, to avoid arcing through the air, the traces operating at high voltage should have some distance (approximately 1 mm per 1 kV) from the low voltage signals.
- The Si82Ex device is often used in high-power systems with significant switching current and transient voltage. Attention should be paid to the proximity and orientation of the Si82Ex device and any high-current switching circuits. This should also apply to the traces and components surrounding the Si82Ex device to avoid unwanted noise coupling.

#### 5.2.2. Logic Input Considerations

- Place resistor R10 close to the Si82Ex device's dead time (DT) pin.
- If the application requires extremely high common mode transient immunity (CMTI) performance, it is recommended to add a 10 nF capacitor between each of the logic input pins and the logic input ground (GNDI), including the no connect (NC) pins. This will help improve the CMTI performance.
- Using ≥6 mil trace width on all logic input pins is recommended. The interconnection between the controller and the Si82Ex device should be kept from any noisy signals in the system.

#### 5.2.3. Gate Driver Considerations

- If the system is designed to provide a bipolar V<sub>GS</sub> output, additional bypass capacitors (C1, C2, C11, and C12 in Figure 17, "Bipolar Output Connection," on page 19) are required to minimize the return path length of the gate drive signals.
- It is recommended to use ≥20 mil trace width for the VOA/B gate driver traces and their return path.
- For a unipolar V<sub>GS</sub> output, the return path of the V<sub>GS</sub> gate drive signal is from the power device's source/collector to the Si82Ex device's gate driver ground pin (GNDA/B). Explicitly use ≥20 mil trace width for this return current path and route this trace close to the VOA/B gate driver traces to reduce the loop area of the whole V<sub>GS</sub> gate drive signal. Moreover, it is a good practice to set the copper keep-out region along the return path trace so the system ground copper will not flood over this return trace.
- For a bipolar V<sub>GS</sub> output, the return path of the V<sub>GS</sub> gate drive signal is from the power device's source/
  collector to the midpoint of capacitors C1/C2 or C11/C12. Therefore, these capacitors must be placed close to
  the Si82Ex device to minimize this current loop. Explicitly use ≥20 mil trace width for the return current path
  and route this return trace close to the VOA/VOB gate driver traces to reduce the loop area of the whole V<sub>GS</sub>
  gate drive signal. Moreover, it is a good practice to set the copper keep-out region along the return path trace
  so the system ground copper will not flood over this return trace.
- For a multiple-layer PCB design, ground and power planes are recommended to create a power supply current path with the least inductance. If there is no dedicated power or ground plane on the gate driver side, please use ≥20 mil trace width for the power supply connections.
- If the design utilizes Y2 capacitors between the logic input and gate drivers, the Y2 capacitors across the isolation barrier should be placed as close as possible to the sides of the Si82Ex device without pins.

# **5.3. Power Dissipation Considerations**

The device's average power dissipation is often required in order to estimate the silicon junction temperature and can be estimated using the equation provided in "AN1339: Driver Power Dissipation Considerations". To solve the equation, the intended supply voltages, the load characteristics, the gate resistor values, and the switching frequency need to be collected. Skyworks provides a Microsoft Excel® based calculator as part of AN1339 to easily estimate the device's power dissipation and silicon junction temperature.

# 6. Specifications

# 6.1. Absolute Maximum Ratings

Table 4. Absolute Maximum Ratings<sup>1</sup>

Parameter	Symbol	Condition	Min	Max	Unit
Storage temperature	T <sub>STG</sub>		<del>-</del> 65	150	°C
Operating temperature	T <sub>A</sub>		-40	125	°C
Junction temperature	TJ		_	150	°C
Logic input supply voltage	VDDI		-0.30	24.0	V
Gate driver supply voltage	VDDA, VDDB		-0.30	36.0	V
Input signal voltage	VIA, VIB, PWM, DT, EN, DIS		-0.30	VDDI + 0.30	V
	VIA, VIB, PWM, EN, DIS	Transient for 100 ns <sup>2</sup>	-5.00	VDDI + 0.30	V
Output signal voltage	VOA, VOB		-0.30	V <sub>DDA/B</sub> + V <sub>SCCA/B</sub>	V
Output signal voltage	VOA, VOB	Transient for 200 ns <sup>2</sup>	-2.00	V <sub>DDA/B</sub> + V <sub>SCCA/B</sub>	V
Lead solder temperature		Duration = 10 s	_	260	°C
ESD per AEC-Q100					
Human body model	НВМ		-4	4	kV
Charged device model	CDM		-2	2	kV

<sup>1.</sup> Permanent device damage may occur if the absolute maximum ratings are exceeded. Functional operation should be restricted to the conditions as specified in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ESD Handling: Industry-standard ESD handling precautions must be adhered to at all times to avoid damage to this device.

<sup>2.</sup> This parameter is not subject to production test. It is guaranteed by characterization.

# 6.2. Electrical Characteristics

The following tables provide electrical parametric data for this device.

# **6.2.1. Power Supply Characteristics**

#### Table 5. Power Supply Characteristics<sup>1</sup>

Operating range for the following specifications: VDDI = 3.0–20 V; VDDA/B = 5.0–30 V;  $T_A = -40$  to +125 °C;  $F_{IN} \le 1$  MHz.

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Supply Voltage						
Logic Input Supply	VDDI		3.00	_	20.0	V
Gate Driver Supply	VDDA, VDDB		5.00	_	30.0	V
Supply Current	•			1		
Logic Input Supply						
Quiescent Current	IDDI <sub>Q</sub>	EN = logic low or DIS = logic high	_	1.03	1.35	mA
Active Current	IDDI	VIA/B = 1 MHz; 50% duty cycle	_	2.04	2.39	mA
ate Driver Supply	•					
4 V Undervoltage Lockout (Si82	ExxxGx) Devices					
Quiescent Current	IDDA <sub>Q</sub> , IDDB <sub>Q</sub>	EN = logic low or DIS = logic high	_	2.40	3.50	mA
Active Current	IDDA, IDDB	VOA/B = 1 MHz; 50% duty cycle; no load	_	5.59	12.58	mA
8 V Undervoltage Lockout (Si82	ExxxBx) Devices					
Quiescent Current	IDDA <sub>Q</sub> , IDDB <sub>Q</sub>	EN = logic low or DIS = logic high	_	2.43	3.50	mA
Active Current	IDDA, IDDB	VOA/B = 1 MHz; 50% duty cycle; no load	_	6.72	12.58	mA
12 V Undervoltage Lockout (Si8	2ExxxCx) Devices					
Quiescent Current	IDDA <sub>Q</sub> , IDDB <sub>Q</sub>	EN = logic low or DIS = logic high	_	2.46	3.50	mA
Active Current	IDDA, IDDB	VOA/B = 1 MHz; 50% duty cycle; no load	_	7.95	12.58	mA
15 V Undervoltage Lockout (Si8	2ExxxEx) Devices					
Quiescent Current	IDDA <sub>Q</sub> , IDDB <sub>Q</sub>	EN = logic low or DIS = logic high	_	2.49	3.50	mA
Active Current	IDDA, IDDB	VOA/B = 1 MHz; 50% duty cycle; no load	_	8.67	12.58	mA

Table 5. Power Supply Characteristics (Continued) Operating range for the following specifications: VDDI = 3.0-20 V; VDDA/B = 5.0-30 V;  $T_A = -40 \text{ to } +125 \text{ °C}$ ;  $F_{IN} \le 1 \text{ MHz}$ .

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Undervoltage Lockout			1	ı		
Logic Input Supply						
Positive-Going Threshold	VDDI <sub>UV+</sub>	VDDI rising	2.76	2.88	2.99	V
Negative-Going Threshold	VDDI <sub>UV</sub> _	VDDI falling	2.64	2.78	2.94	v
Threshold Hysteresis	VDDI <sub>HYS</sub>		_	100	_	mV
Gate Driver Supply			1	•	•	•
4 V Undervoltage Lockout (Si82Exx	xxGx) Devices					
Positive-Going Threshold	VDDA <sub>UV+</sub> , VDDB <sub>UV+</sub>	VDDA/B rising	4.09	4.30	4.54	V
Negative-Going Threshold	VDDA <sub>UV</sub> -, VDDB <sub>UV</sub> -	VDDA/B falling	3.89	4.10	4.33	]
Threshold Hysteresis	VDDA <sub>HYS</sub> , VDDB <sub>HYS</sub>		_	200	_	mV
8 V Undervoltage Lockout (Si82Exx	xxBx) Devices		1	•	•	•
Positive-Going threshold	VDDA <sub>UV+</sub> , VDDB <sub>UV+</sub>	VDDA/B rising	7.58	8.07	8.55	V
Negative-Going Threshold	VDDA <sub>UV</sub> -, VDDB <sub>UV</sub> -	VDDA/B falling	7.14	7.57	8.05	]
Threshold Hysteresis	VDDA <sub>HYS</sub> , VDDB <sub>HYS</sub>		_	500	_	mV
12 V Undervoltage Lockout (Si82E)	xxxCx) Devices		1	•	•	•
Positive-Going Threshold	VDDA <sub>UV+</sub> , VDDB <sub>UV+</sub>	VDDA/B rising	11.21	11.90	12.61	V
Negative-Going Threshold	VDDA <sub>UV</sub> -, VDDB <sub>UV</sub> -	VDDA/B falling	10.29	10.90	11.52	]
Threshold Hysteresis	VDDA <sub>HYS</sub> , VDDB <sub>HYS</sub>		_	1.00	_	V
15 V Undervoltage Lockout (Si82E)	xxxEx) Devices		•	ı	,	,
Positive-Going Threshold	VDDA <sub>UV+</sub> , VDDB <sub>UV+</sub>	VDDA/B rising	14.19	15.15	16.13	V
Negative-Going Threshold	VDDA <sub>UV</sub> -, VDDB <sub>UV</sub> -	VDDA/B falling	13.81	14.70	15.66	1 '
Threshold Hysteresis	VDDA <sub>HYS</sub> , VDDB <sub>HYS</sub>		_	450	_	mV

<sup>1.</sup> Adding the suffix A/B to any symbol, parameter, or test condition variable denotes that the term applies interchangeably to either Gate Driver A or Gate Driver B.

# 6.2.2. Logic Input Characteristics

#### **Table 6. Logic Input Characteristics**

Operating range for the following specifications: VDDI = 3.0–20 V; VDDA/B = 5.0–30 V;  $T_A = -40$  to +125 °C;  $F_{IN} \le 1$  MHz.

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Input Threshold						
High Input	V <sub>IH</sub>	VIA, VIB, PWM, EN, DIS rising	VDDI x 0.75	_	_	V
Low Input	V <sub>IL</sub>	VIA, VIB, PWM, EN, DIS falling	_	_	VDDI x 0.25	V
Hysteresis	V <sub>HYS</sub>	VIA, VIB, PWM, EN, DIS	VDDI x 0.10	VDDI x 0.15	_	V
Input Pull-Down Resistance	R <sub>I</sub>	VIA, VIB, PWM, EN, DIS	125	200	320	kΩ
Input Leakage Current	I <sub>LKG</sub>	VIA, VIB, PWM, EN, DIS	_	_	140	μΑ

#### 6.2.3. Gate Driver Characteristics

#### Table 7. Gate Driver Characteristics<sup>1</sup>

Operating range for the following specifications: VDDI = 3.0–20 V; VDDA/B = 5.0–30 V;  $T_A = -40$  to +125 °C;  $F_{IN} \le 1$  MHz

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Output Voltage						
Logic high (sourcing)	V <sub>OHA</sub> , V <sub>OHB</sub>	I <sub>OA/B</sub> = -20 mA	VDDA/B x 0.98	_	_	V
Logic low (sinking)	V <sub>OLA</sub> , V <sub>OLB</sub>	I <sub>OA/B</sub> = 20 mA	_	-	0.10	V
Output Resistance			•			
Logic high (sourcing)	R <sub>ONA+</sub> , R <sub>ONB+</sub>		0.50	1.00	2.50	Ω
Logic low (sinking)	R <sub>ONA</sub> -, R <sub>ONB</sub> -		0.30	0.70	2.20	Ω
Peak Output Current			•			
		VDDA/B = 6 V, VOA/B = 1.5 V	_	3.80	_	Α
Lasia hish (assumina)		VDDA/B = 10 V, VOA/B = 3 V	_	5.40	_	Α
Logic high (sourcing)	I <sub>OA+</sub> , I <sub>OB+</sub>	VDDA/B = 15 V, VOA/B = 5 V	_	6.65	_	Α
		VDDA/B = 18 V, VOA/B = 6 V	5.50	7.50	_	Α
	I <sub>OA-</sub> , I <sub>OB-</sub>	VDDA/B = 6 V, VOA/B = 4.5 V	_	5.10	_	Α
1		VDDA/B = 10 V, VOA/B = 7 V	_	6.55	_	Α
Logic Low (sinking)		VDDA/B = 15 V, VOA/B = 10 V	_	7.40	_	Α
		VDDA/B = 18 V, VOA/B = 12 V	5.50	7.50	_	Α
Switch Short Circuit Clamp	-					
Clauria sulha	W W	$VOA/B - VDDA/B$ or $GNDA/B - VOA/B$ , $I_{OA/B} = 70$ mA	_	70.0	_	mV
Clamping voltage	V <sub>SCCA</sub> , V <sub>SCCB</sub>	VOA/B – VDDA/B or GNDA/B – VOA/B, $I_{OA/B}$ = 500 mA, $t_{SCCA/B}$ = 10 $\mu s$	_	530	_	mV
Thermal shutdown	<u>'</u>		1			
Threshold temperature	T <sub>SD+</sub>	T <sub>J</sub> rising	_	163	_	°C
Release temperature	T <sub>SD</sub>	T <sub>J</sub> falling	_	131	_	°C
Shutdown clamp output voltage	V <sub>SDCA</sub> , V <sub>SDCB</sub>	VDDA/B = high-Z, $I_{OA/B}$ = 50 mA	_	1.55	2.00	V

<sup>1.</sup> Adding the suffix A/B to any symbol, parameter, or test condition variable denotes that the term applies interchangeably to either gate driver A or gate driver B.

# 6.2.4. Timing Characteristics

# **Table 8. Timing Characteristics**<sup>1</sup>

Operating range for the following specifications: VDDI = 3.0–20 V; VDDA/B = 5.0–30 V;  $T_A = -40$  to +125 °C;  $F_{IN} \le 1$  MHz.

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Minimum Pulse Width		l l				
Si82ExxAx Devices	DW DW		_	10.0	_	ns
Si82ExxBx Devices	PW <sub>MINA</sub> , PW <sub>MINB</sub>	No load	_	30.0	_	ns
Propagation Delay		1		•		
Positive-Going Control Input D	elay <sup>2</sup>					
0 ns Deglitch (Si82ExxAx) Devices		VIA, VIB, PWM rising; no load	20.0	30.0	40.0	ns
30 ns Deglitch (Si82ExxBx) Devices	t <sub>PLHA</sub> , t <sub>PLHB</sub>	VIA, VIB, PWIVI TISHIR, HO TORU	45.0	52.5	65.0	ns
Negative-Going Control Input I	Delay <sup>2</sup>					
0 ns Deglitch (Si82ExxAx) Devices	t <sub>PHLA</sub> , t <sub>PHLB</sub>	VIA, VIB, PWM rising; no load	20.0	30.0	40.0	ns
30 ns Deglitch (Si82ExxBx) Devices	PHLA, PHLB	VIA, VIB, FWIN HSING, NO IOAU	45.0	52.5	65.0	ns
Enable Input Delay <sup>3</sup>	t <sub>EID</sub>	EN rising or DIS falling, no load	20.0	30.0	40.0	ns
Disable Input Delay <sup>3</sup>	t <sub>DID</sub>	EN falling or DIS rising, no load	20.0	30.0	40.0	ns
Pulse Width Distortion	PWD <sub>A</sub> , PWD <sub>B</sub>	t <sub>PLHA/B</sub> =t <sub>PHLA/B</sub>	_	5.00	10.0	ns
Propagation Delay Skew				•	•	•
Channel-to-Channel <sup>4</sup>						
0 ns Deglitch (Si82ExxAx) Devices	+	MAX{  tplha=tplhB ,  tphLa=tphLB  }	_	_	5.00	ns
30 ns Deglitch (Si82ExxBx) Devices	t <sub>PSK(CC)</sub>	IVINAL TUPLHA UPLHBI, TUPHLA UPHLBI )	_	_	8.00	ns
Part-to-Part <sup>5</sup>				•	•	•
0 ns Deglitch (Si82ExxAx) Devices	+	MAX{  t <sub>PLHX</sub> -t <sub>PLHy</sub>  ,  t <sub>PHLX</sub> -t <sub>PHLy</sub>   }	_	_	5.00	ns
30 ns Deglitch (Si82ExxBx) Devices	t <sub>PSK(PP)</sub>	TYPICH TOPLEX TOPLEY TO THE TO	_	_	8.00	ns
		VDDA/B = 6 V, $C_L = 1$ nF, $R_G = 0$ $\Omega$	_	7.50	_	ns
Output Rise Time <sup>2</sup>	t <sub>RA</sub> , t <sub>RB</sub>	VDDA/B = 10 V, $C_L = 1$ nF, $R_G = 0$ $\Omega$	-	7.20	_	ns
output tibe time	KA, KB	VDDA/B = 15 V, $C_L$ = 1 nF, $R_G$ = 0 $\Omega$	_	7.90	_	ns
		VDDA/B = 18 V, $C_L = 1$ nF, $R_G = 0$ $\Omega$	_	8.30	_	ns

#### Table 8. Timing Characteristics (Continued)

Operating range for the following specifications: VDDI = 3.0-20 V; VDDA/B = 5.0-30 V;  $T_A = -40 \text{ to } +125 \text{ °C}$ ;  $F_{IN} \le 1 \text{ MHz}$ .


Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
		VDDA/B = 6 V, $C_L$ = 1 nF, $R_G$ = 0 $\Omega$	_	6.60	_	ns
Output Fall Time <sup>2</sup>		VDDA/B = 10 V, $C_L = 1$ nF, $R_G = 0$ $\Omega$	_	7.00	_	ns
Output rail fillie	t <sub>FA</sub> , t <sub>FB</sub>	VDDA/B = 15 V, $C_L$ = 1 nF, $R_G$ = 0 $\Omega$	_	7.95	_	ns
		VDDA/B = 18 V, $C_L$ = 1 nF, $R_G$ = 0 $\Omega$	_	8.60	_	ns
		$R_{DT} = 10 \text{ k}\Omega$	10.0	20.0	30.0	ns
Dead Time Control <sup>6</sup>	t <sub>DT</sub>	$R_{DT}$ = 60 k $\Omega$	_	110	_	ns
		R <sub>DT</sub> = 110 kΩ	170	200	240	ns
Startup Time <sup>7</sup>	t <sub>ST</sub>		_	125	_	μs
VDDI Logic Input Power Cycle Time <sup>7</sup>	t <sub>PCL</sub>		_	60.0	_	μs
VDDI Logic Input Shutdown Time <sup>7</sup>	t <sub>SDL</sub>		_	90.0	_	μs
VDDA/B Gate Driver Power Cycle Time <sup>7</sup>	t <sub>PCGA</sub> , t <sub>PCGB</sub>		_	125	_	μs
VDDA/B Gate Driver Shutdown Time <sup>7</sup>	t <sub>SDGA</sub> , t <sub>SDGB</sub>		_	7.00	_	μs
Common Mode Transient Immunity	CMTI		200	_	_	kV/μs

- 1. Adding the suffix A/B to any symbol, parameter, or test condition variable denotes that the term applies interchangeably to either gate driver A or gate driver B.
- 2. See Figure 20, "Control Input Timing Measurements," on page 30 for details.
- 3. See Figure 21, "Enable or Disable Input Timing Measurements," on page 30 for details.
- 4. tpsk(CC) is the largest absolute value difference in propagation delays between the two channels of a single unit operating at the same supply voltages, load, and ambient
- temperature. See Figure 22, "Propagation Delay Parameters," on page 30 for details

  temperature of a single unit operating at the same supply voltages, load, and ambient temperature of a single unit operating at the same supply voltages, load, and ambient temperature. See Figure 22, "Propagation Delay Parameters," on page 30 for details


  temperature of a single unit operating at the same supply voltages, load, and ambient temperature of a single unit operating at the same supply voltages, load, and ambient temperature. See Figure 22, "Propagation Delay Parameters," on page 30 for details

  temperature of the same supply voltages, load, and ambient temperature of the same supply voltages, load, and ambient temperature. and ambient temperature.
- The dead time pin (DT) can be pulled to VDDI to disable dead time control. Using less than 10 k $\Omega$  dead time resistor is not recommended. See Figure 23, "Dead Time Timing Measurement," on page 30 for more information.
- 7. Startup, power cycle, and shutdown timing are detailed in "4.2. Power Sequence and Timing Behavior" on page 11.



EN = Logic high DIS = Logic low

**Figure 20. Control Input Timing Measurements** 



VIA/B or PWM = Logic High

Figure 21. Enable or Disable Input Timing Measurements




Figure 22. Propagation Delay Parameters




Figure 23. Dead Time Timing Measurement

# 6.3. Typical Performance Characteristics

The typical performance characteristics depicted in the figures below are for information purposes only. Refer to the data tables in "6.2. Electrical Characteristics" on page 24 for actual specification limits.




Figure 24. Propagation Delay vs. Gate Driver Supply Voltage




Figure 26. Channel-to-Channel Skew vs.
Gate Driver Supply Voltage




Figure 28. Logic Input Active Supply Current vs.
Logic Input Supply Voltage




Figure 25. Propagation Delay vs. Ambient Temperature




Figure 27. Channel-to-Channel Skew vs.

Ambient Temperature




Figure 29. Logic Input Active Supply Current vs.

Ambient Temperature




Figure 30. Gate Driver Active Supply Current vs.

Gate Driver Supply Voltage




Figure 32. Output Rise/Fall Time vs.
Gate Driver Supply Voltage




Figure 34. Peak Output Current vs. Gate Driver Supply Voltage




Figure 31. Gate Driver Active Supply Current vs.

Ambient Temperature




Figure 33. Output Rise/Fall Time vs.
Output Load




Figure 35. Peak Output Current vs.
Ambient Temperature




Figure 36. Output Resistance vs. Gate Driver Supply Voltage




Figure 38. Shutdown Clamp Current vs. Shutdown Clamp Voltage




Figure 37. Output Resistance vs. Ambient Temperature




Figure 39. Shutdown Clamp Current vs.

Ambient Temperature

# 6.4. Thermal Characteristics

**Table 9. Thermal Characteristics** 

Parameter	Symbol	Test Condition	NB SOIC-16	WB SOIC-14	Unit
Thermal Resistance					
Junction-to-Ambient	$\theta_{JA}$	4-layer, 2s2p JEDEC test board	63	59	°C/W
Characterization Parameter					1
Junction-to-Top	$\Psi_{JT}$	4-layer, 2s2p JEDEC test board	7.5	14	°C/W
Junction-to-Board	$\Psi_{JB}$	4-layer, 2s2p JEDEC test board	31	34	°C/W

# 6.5. Safety Certifications and Specifications

# Table 10. Regulatory Information<sup>1</sup>

cs	Δ
	••

The Si82Ex is certified under CSA. For more details, see Master Contract Number 232873.

62368-1: Up to  $600 \text{ V}_{RMS}$  reinforced insulation working voltage; up to  $1000 \text{ V}_{RMS}$  basic insulation working voltage.

60601-1: Up to 250 V<sub>RMS</sub> working voltage and two means of patient protection (MOPP).

#### VDE

The Si82Ex is certified under VDE. For more details, see File 5028467.

60747-17: Up to 2121 V<sub>PEAK</sub> for reinforced insulation working voltage.

UL

The Si82Ex is certified under UL1577 component recognition program. For more details, see File E257455.

Rated up to  $6.0~\mathrm{kV_{RMS}}~\mathrm{V_{ISO}}$  isolation voltage for basic protection.

CQC

The Si82Ex is certified under GB4943.1.

Rated up to 250 V<sub>RMS</sub> reinforced insulation working voltage at 5000 meters tropical climate.

1. For more information, see "10. Ordering Guide" on page 46.

Table 11. Insulation and Safety-Related Specifications

Parameter	Symbol	Test Condition	Va	Unit	
raiametei			NB SOIC-16	WB SOIC-14	Oillt
Nominal External Air Gap (Clearance)	CLR		3.90	8.00	mm
Nominal External Tracking (Creepage)	CRP		3.90	8.00	mm
Minimum Internal Gap (Internal Clearance)	DTI		0.036	0.036	mm
Tracking Resistance	CTI or PTI	IEC60112	600	600	V <sub>RMS</sub>
Erosion Depth	ED		0.031	0.019	mm
Resistance (Input-Output) <sup>1</sup>	R <sub>IO</sub>	Test voltage = 500 V, 25 °C	10 <sup>12</sup>	10 <sup>12</sup>	Ω
Capacitance (Input-Output) <sup>1</sup>	C <sub>IO</sub>	f = 1 MHz	1.10	1.00	pF
Input Capacitance <sup>2</sup>	C <sub>I</sub>	f = 100 kHz	2.00	2.00	pF

<sup>1.</sup> To determine resistance and capacitance, the device is converted into a 2-terminal device. Pins on Side A are shorted together to form the first terminal, and pins on Side B are shorted together to form the second terminal. The parameters are then measured between these two terminals.

<sup>2.</sup> Measured from input pin to ground.

Table 12. IEC-60664-1 Ratings

Parameter	Test Conditions	Specification		
	lest conditions	NB SOIC-16	WB SOIC-14	
Material group		I	I	
Overvoltage category	Rated mains voltage $\leq$ 150 $V_{RMS}$	I-IV	I-IV	
	Rated mains voltage ≤ 300 V <sub>RMS</sub>	1-111	I-IV	
	Rated mains voltage ≤ 600 V <sub>RMS</sub>	I-II	I-IV	
	Rated mains voltage $\leq$ 1000 $V_{RMS}$	I	I-III	

Table 13. IEC60747-17 Insulation Characteristics<sup>1</sup>

Parameter	Symbol	Test Condition	Characteristic		l lmin
			NB SOIC-16	WB SOIC-14	Unit
Maximum working isolation voltage	V <sub>IOWM</sub>	According to Time-Dependent Dielectric Breakdown (TDDB) Test	445	1500	V <sub>RMS</sub>
Maximum repetitive isolation voltage	V <sub>IORM</sub>	According to Time-Dependent Dielectric Breakdown (TDDB) Test	630	2121	V <sub>PEAK</sub>
Apparent charge	$Q_{PD}$	$\label{eq:method_b: At routine test (100% production)} \begin{subarray}{l} su$	≤5	≤5	pC
Maximum transient isolation voltage	V <sub>IOTM</sub>	$V_{TEST} = V_{IOTM}$ , t = 60 s (qualification); $V_{TEST} = 1.2 \times V_{IOTM}$ , t = 1 s (100% production)	5302	8484	V <sub>PEAK</sub>
Maximum surge isolation voltage	V <sub>IOSM</sub>	Tested in oil with 1.3 x V <sub>IMP</sub> or 10 kV minimum and 1.2 μs/50 μs profile (qualification)	10400	10400	V <sub>PEAK</sub>
Maximum impulse voltage	V <sub>IMP</sub>	Tested in air with 1.2 μs/50 μs profile (qualification)	5000	8000	V <sub>PEAK</sub>
Isolation resistance	R <sub>IO_S</sub>	$T_{AMB} = T_S$ , $V_{IO} = 500 \text{ V}$	>109	>109	Ω
Pollution degree			2	2	
Climatic category			40/125/21	40/125/21	

<sup>1.</sup> This coupler is suitable for "safe electrical insulation" only within the safety ratings. Compliance with the safety ratings shall be ensured by means of suitable protective circuits.

#### **Table 14. UL1577 Insulation Characteristics**

Parameter	Symbol	Test Condition	Characteristic		Unit
			NB SOIC-16	WB SOIC-14	Oiiit
Maximum withstanding isolation voltage	V <sub>ISO</sub>	$V_{TEST} = V_{ISO}$ , t = 60 s (qualification); $V_{TEST} = 1.2 \times V_{ISO}$ , t = 1 s (100% production)	3750	6000	V <sub>RMS</sub>

2.11

W

Safety Input, Output, or

Total Power

Parameter	Symbol	Test Condition	Max <sup>1</sup>		Unit
	•		NB SOIC-16	WB SOIC-14	
Safety Temperature	T <sub>S</sub>		150	150	°C
Safety Input, Output, or Supply Current	I <sub>S</sub>	Refer to $Ø_{JA}$ in "6.4. Thermal Characteristics" on page 34; VDDI = 5 V, VDDA/B = 30 V, $T_J$ = 150 °C, $T_A$ = 25 °C	66	70	mA

1.98

**Table 15. IEC Safety Limiting Values** 

<sup>1.</sup> Maximum value allowed in the event of a failure; also see the temperature derating curves below.




Figure 40. NB SOIC-16 Safety Current vs. Ambient Temperature Derating Curve




Figure 41. WB SOIC-14 Safety Current vs. Ambient Temperature Derating Curve

#### 7. Package Drawings

#### 7.1. NB SOIC-16 Package Drawing




Figure 42. NB SOIC-16 Package Drawing

Table 16. NB SOIC-16 Package Drawing Dimensions 1,2,3,4

Dimension	Min	Мах		
A	-	1.75		
A1	0.10	0.25		
b	0.31	0.51		
С	0.17	0.25		
D	9.90 BSC			
E	6.00	BSC		
E1	3.90	BSC		
е	1.27	BSC		
L	0.40	1.27		
L2	0.25 BSC			
h	0.25 0.50			
θ	0°	8°		

May 21, 2024

Table 16. NB SOIC-16 Package Drawing Dimensions 1,2,3,4 (Continued)

Dimension	Min	Max
aaa	0.	10
bbb	0.20	
ссс	0.	10
ddd	0.	25

- 1. All dimensions shown are in millimeters (mm) unless otherwise noted.
- 2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.
  3. This drawing conforms to the JEDEC Solid State Outline MS-012, Variation AC.
- 4. Recommended card reflow profile is per the JEDEC/IPC J-STD-020C specification for Small Body Components.

### 7.2. WB SOIC-14 Package Drawing




Figure 43. WB SOIC-14 Package Drawing

Table 17. WB SOIC-14 Package Drawing Dimensions 1,2,3

Dimension	Min	Max	
A	-	2.65	
A1	0.10	0.30	
b	0.35	0.49	
С	0.23	0.32	
D	10.30	) BSC	
E	10.30	) BSC	
E1	7.50	BSC	
е	1.27	BSC	
e1	3.81	BSC	
L	0.40	1.27	
L2	0.25 BSC		
h	0.25 0.75		
θ	0°	8°	

Table 17. WB SOIC-14 Package Drawing Dimensions<sup>1,2,3</sup> (Continued)

Dimension	Min	Max		
aaa	0.10			
bbb	0.25			
ссс	0.	10		
ddd	0.	25		

- All dimensions shown are in millimeters (mm) unless otherwise noted.
   Dimensioning and Tolerancing per ANSI Y14.5M-1994.
   Recommended reflow profile per the JEDEC J-STD-020C specification for small body, lead-free components.

#### 8. Land Patterns

#### 8.1. NB SOIC-16 Land Pattern




Figure 44. NB SOIC-16 Land Pattern

Table 18. NB SOIC-16 PCB Land Pattern Dimension 1,2

Dimension	Feature	mm
C1	Pad Column Spacing	5.40
E	Pad Row Pitch	1.27
X1	Pad Width	0.60
Y1	Pad Length	1.55

- 1. This Land Pattern Design is based on IPC-7351 pattern SOIC127P600X165-16N for Density Level B (Median Land Protrusion).
- 2. All feature sizes shown are at Maximum Material Condition (MMC) and a card fabrication tolerance of 0.05 mm is assumed.

#### 8.2. WB SOIC-14 Land Pattern




Figure 45. WB SOIC-14 PCB Land Pattern

Table 19. WB SOIC-14 PCB Land Pattern Dimensions 1,2

Dimension	Feature	mm
C1	Pad Column Spacing	9.80
E	Pad Row Pitch	1.27
X1	Pad Width	0.60
Y1	Pad Length	1.60

- 1. This Land Pattern Design is based on IPC-7351 pattern SOIC127P1032X265-16AN for Density Level B (Median Land Protrusion).
- 2. All feature sizes shown are at Maximum Material Condition (MMC) and a card fabrication tolerance of 0.05 mm is assumed.

# 9. Top Markings

### 9.1. NB SOIC-16 Top Marking




Figure 46. 16-Pin Narrow-Body SOIC Top Marking

Table 20. 16-Pin Narrow-Body SOIC Top Marking Explanation

		Iron T. J. W. J. D. J. J.
		Si82E = Two-channel Value IsoDriver product series
		V = Input Pinout
		2 = VIA, VIB, DT and DIS inputs (Universal configuration)
		3 = VIA, VIB, DT and EN inputs (Universal configuration)
		8 = PWM, DT, and DIS inputs (High-Side/Low-Side configuration)
		9 = PWM, DT, and EN inputs (High-Side/Low-Side configuration)
		W = Output Pinout
	Dasa Part Number Ordering	9 = Combined Source/Sink Driver Output
Line 4 Manhines	Base Part Number Ordering Options	X = Input Configuration
Line 1 Marking:	(See "10. Ordering Guide" on page 46 for more information)	A = No deglitch filter
	page 46 for more information)	B = 30 ns deglitch filter
		Y = Output Configuration
		G = 4 V UVLO
		B = 8 V UVLO
		C = 12 V UVLO
		E = 15 V UVLO
		Z = Isolation Rating
		C = 3.75 kV <sub>RMS</sub>
	YY = Year	Assistant lands assembly house Common and to the common and common and common and common and assembly the common and assembly
	WW = Workweek	Assigned by the assembly house. Corresponds to the year and workweek of the mold date.
Line 2 Marking:	TTTTTT = Mfg. Trace Code	Manufacturing Traceability Code The Manufacturing Traceability Code represented by "TTTTTT" contains, as its first character, a
	gg.	letter in the range A through M to indicate Industrial-Grade, or a letter in the range N through Z to indicate Automotive-Grade.

### 9.2. WB SOIC-14 Top Marking




Figure 47. 14-Pin Wide Body SOIC Top Marking

Table 21. 14-Pin Wide Body SOIC Top Marking Explanation

		Si82E = Two-channel Value IsoDriver product series
		V = Input Pinout
		2 = VIA, VIB, DT and DIS inputs (Universal configuration)
		3 = VIA, VIB, DT and EN inputs (Universal configuration)
		8 = PWM, DT, and DIS inputs (High-Side/Low-Side configuration)
		9 = PWM, DT, and EN inputs (High-Side/Low-Side configuration)
		W = Output Pinout
	Base Part Number Ordering	9 = Combined Source/Sink Driver Output
Line 1 Marking:	Options	X = Input Configuration
	(See "10. Ordering Guide" on page 46 for more information)	A = No deglitch filter
		B = 30 ns deglitch filter
		Y = Output Configuration
		B = 8 V UVLO
		C = 12 V UVLO
		E = 15 V UVLO
		Z = Isolation Rating
		$E = 6.0 \text{ kV}_{RMS}$
	YY = Year WW = Workweek	Assigned by the assembly house. Corresponds to the year and workweek of the mold date.
Line 2 Marking:	TTTTTT = Mfg. Trace Code	Manufacturing Traceability Code The Manufacturing Traceability Code represented by "TTTTTT" contains, as its first character, a letter in the range A through M to indicate Industrial-Grade, or a letter in the range N through Z to indicate Automotive-Grade.
Line 3 Marking:	e4 circle is 1.7 mm diameter	The "e4" symbol indicates Pb-free lead finish.
	CC = Country of Origin ISO Code Abbreviation	TW = Taiwan TH = Thailand

# 10. Ordering Guide

Table 22. Si82Ex Ordering Guide<sup>1,2,3,4,5,6</sup>

Ordering Part Number (OPN)	Automotive OPN	Inputs	Configuration	Enable/ Disable	Deglitch Filter	Undervoltage Lockout (UVLO)	Isolation Rating	Package Type
NB SOIC-16 Packag	ge Options							
Si82E29AGC-IS1	Si82E29AGC-AS1	VIA, VIB	Universal	Disable	NA	4 V	3.75 kV <sub>RMS</sub>	NB SOIC-16
Si82E29ABC-IS1	Si82E29ABC-AS1	VIA, VIB	Universal	Disable	NA	8 V	3.75 kV <sub>RMS</sub>	NB SOIC-16
Si82E29ACC-IS1	Si82E29ACC-AS1	VIA, VIB	Universal	Disable	NA	12 V	3.75 kV <sub>RMS</sub>	NB SOIC-16
Si82E29AEC-IS1	Si82E29AEC-AS1	VIA, VIB	Universal	Disable	NA	15 V	3.75 kV <sub>RMS</sub>	NB SOIC-16
Si82E39AGC-IS1	Si82E39AGC-AS1	VIA, VIB	Universal	Enable	NA	4 V	3.75 kV <sub>RMS</sub>	NB SOIC-16
Si82E39ABC-IS1	Si82E39ABC-AS1	VIA, VIB	Universal	Enable	NA	8 V	3.75 kV <sub>RMS</sub>	NB SOIC-16
Si82E39ACC-IS1	Si82E39ACC-AS1	VIA, VIB	Universal	Enable	NA	12 V	3.75 kV <sub>RMS</sub>	NB SOIC-16
Si82E39AEC-IS1	Si82E39AEC-AS1	VIA, VIB	Universal	Enable	NA	15 V	3.75 kV <sub>RMS</sub> S	NB SOIC-16
Si82E39BGC-IS1	Si82E39BGC-AS1	VIA, VIB	Universal	Enable	30 ns	4 V	3.75 kV <sub>RMS</sub>	NB SOIC-16
Si82E39BBC-IS1	Si82E39BBC-AS1	VIA, VIB	Universal	Enable	30 ns	8 V	3.75 kV <sub>RMS</sub>	NB SOIC-16
Si82E39BCC-IS1	Si82E39BCC-AS1	VIA, VIB	Universal	Enable	30 ns	12 V	3.75 kV <sub>RMS</sub>	NB SOIC-16
Si82E39BEC-IS1	Si82E39BEC-AS1	VIA, VIB	Universal	Enable	30 ns	15 V	3.75 kV <sub>RMS</sub>	NB SOIC-16
Si82E89AGC-IS1	Si82E89AGC-AS1	PWM	High-Side/ Low-Side	Disable	NA	4 V	3.75 kV <sub>RMS</sub>	NB SOIC-16
Si82E89ABC-IS1	Si82E89ABC-AS1	PWM	High-Side/ Low-Side	Disable	NA	8 V	3.75 kV <sub>RMS</sub>	NB SOIC-16
Si82E89ACC-IS1	Si82E89ACC-AS1	PWM	High-Side/ Low-Side	Disable	NA	12 V	3.75 kV <sub>RMS</sub>	NB SOIC-16
Si82E89AEC-IS1	Si82E89AEC-AS1	PWM	High-Side/ Low-Side	Disable	NA	15 V	3.75 kV <sub>RMS</sub>	NB SOIC-16
Si82E99AGC-IS1	Si82E99AGC-AS1	PWM	High-Side/ Low-Side	Enable	NA	4 V	3.75 kV <sub>RMS</sub>	NB SOIC-16
Si82E99ABC-IS1	Si82E99ABC-AS1	PWM	High-Side/ Low-Side	Enable	NA	8 V	3.75 kV <sub>RMS</sub>	NB SOIC-16
Si82E99ACC-IS1	Si82E99ACC-AS1	PWM	High-Side/ Low-Side	Enable	NA	12 V	3.75 kV <sub>RMS</sub>	NB SOIC-16
Si82E99AEC-IS1	Si82E99AEC-AS1	PWM	High-Side/ Low-Side	Enable	NA	15 V	3.75 kV <sub>RMS</sub>	NB SOIC-16
Si82E99BGC-IS1	Si82E99BGC-AS1	PWM	High-Side/ Low-Side	Enable	30 ns	4 V	3.75 kV <sub>RMS</sub>	NB SOIC-16
Si82E99BBC-IS1	Si82E99BBC-AS1	PWM	High-Side/ Low-Side	Enable	30 ns	8 V	3.75 kV <sub>RMS</sub>	NB SOIC-16
Si82E99BCC-IS1	Si82E99BCC-AS1	PWM	High-Side/ Low-Side	Enable	30 ns	12 V	3.75 kV <sub>RMS</sub>	NB SOIC-16
Si82E99BEC-IS1	Si82E99BEC-AS1	PWM	High-Side/ Low-Side	Enable	30 ns	15 V	3.75 kV <sub>RMS</sub>	NB SOIC-16

Table 22. Si82Ex Ordering Guide 1,2,3,4,5,6

Ordering Part Number (OPN)	Automotive OPN	Inputs	Configuration	Enable/ Disable	Deglitch Filter	Undervoltage Lockout (UVLO)	Isolation Rating	Package Type
WB SOIC-14 Packa	ge Options							ı
Si82E29ABE-IS3	Si82E29ABE-AS3	VIA, VIB	Universal	Disable	NA	8 V	6 kV <sub>RMS</sub>	WB SOIC-14
Si82E29ACE-IS3	Si82E29ACE-AS3	VIA, VIB	Universal	Disable	NA	12 V	6 kV <sub>RMS</sub>	WB SOIC-14
Si82E29AEE-IS3	Si82E29AEE-AS3	VIA, VIB	Universal	Disable	NA	15 V	6 kV <sub>RMS</sub>	WB SOIC-14
Si82E39ABE-IS3	Si82E39ABE-AS3	VIA, VIB	Universal	Enable	NA	8 V	6 kV <sub>RMS</sub>	WB SOIC-14
Si82E39ACE-IS3	Si82E39ACE-AS3	VIA, VIB	Universal	Enable	NA	12 V	6 kV <sub>RMS</sub>	WB SOIC-14
Si82E39AEE-IS3	Si82E39AEE-AS3	VIA, VIB	Universal	Enable	NA	15 V	6 kV <sub>RMS</sub>	WB SOIC-14
Si82E39BBE-IS3	Si82E39BBE-AS3	VIA, VIB	Universal	Enable	30 ns	8 V	6 kV <sub>RMS</sub>	WB SOIC-14
Si82E39BCE-IS3	Si82E39BCE-AS3	VIA, VIB	Universal	Enable	30 ns	12 V	6 kV <sub>RMS</sub>	WB SOIC-14
Si82E39BEE-IS3	Si82E39BEE-AS3	VIA, VIB	Universal	Enable	30 ns	15 V	6 kV <sub>RMS</sub>	WB SOIC-14
Si82E89ABE-IS3	Si82E89ABE-AS3	PWM	High-Side/ Low-Side	Disable	NA	8 V	6 kV <sub>RMS</sub>	WB SOIC-14
Si82E89ACE-IS3	Si82E89ACE-AS3	PWM	High-Side/ Low-Side	Disable	NA	12 V	6 kV <sub>RMS</sub>	WB SOIC-14
Si82E89AEE-IS3	Si82E89AEE-AS3	PWM	High-Side/ Low-Side	Disable	NA	15 V	6 kV <sub>RMS</sub>	WB SOIC-14
Si82E99ABE-IS3	Si82E99ABE-AS3	PWM	High-Side/ Low-Side	Enable	NA	8 V	6 kV <sub>RMS</sub>	WB SOIC-14
Si82E99ACE-IS3	Si82E99ACE-AS3	PWM	High-Side/ Low-Side	Enable	NA	12 V	6 kV <sub>RMS</sub>	WB SOIC-14
Si82E99AEE-IS3	Si82E99AEE-AS3	PWM	High-Side/ Low-Side	Enable	NA	15 V	6 kV <sub>RMS</sub>	WB SOIC-14
Si82E99BBE-IS3	Si82E99BBE-AS3	PWM	High-Side/ Low-Side	Enable	30 ns	8 V	6 kV <sub>RMS</sub>	WB SOIC-14
Si82E99BCE-IS3	Si82E99BCE-AS3	PWM	High-Side/ Low-Side	Enable	30 ns	12 V	6 kV <sub>RMS</sub>	WB SOIC-14
Si82E99BEE-IS3	Si82E99BEE-AS3	PWM	High-Side/ Low-Side	Enable	30 ns	15 V	6 kV <sub>RMS</sub>	WB SOIC-14

 <sup>&</sup>quot;Si" and "Sl" are used interchangeably.
 An "R" at the end of the Ordering Part Number indicates tape and reel packaging option.
 All packages are RoHS-compliant with peak reflow temperatures of 260 °C according to the JEDEC industry standard classifications and peak solder temperatures.
 All High-Side/Low-Side drivers have built-in overlap protection while dual drivers do not.
 Automotive-Grade devices (with an "-A" suffix) are identical in construction materials and electrical parameters to their Industrial Grade (with an "-I" suffix) version counterpart. Automotive-Grade products are produced utilizing full automotive process flows and additional statistical process controls throughout the manufacturing flow. The Automotive-Grade part number is included on shipping labels.

6. In Top Markings, the Manufacturing Code represented by either "RTTTTT" or "TTTTTT" contains as its first character a letter in the range A through M to indicate

Industrial-Grade, or N through Z to indicate Automotive-Grade.

# 11. Revision History

Revision	Date	Description	Notes
Α	May, 2024	Initial release.	CN0124939

Copyright © 2024, Skyworks Solutions, Inc. All Rights Reserved.

Information in this document is provided in connection with Skyworks Solutions, Inc. ("Skyworks") products or services. These materials, including the information contained herein, are provided by Skyworks as a service to its customers and may be used for informational purposes only by the customer. Skyworks assumes no responsibility for errors or omissions in these materials or the information contained herein. Skyworks may change its documentation, products, services, specifications or product descriptions at any time, without notice. Skyworks makes no commitment to update the materials or information and shall have no responsibility whatsoever for conflicts, incompatibilities, or other difficulties arising from any future changes.

No license, whether express, implied, by estoppel or otherwise, is granted to any intellectual property rights by this document. Skyworks assumes no liability for any materials, products or information provided hereunder, including the sale, distribution, reproduction or use of Skyworks products, information or materials, except as may be provided in Skyworks' Terms and Conditions of Sale.

THE MATERIALS, PRODUCTS AND INFORMATION ARE PROVIDED "AS IS" WITHOUT WARRANTY OF ANY KIND, WHETHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, INCLUDING FITNESS FOR A PARTICULAR PURPOSE OR USE, MERCHANTABILITY, PERFORMANCE, QUALITY OR NON-INFRINGEMENT OF ANY INTELLECTUAL PROPERTY RIGHT; ALL SUCH WARRANTIES ARE HEREBY EXPRESSLY DISCLAIMED. SKYWORKS DOES NOT WARRANT THE ACCURACY OR COMPLETENESS OF THE INFORMATION, TEXT, GRAPHICS OR OTHER ITEMS CONTAINED WITHIN THESE MATERIALS. SKYWORKS SHALL NOT BE LIABLE FOR ANY DAMAGES, INCLUDING BUT NOT LIMITED TO ANY SPECIAL, INDIRECT, INCIDENTAL, STATUTORY, OR CONSEQUENTIAL DAMAGES, INCLUDING WITHOUT LIMITATION, LOST REVENUES OR LOST PROFITS THAT MAY RESULT FROM THE USE OF THE MATERIALS OR INFORMATION, WHETHER OR NOT THE RECIPIENT OF MATERIALS HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.

Skyworks products are not intended for use in medical, lifesaving or life-sustaining applications, or other equipment in which the failure of the Skyworks products could lead to personal injury, death, physical or environmental damage. Skyworks customers using or selling Skyworks products for use in such applications do so at their own risk and agree to fully indemnify Skyworks for any damages resulting from such improper use or sale.

Customers are responsible for their products and applications using Skyworks products, which may deviate from published specifications as a result of design defects, errors, or operation of products outside of published parameters or design specifications. Customers should include design and operating safeguards to minimize these and other risks. Skyworks assumes no liability for applications assistance, customer product design, or damage to any equipment resulting from the use of Skyworks products outside of Skyworks' published specifications or parameters.

Skyworks, the Skyworks symbol, Sky5°, SkyOne°, SkyBlue™, Skyworks Green™, ClockBuilder®, DSPLL®, ISOmodem®, ProSLIC®, SiPHY®, and RFelC® are trademarks or registered trademarks of Skyworks Solutions, Inc. or its subsidiaries in the United States and other countries. Third-party brands and names are for identification purposes only and are the property of their respective owners. Additional information, including relevant terms and conditions, posted at www.skyworksinc.com, are incorporated by reference.

# **Mouser Electronics**

**Authorized Distributor** 

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

### Skyworks:

SI82E99BEE-IS3R SI82E29AEC-IS1R SI82E99AEC-IS1 SI82E89ACE-IS3R SI82E39ACE-IS3R SI82E99BBE-IS3R SI82E39BEC-IS1R SI82E89AEC-IS1 SI82E39BEE-IS3 SI82E29AGC-IS1R SI82E99ABC-IS1 SI82E99BBC-IS1 SI82E99ACE-IS3R SI82E39AEE-IS3 SI82E39ACC-IS1R SI82E89ABC-IS1R SI82E39BCC-IS1R SI82E29ABE-IS3 SI82E39ABC-IS1 SI82E39ABE-IS3R SI82E39BCE-IS3R SI82E89ACE-IS3 SI82E99BGC-IS1 SI82E29AEE-IS3R SI82E39AEE-IS3R SI82E89AEC-IS1R SI82E89ABE-IS3 SI82E99ABC-IS1R SI82E99BGC-IS1R SI82E99BEC-IS1 SI82E39ACE-IS3 SI82E99BBC-IS1R SI82E29ACE-IS3 SI82E99ABE-IS3R SI82E39ABE-IS3 SI82E29AEE-IS3 SI82E39BBE-IS3R SI82E89ABC-IS1 SI82E39BBC-IS1R SI82E99AGC-IS1R SI82E39AEC-IS1 SI82E99AEC-IS1R SI82E99ABE-IS3 SI82E39ABC-IS1R SI82E39AEC-IS1R SI82E99BCC-IS1R SI82E29ACE-IS3R SI82E39BEC-IS1 SI82E99BCC-IS1 SI82E99AEE-IS3R SI82E99BEC-IS1R SI82E99BBE-IS3 SI82E39BCC-IS1 SI82E99BEE-IS3 SI82E89AEE-IS3R SI82E29AEC-IS1 SI82E29AGC-IS1 SI82E89AGC-IS1 SI82E89ACC-IS1R SI82E39AGC-IS1R SI82E99AGE-IS3R SI82E89AGE-IS3R SI82E99BGE-IS3R SI82E39BGE-IS3R SI82E29AGE-IS3R SI82E39AGE-IS3R