Vishay Siliconix

# Reference Board User Manual for SiP12116 (3 A)

PRODUCT SUMMARY					
Input Voltage Range	3 V to 15 V				
Output Voltage range	0.6 V to 5.5 V				
Operating Frequency	600 kHz				
Continuous Output Current	3 A				
Package	DFN10 - 3 mm x 3 mm				

## **DESCRIPTION**

The SiP12116 is a high frequency current-mode constant-on-time (CM-COT) synchronous buck regulator with integrated high-side and low-side power MOSFETs. The SiP12116 is capable of 3 A continuous current. This regulator provides an adjustable output voltage which in standard setup can output 5 V down to 0.6 V to accommodate a variety of applications, including computing, consumer electronics, telecom, and industrial.

The CM-COT architecture delivers ultra-fast transient response with minimum output capacitance and tight ripple regulation at very light load. The parts are stable with any capacitor type and no ESR network is required for loop stability. The regulator integrates a full protection feature set, it also has UVLO for the input rail and an internal soft-start.

The SiP12116 is available in lead (Pb)-free power enhanced 3 mm x 3 mm DFN-10 package.

#### **SPECIFICATIONS**

This reference board allows the end user to evaluate the SiP12116 chip for its features and all functionalities. It can also be a reference design for a user's application.

ORDERING INFORMATION				
BOARD PART NUMBER	MAX. OUTPUT CURRENT	V <sub>OUT</sub>		
SiP12116DB	3 A	3.3 V		

#### **FEATURES**

- 4.5 V to 15 V input voltage
- Adjustable output voltage down to 0.6 V
- 3 A continuous output current
- Operational frequency 600 kHz
- 95 % peak efficiency
- Stable with any capacitor. No external ESR network required
- Ultrafast transient response
- Current mode constant on time
- Power saving scheme for increased light load efficiency
- ± 2 % accuracy of V<sub>OUT</sub> setting
- Cycle-by-cycle current limit
- · Fully protected with OTP, SCP, UVP, OVP
- P<sub>GOOD</sub> indicator
- -40 °C to +125 °C operating junction temperature

#### **APPLICATIONS**

- Point of load regulation for low-power processors, network processors, DSPs, FPGAs, and ASICs
- Low voltage, distributed power architectures with 5 V or 12 V rails
- Computing, broadband, networking, LAN / WAN, optical, test, and measurement
- A/V, high density cards, storage, DSL, STB, DVR, DTV, industrial PC

#### **CONNECTION AND SIGNAL / TEST POINTS**

#### **Power Sockets**

 $V_{\text{IN,}}$  GND (P1): input voltage source with  $V_{\text{IN}}$  to be positive. Connect to a voltage source:

SiP12116 - 3 V to 15 V

 $V_{\text{OUT}}$ , GND (P2): output voltage with  $V_{\text{OUT}}$  to be positive. Connect to a load that draws no more than:

SiP12116 - 3 A

# **SELECTION JUMPERS**

#### Enable

P3: this needs a jumper in place to disable the part. When the jumper is removed the part will enable. It is advisable to apply  $V_{\text{IN}}$  and then enable the part.

# SIGNALS AND TEST LEADS

# **Input Voltage Sense**

 $V_{\text{IN\_SENSE}}$ ,  $\mathsf{GND}_{\text{IN\_SENSE}}$  (P6): this allows the user to measure the voltage at the input of the regulator and remove any losses generated due to the, connections from the measurement. This can also be used by a power source with sense capability.

www.vishay.com

# Vishay Siliconix

# **Output Voltage Sense**

V<sub>OUT\_SENSE</sub>, GND<sub>OUT\_SENSE</sub> (P5): this allows the user to measure the voltage at the output of the regulator and remove any losses generated due to the connections, from the measurement. This can also be used by an active load with sense capability.

### **Power Good Indication**

PGD (P4): is an open drain output and is pulled up with a 10 k $\Omega$  resistor to V<sub>IN</sub>. When V<sub>FB</sub> is within  $\pm$  50 % percent of the set voltage this pin will go HI to indicate the output is okay.

# **POWER UP PROCEDURE**

To turn-on the reference board, apply  $12\ V$  to  $V_{IN}$  with the P3 jumper is in position (this disables the part).

To enable the part remove P3, a voltage can now be observed at the output.

#### Note

 Note: When applying higher than 12 V to the input it is reasonable to install a RC snubber from LX to GND. There are place holders on the reference board R7 and C10 for the snubber. Values of 10 Ω and 1 nF are a reasonable starting point.

#### **ADJUSTMENTS TO THE REFERENCE BOARD**

#### **Output Voltage Adjustment**

If a different output voltage is needed, simply change the value of  $V_{\text{OUT}}$  and solve for R3 based on the following formula:

$$R3 = R4 \times \frac{(V_{OUT} - V_{FB})}{V_{FB}}$$

Where V<sub>FB</sub> is 0.6 V for the SiP12116.

#### **Output Ripple Voltage**

Output ripple voltage is measured with a tip and barrel measurement across  $C_{\text{OUT}}$ . Typically output ripple voltage is set to 3 % to 5 % of the output voltage, but an all ceramic output solution can bring output ripple voltage to a much lower level since the ESR of ceramics is very small.

If ceramics or a combination of ceramics and bulk capacitors are used it may be necessary to add a voltage injection network.

#### **Inductor Selection**

The choice of inductor is specific to each application and quickly determined with the following equations:

$$t_{on} = \frac{V_{OUT}}{V_{IN\_MAX} \times f_{SW}}$$
 
$$L = \frac{(V_{IN} - V_{OUT}) \times t_{on}}{I_{OUT\_MAX} \times k}$$

Where k is a percentage of maximum output inductor ripple current required. The designer can quickly make a choice if the ripple percentage is already decided based on the system design; it should be noted that the SiP12116 uses an internal current sense mechanism which translates as the voltage ripple component. The SiP12116 requires a

reasonable ripple current, we recommend around 50 % as a start point.

Other than the inductance the DCR and saturation current parameters are key values. The DCR causes an I<sup>2</sup>R loss which will decrease the system efficiency and generate heat. The saturation current has to be higher than the maximum output current plus 1/2 the ripple current. In over current condition the inductor current may be very high. All this needs to be considered when selecting the inductor.

On this board Vishay IHLP series inductors are used to meet cost requirement and high efficiency, a part that utilizes a material that has incredible saturation levels compared to competing products.

#### **Output Capacitor Selection**

Voltage rating, ESR, transient response, overall PCB area and cost are requirements for selecting output capacitors. The types of capacitors and there general advantages and disadvantages are covered next.

Electrolytic have high ESR, dry out over time so ripple current rating must be examined and have slower transient response, but are fairly inexpensive for the amount of overall capacitance.

Tantalums can come in low ESR varieties and high capacitance value for its overall size, but they fail short when damaged and also have slower transient response.

Ceramics have very low ESR, fast transient response and overall small size, but come in low capacitance values compared to the others above. A combination of technology is sensible.

#### **Enable Pin Voltage**

The ENL pin will need to be set to enable the part. This pin accepts an input voltage up to 5 V. On the reference design the pin has a voltage divider from  $V_{\rm IN}$ . There is also a jumper, P3, which shorts the pin to GND, this can be removed when a suitable voltage has been applied to  $V_{\rm IN}$  enabling the device.

#### **Bootstrap Circuit**

A bootstrap capacitor of 100 nF will be sufficient for this circuit with a switching frequency of 600 kHz. A series resistor has been added in order to slow down the low side switch and minimize overshoot without adding a snubber. This is user adjustable. This can be reduced to 0R to improve efficiency.

#### **V<sub>DD</sub>** Decoupling

The  $V_{DD}$  pin will need to be decoupled in order to provide a stable voltage internally and externally. The value for this capacitor is recommended as  $\geq 1~\mu F$ .

#### **Current Limit**

The current limit is set internally to 4.8 A. This will include the output current plus half of the ripple current. If the output current is greater than this value the current limit will be activated.



# **Output Capacitance**

The output capacitance will be determined by the ripple voltage requirement. Voltage mode COT topology can work with very small values of capacitor ESR however a ripple injection network will also be required for stable operation.

The overall capacitance needs to be calculated next. The following equations are used to calculate the size needed to meet a transient load response:

$$\begin{split} I_{LPK} &= I_{OUT} + 0.5 \times I_{RIPPLE\_MAX}. \\ C_{OUT\_MIN.} &= \frac{L \times (I_{OUT} + 0.5 \times I_{RIPPLE\_MAX.})^2}{(V_{PK})^2 - (V_{OUT})^2} \end{split}$$

Where  $I_{LPK}$  is the peak inductor current,  $I_{RIPPLE\_MAX}$  is the maximum current ripple,  $I_{OUT}$  is the maximum output current, and VPK is the output voltage plus the rise on load release.

#### **Input Capacitance**

In order to keep the design compact and minimize parasitic elements, ceramic capacitors will be chosen. The initial requirement for the input capacitance is decided by the maximum input voltage, 15 V in this case however a 35 V rated capacitor will be chosen of the X7R variety.

In order to determine the minimum capacitance the input voltage ripple needs to be specified;  $V_{CINPP} \leq 150$  mV is a suitable starting point. This magnitude is determined by the final application specification. The input current needs to be determined for the lowest operating input voltage:

$$I_{CIN(RMS)} = \frac{I_{OUT}}{V_{IN}} \times \sqrt{V_{OUT} \times (V_{IN} - V_{OUT})}$$

The minimum input capacitance can then be found,

$$C_{IN\_MIN.} = I_{OUT} \times \frac{DC - (1 - DC)}{V_{CINPP} \times f_{SW}}$$

# Snubber

Provision has been made for a snubber on the underside of the board which the user might need to consider populating if a higher input voltage is required.

#### **LAYOUT CONSIDERATIONS**

The SiP12116 offers the designer a compact buck regulator solution. If the below layout recommendations are followed, the same layout can be used to cover a wide range of output currents and voltages without any changes to the board design and only minor changes to the component values in the schematic.

The reference design has a majority of the components placed on the top layer. This allows for easy assembly and straightforward layout.

Figure 1 outlines the pointers for the layout considerations and the explanations follow.




Fig. 1 - Reference Design Pointers

- Place input ceramic capacitors close to the voltage input pins with a small 10 nF/100 nF placed as close as the design rules will allow. This will help reduce the size of the input high frequency current loop and consequently reduce the high frequency ripple noise seen at the input and the LX node.
- 2. Place the setup and control passive devices logically around the IC with the intention of placing a quiet ground plane beneath them on a secondary layer.
- 3. It is advisable to use ceramic capacitors at the output to reduce impedance. Place these as close to the IC  $P_{GND}$  and output voltage node as design will allow. Place a small 10 nF/100 nF ceramic capacitor closest to the IC and inductor loop.
- 4. The loop between LX, V<sub>OUT</sub> and the IC GND should be as compact as possible. This will lower series resistance and also make the current loop smaller enabling the high frequency response of the output capacitors to take effect.
- The output impedance should be small when high current is required; use high current traces, multiple layers can be used with many vias if the design allows.
- Use many vias when multiple layers are involved. This will have the effect of lowering the resistance between layers and reducing the via inductance of the PCB nets.
- The quiet A<sub>GND</sub> should be connected to the P<sub>GND</sub> plane near to the input GND at one connection only of at least 1 mm width.
- P<sub>GND</sub> can be used on internal layers if the resistance of the PCB is to be small; this will also help remove heat. Use extra vias if needed but be mindful to allow a path between the vias.
- A quiet plane should be employed for the A<sub>GND</sub>, this is placed under the small signal passives. This can be placed on multiple layers if needed for heat removal.
- The LX copper can also be used on multiple layers, use a number of vias.
- 11. The copper area beneath the inductor has been removed (on all layers) in this design to reduce the inductive coupling that occurs between the inductor and the GND trace. No other voltage planes should be placed under this area.



# **PCB LAYOUT**




Fig. 2 - Top Layer




Fig. 4 - Inner Layer 2




Fig. 3 - Inner Layer 1





Fig. 5 - Bottom Layer





www.vishay.com

# Vishay Siliconix

BILL OF MATERIAL $V_{IN} = 12 \text{ V}$ , $V_{OUT} = 3.3 \text{ V}$ , $f_{sw} = 600 \text{ kHz}$									
ITEM	QTY	REFERENCE	PCB FOOTPRINT	VALUE	VOLTAGE	PART NUMBER	MANUFACTURER		
1	2	C1, C2	1210	10 μF	35 V	C1210C106M6PACTU	KEMET		
2	2	C3, C6	0402	10 nF	50 V	GRM155R71H103KA88D	MURATA		
3	1	C4	0603	1 μF	10 V	C0402C105M8PACTU	KEMET		
4	1	C5	0402	100 nF	35V	CGA2B3X7R1V104K050BB	VISHAY		
5	2	C7, C8	0805	22 µF	10 V	CL21A226MPQNNNE	SAMSUNG		
6	1	R2	0402	20 Ω	-	CRCW040220R0FKED	VISHAY		
7	1	R3	0402	$4.53~\mathrm{k}\Omega$	-	CRCW04024K53FKED	VISHAY		
8	1	R4	0402	1 kΩ	-	CRCW0402249KFKED	VISHAY		
9	1	L1	IHLP2525	3.3 µH	-	IHLP2020BZER3R3M01	VISHAY		
10	1	U1	DFN10-3x3	-	-	SiP12116	VISHAY		
11	1	R1	0402	4.53 kΩ	-	CRCW04024K53FKED	VISHAY		
12	1	R5	0402	1 kΩ	-	CRCW0402249KFKED	VISHAY		
13	1	R6	0402	10 kΩ	-	CRCW040210K0FKED	VISHAY		
14	4	P3, P4, P5, P6	HDR1x2	-	-	90120-0126	MOLEX		
15	2	P1, P2	TERM2	-	-	282834-2	TE CONNECTIVITY		

## Note

Only needed for reference board

# **Mouser Electronics**

**Authorized Distributor** 

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Vishay:
SIP12116DB