



Top View


Common - Drain Dual N-Channel 30 V (S1-S2) MOSFET

PRODUCT SUMMARY	
V _{S1S2} (V)	30
$R_{S1S2(on)}$ max. (Ω) at $V_{GS} = 10 \text{ V}$	0.005
$R_{S1S2(on)}$ max. (Ω) at $V_{GS} = 4.5 \text{ V}$	0.007
Q _g typ. (nC)	16.1 ^h
I _{S1S2} (A)	60 ^{a, g}
Configuration	Dual

Bottom View

FEATURES

- TrenchFET® Gen IV power MOSFET
- Very low source-to-source on resistance






- 100 % R_g and UIS tested
- · Optimizes circuit layout for bi-directional current flow
- Material categorization: for definitions of compliance please see www.vishay.com/doc?99912

APPLICATIONS

- · Battery management
- · Load switching



ORDERING INFORMATION	
Package	PowerPAK 1212-8SCD
Lead (Pb)-free and halogen-free	SiSF00DN-T1-GE3

ABSOLUTE MAXIMUM RATING	GS (T _A = 25 °C, ι	ınless otherwi	ise noted)	
PARAMETER		SYMBOL	LIMIT	UNIT
Drain-source voltage		V _{S1S2}	30	V
Gate-source voltage		V _{GS}	+20 / -16	v
	T _C = 25 °C		60 ^a	
O a di a canada i a canada /T 450 00\	T _C = 70 °C	1 . 🗆	60 ^a	
Continuous drain current (T _J = 150 °C)	T _A = 25 °C	I _{S1S2}	25.5 ^{b, c}	Α
	T _A = 70 °C	1	20.4 b, c	
Pulsed drain current (t = 100 μs)		I _{S1S2M}	120	
	T _C = 25 °C		69.4	
Maximum power dissipation	T _C = 70 °C	1 5 5	44.4	147
	T _A = 25 °C	P _{S1S2}	5.2 b, c	W
	T _A = 70 °C	1	3.3 b, c	
Operating junction and storage temperature range		T _J , T _{stg}	-55 to +150	°C
Soldering recommendations (peak temperature) c			260	-0

THERMAL RESISTANCE RAT	NGS				
PARAMETER		SYMBOL	TYPICAL	MAXIMUM	UNIT
Maximum junction-to-ambient ^b	t ≤ 10 s	R _{thJA}	19	24	°C/W
Maximum junction-to-case (drain)	Steady state	R _{thJC}	1.4	1.8]

Notes

- a. Package limited
- b. Surface mounted on 1" x 1" FR4 board
- c. t = 10 s
- d. See solder profile (www.vishay.com/doc?73257). The PowerPAK 1212-8SCD is a leadless package. The end of the lead terminal is exposed copper (not plated) as a result of the singulation process in manufacturing. A solder fillet at the exposed copper tip cannot be guaranteed and is not required to ensure adequate bottom side solder interconnection
- e. Rework conditions: manual soldering with a soldering iron is not recommended for leadless components
- f. Maximum under steady state conditions is 63 °C/W
- g. $T_C = 25 \,^{\circ}C$
- h. Single MOSFET



www.vishay.com

Vishay Siliconix


PARAMETER	SYMBOL	TEST CONDITIONS	MIN.	TYP.	MAX.	UNIT
Static						
Drain-source breakdown voltage	V _{DS}	$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$	30	-	-	V
Gate-source threshold voltage	V _{GS(th)}	$V_{S1S2} = V_{GS}, I_D = 250 \mu A$	1	-	2.1	ľ
Gate-source leakage	I _{GSS}	$V_{S1S2} = 0 \text{ V}, V_{GS} = +20 / -16 \text{ V}$	-	-	100	nA
Zana mata walta sa alusin assurant		V _{S1S2} = 30 V, V _{GS} = 0 V	-	-	1	μΑ
Zero gate voltage drain current	I _{DSS}	V _{S1S2} = 30 V, V _{GS} = 0 V, T _J = 70 °C	-	-	15	
On-state drain current ^a	I _{S1S2(on)}	$V_{S1S2} \ge 10 \text{ V}, V_{GS} = 10 \text{ V}$	20	-	-	Α
Duning and the second of the s	Б	V _{GS} = 10 V, I _{S1S2} = 10 A	-	0.0042	0.0050	
Drain-source on-state resistance a	R _{S1S2(on)}	V _{GS} = 4.5 V, I _{S1S2} = 5 A	-	0.0056	0.0070	Ω
Forward transconductance a	9 _{fs}	V _{S1S2} = 15 V, I _{S1S2} = 20 A	-	130	-	S
Dynamic ^{b, c}			•			
Input capacitance	C _{iss}		-	2700	_	
Output capacitance	C _{oss}	$V_{DS} = 15 \text{ V}, V_{GS} = 0 \text{ V}, f = 1 \text{ MHz}$	-	865	-	pF
Reverse transfer capacitance	C _{rss}		-	51	-	1 .
		V _{DS} = 15 V, V _{GS} = 10 V, I _D =10 A	-	35	53	
Total gate charge	Q_g		-	16.1	24.2	
Gate-source charge	Q_{gs}	$V_{DS} = 15 \text{ V}, V_{GS} = 4.5 \text{ V}, I_{D} = 10 \text{ A}$	-	7	-	nC
Gate-drain charge	Q _{gd}		-	2.5	-	1
Gate resistance	R_g	f = 1 MHz	0.3	1.5	3	Ω
Turn-on delay time	t _{d(on)}		-	10	20	
Rise time	t _r	$V_{DD} = 15 \text{ V}, R_L = 1 \Omega, I_{S1S2} \cong 10 \text{ A},$	-	32	65	1
Turn-off delay time	t _{d(off)}	$V_{DD} = 15 \text{ V}, R_L = 1 \Omega, I_{S1S2} \cong 10 \text{ A}, V_{GEN} = 10 \text{ V}, R_g = 1 \Omega$		22	45	
Fall time	t _f			10	20	1
Turn-on delay time	t _{d(on)}		-	21	45	ns
Rise time	t _r	$V_{DD} = 15 \text{ V}, R_L = 1 \Omega, I_D \cong 10 \text{ A},$	-	60	120	1
Turn-off delay time	t _{d(off)}	V_{GEN} = 4.5 V, R_g = 1 Ω	-	25	50	
Fall time	t _f		-	15	30	1
Drain-Source Body Diode Characteristi	cs ^c		•			
Continuous source-drain diode current	I _{S1S2}	T _C = 25 °C	-	-	60	
Pulse diode forward current	I _{S1S2M}		-	-	120	A
Body diode reverse recovery time	t _{rr}		-	42	85	ns
Body diode reverse recovery charge	Q _{rr}	10 A 31/41 400 A/ - T 05 00	-	42	85	nC
Reverse recovery fall time	ta	$I_F = 10 \text{ A, di/dt} = 100 \text{ A/}\mu\text{s, T}_J = 25 ^{\circ}\text{C}$	-	23	-	
Reverse recovery rise time	t _b		-	19	-	ns

Notes


- a. Pulse test; pulse width $\leq 300~\mu s,$ duty cycle $\leq 2~\%$
- b. Guaranteed by design, not subject to production testing
- c. On single MOSFET

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.







Output Characteristics




On-Resistance vs. Drain Current and Gate Voltage






Transfer Characteristics




Capacitance




On-Resistance vs. Junction Temperature







Source-Drain Diode Forward Voltage




Threshold Voltage



On-Resistance vs. Gate-to-Source Voltage





Single Pulse Power, Junction-to-Ambient



Safe Operating Area, Junction-to-Ambient








Current Derating a

Power, Junction-to-Case (Drain)


Note

a. The power dissipation P_D is based on T_J max. = 150 °C, using junction-to-case thermal resistance, and is more useful in settling the upper dissipation limit for cases where additional heatsinking is used. It is used to determine the current rating, when this rating falls below the package limit



Normalized Thermal Transient Impedance, Junction-to-Ambient






Normalized Thermal Transient Impedance, Junction-to-Case (Drain)

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package / tape drawings, part marking, and reliability data, see www.vishay.com/ppg?75573.



Vishay Siliconix

PowerPAK® 1212-8S CD with Flip Chip



DIM.	MILLIMETERS			INCHES			
DIM.	MIN. NOM.	MAX.	MIN.	NOM.	MAX.		
Α	0.70	0.75	0.80	0.027	0.029	0.031	
A1	0	0.02	0.05	0	0.001	0.002	
b	0.27	0.32	0.37	0.011	0.013	0.015	
С	-	0.20 ref.	-	-	0.008 ref.	-	
D	3.20	3.30	3.40	0.126	0.130	0.134	
D1	1.76	1.86	1.96	0.069	0.073	0.077	
E	3.20	3.30	3.40	0.126	0.130	0.134	
E1	1.18	1.28	1.38	0.046	0.050	0.054	
е	0.60	0.65	0.70	0.024	0.026	0.028	
K	0.50 typ.			0.020 typ.			
K1	0.35 typ.		0.014 typ.				
Н	0.10	0.20	0.30	0.006	0.008	0.010	
L	0.84	0.94	1.04	0.033	0.037	0.041	

DWG: 6061



Legal Disclaimer Notice

Vishay

Disclaimer

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Vishay's knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and / or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Except as expressly indicated in writing, Vishay products are not designed for use in medical, life-saving, or life-sustaining applications or for any other application in which the failure of the Vishay product could result in personal injury or death. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Vishay:

SISF00DN-T1-GE3