
Vishay Siliconix

HALOGEN

Power MOSFET



PRODUCT SUMMARY				
V _{DS} (V)	100			
R _{DS(on)} (Ω)	V _{GS} = 5 V 0.077			
Q _g max. (nC)	64			
Q _{gs} (nC)	9.4			
Q _{gd} (nC)	27			
Configuration	Single			

FEATURES

- Surface-mount
- Available in tape and reel
- Dynamic dv/dt rating
- · Repetitive avalanche rated
- Logic-level gate drive
- R_{DS(on)} specified at V_{GS} = 4 V and 5 V
- 175 °C operating temperature
- · Material categorization: for definitions of compliance please see www.vishay.com/doc?99912

Note

This datasheet provides information about parts that are RoHS-compliant and / or parts that are non RoHS-compliant. For example, parts with lead (Pb) terminations are not RoHS-compliant. Please see the information / tables in this datasheet for details

DESCRIPTION

Third generation power MOSFETs from Vishay provide the designer with the best combination of fast switching, ruggedized device design, low on-resistance and cost-effectiveness.

The D²PAK (TO-263) is a surface-mount power package capable of accommodating die size up to HEX-4. It provides the highest power capability and the lowest possible on-resistance in any existing surface-mount package. The D²PAK (TO-263) is suitable for high current applications because of its low internal connection resistance and can dissipate up to 2.0 W in a typical surface-mount application.

ORDERING INFORMATION					
Package	D ² PAK (TO-263)	D ² PAK (TO-263)			
Lead (Pb)-free and halogen-free	SiHL540S-GE3	SiHL540STRL-GE3 a			
Lead (Pb)-free	IRL540SPbF	IRL540STRLPbF ^a			

Note

a. See device orientation

PARAMETER	SYMBOL	LIMIT	UNIT		
Drain-source voltage		V_{DS}	100	V	
Gate-source voltage		V_{GS}	± 10	V	
Continuous drain current $V_{GS} \text{ at 5 V} \qquad \frac{T_C = 25 \text{ °C}}{T_C = 100 \text{ °C}}$		I _D	28		
Continuous drain current	20		Α		
Pulsed drain current ^a	I _{DM}	110			
Linear derating factor		1.0	W/°C		
Linear derating factor (PCB mount) e		0.025	VV/ C		
Single pulse avalanche energy b	E _{AS}	440	mJ		
Avalanche current ^a	I _{AR}	28	Α		
Repetitive avalanche energy ^a		E _{AR}	15	mJ	
Maximum power dissipation $T_C = 25 ^{\circ}C$		P _D	150	10/	
Maximum power dissipation (PCB mount) $^{\rm e}$ $T_{\rm A} = 25 ^{\rm o}{\rm C}$			3.7	W	
Peak diode recovery dv/dt ^c	dv/dt	5.5	V/ns		
Operating junction and storage temperature range	T _J , T _{stg}	-55 to +175	00		
Soldering recommendations (peak temperature) d		300	°C		

- a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11) b. $V_{DD}=25$ V, starting $T_J=25$ °C, L=841 μH , $R_g=25$ Ω , $I_{AS}=28$ A (see fig. 12) c. $I_{SD}\leq 28$ A, $di/dt\leq 170$ A/ μ s, $V_{DD}\leq V_{DS}$, $T_J\leq 175$ °C d. 1.6 mm from case

- When mounted on 1" square PCB (FR-4 or G-10 material)

S20-0684-Rev. D, 07-Sep-2020



Vishay Siliconix

THERMAL RESISTANCE RATINGS					
PARAMETER	SYMBOL	TYP.	MAX.	UNIT	
Maximum junction-to-ambient	R _{thJA}	-	62		
Maximum junction-to-ambient (PCB mount) ^a	R _{thJA}	-	40	°C/W	
Maximum junction-to-case (drain)	R_{thJC}	-	1.0		

Note

a. When mounted on 1" square PCB (FR-4 or G-10 material)

PARAMETER	SYMBOL	TEST CONDITIONS		MIN.	TYP.	MAX.	UNIT
Static				L	L	L	
Drain-source breakdown voltage	V _{DS}	V _{GS}	= 0, I _D = 250 μA	100	-	-	V
V _{DS} temperature coefficient	$\Delta V_{DS}/T_{J}$	Reference	e to 25 °C, I _D = 1 mA	-	0.12	-	V/°C
Gate-source threshold voltage	V _{GS(th)}	V _{DS} =	= V _{GS} , I _D = 250 μA	1.0	-	2.0	V
Gate-source leakage	I _{GSS}	,	V _{GS} = ± 10 V	-	-	± 100	nA
7		V _{DS} =	V _{DS} = 100 V, V _{GS} = 0 V		-	25	
Zero gate voltage drain current	I _{DSS}	V _{DS} = 80 V	, V _{GS} = 0 V, T _J = 150 °C	-	-	250	μA
Data and a state of the state o		$V_{GS} = 5 V$	I _D = 17 A ^b	-	-	0.077	
Drain-source on-state resistance	R _{DS(on)}	V _{GS} = 4 V	I _D = 14 A ^b	-	-	0.11	Ω
Forward transconductance	9 _{fs}	V _{DS} =	= 50 V, I _D = 17 A ^b	12	-	-	S
Dynamic							
Input capacitance	C _{iss}		$V_{GS} = 0 \text{ V},$ $V_{DS} = 25 \text{ V},$		2200	-	pF
Output capacitance	C _{oss}				560	-	
Reverse transfer capacitance	C _{rss}	f = 1.	.0 MHz, see fig. 5	-	140	-	
Total gate charge	Qg			-	-	64	nC
Gate-source charge	Q _{gs}	$V_{GS} = 5 V$	$V_{GS} = 5 \text{ V}$ $I_D = 28 \text{ A}, V_{DS} = 80 \text{ V},$ see fig. 6 and 13 b		-	9.4	
Gate-drain charge	Q _{gd}		see lig. o and 10	-	-	27	1
Turn-on delay time	t _{d(on)}				8.5	-	ns
Rise time	t _r	V _{DD} = 50 V, I _D = 28 A,		-	170	-	
Turn-off delay time	t _{d(off)}	$R_g = 9.0 \Omega$,	$R_g = 9.0 \ \Omega, R_D = 1.7 \ \Omega, \text{ see fig. } 10^{\text{ b}}$		35	-	
Fall time	t _f				80	-	
Internal drain inductance	L _D	6 mm (0.25") t	Between lead, 6 mm (0.25") from		4.5	-	ъЦ
Internal source inductance	L _S	package and center of die contact		-	7.5	-	- nH
Drain-Source Body Diode Characteristic	es						
Continuous source-drain diode current	I _S	MOSFET symbol showing the integral reverse p - n junction diode		-	-	28	A
Pulsed diode forward current ^a	I _{SM}			-	_	110	
Body diode voltage	V _{SD}	$T_J = 25 ^{\circ}\text{C}, I_S = 28 \text{A}, V_{GS} = 0 \text{V}^{ \text{b}}$		-	-	2.5	V
Body diode reverse recovery time	t _{rr}	$T_J = 25 \text{ °C}, I_F = 28 \text{ A, di/dt} = 100 \text{ A/}\mu\text{s}^{\text{b}}$		-	200	260	ns
Body diode reverse recovery charge	Q _{rr}			-	1.7	2.9	μC
Forward turn-on time	t _{on}	Intrinsic turn-on time is negligible (turn					

Notes

- a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11)
- b. Pulse width \leq 300 µs; duty cycle \leq 2 %



TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)




Fig. 1 - Typical Output Characteristics, $T_C = 25$ °C




Fig. 2 - Typical Output Characteristics, T_C = 175 °C




Fig. 3 - Typical Transfer Characteristics




Fig. 4 - Normalized On-Resistance vs. Temperature






Fig. 5 - Typical Capacitance vs. Drain-to-Source Voltage




Fig. 6 - Typical Gate Charge vs. Gate-to-Source Voltage




Fig. 7 - Typical Source-Drain Diode Forward Voltage




Fig. 8 - Maximum Safe Operating Area






Fig. 9 - Maximum Drain Current vs. Case Temperature




Fig. 10a - Switching Time Test Circuit




Fig. 10b - Switching Time Waveforms




Fig. 11 - Maximum Effective Transient Thermal Impedance, Junction-to-Case




Fig. 12a - Unclamped Inductive Test Circuit




Fig. 12b - Unclamped Inductive Waveforms




Fig. 12c - Maximum Avalanche Energy vs. Drain Current




Fig. 13a - Basic Gate Charge Waveform





Fig. 13b - Gate Charge Test Circuit



Peak Diode Recovery dV/dt Test Circuit






Fig. 14 - For N-Channel

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see www.vishay.com/ppg?90386.





TO-263AB (HIGH VOLTAGE)







	MILLIMETERS		INC	HES
DIM.	MIN.	MAX.	MIN.	MAX.
Α	4.06	4.83	0.160	0.190
A1	0.00	0.25	0.000	0.010
b	0.51	0.99	0.020	0.039
b1	0.51	0.89	0.020	0.035
b2	1.14	1.78	0.045	0.070
b3	1.14	1.73	0.045	0.068
С	0.38	0.74	0.015	0.029
c1	0.38	0.58	0.015	0.023
c2	1.14	1.65	0.045	0.065
D	8.38	9.65	0.330	0.380

	MILLIMETERS		INC	HES
DIM.	MIN.	MAX.	MIN.	MAX.
D1	6.86	-	0.270	-
Е	9.65	10.67	0.380	0.420
E1	6.22	-	0.245	ı
е	2.54 BSC		0.100 BSC	
Н	14.61	15.88	0.575	0.625
L	1.78	2.79	0.070	0.110
L1	-	1.65	ı	0.066
L2	-	1.78	-	0.070
L3	0.25 BSC		0.010	BSC
L4	4.78	5.28	0.188	0.208

ECN: S-82110-Rev. A, 15-Sep-08

DWG: 5970

Notes

- 1. Dimensioning and tolerancing per ASME Y14.5M-1994.
- 2. Dimensions are shown in millimeters (inches).
- 3. Dimension D and E do not include mold flash. Mold flash shall not exceed 0.127 mm (0.005") per side. These dimensions are measured at the outmost extremes of the plastic body at datum A.
- 4. Thermal PAD contour optional within dimension E, L1, D1 and E1.
- 5. Dimension b1 and c1 apply to base metal only.
- 6. Datum A and B to be determined at datum plane H.
- 7. Outline conforms to JEDEC outline to TO-263AB.

Document Number: 91364 www.vishay.com Revision: 15-Sep-08





RECOMMENDED MINIMUM PADS FOR D²PAK: 3-Lead



Recommended Minimum Pads Dimensions in Inches/(mm)

Return to Index



Legal Disclaimer Notice

Vishay

Disclaimer

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Vishay's knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and / or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Hyperlinks included in this datasheet may direct users to third-party websites. These links are provided as a convenience and for informational purposes only. Inclusion of these hyperlinks does not constitute an endorsement or an approval by Vishay of any of the products, services or opinions of the corporation, organization or individual associated with the third-party website. Vishay disclaims any and all liability and bears no responsibility for the accuracy, legality or content of the third-party website or for that of subsequent links.

Except as expressly indicated in writing, Vishay products are not designed for use in medical, life-saving, or life-sustaining applications or for any other application in which the failure of the Vishay product could result in personal injury or death. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Vishay:

IRL540STRLPBF IRL540S IRL540STRL