

High-Speed Quad CMOS Analog Switch

Features

- Fast Switching Action—ton: 30 ns
- Low On-Resistance—r_{DS(on)}: 20 Ω
- Single-Supply Operation
- Low Charge Injection
- TTL and CMOS Logic Compatible

Benefits

- · Improved Data Throughput
- Reduced Switching Errors
- · Simplified Power Supply
- · Reduced Switching Transients
- · Simplified Interfacing
- High Reliability

Applications

- Hard Disk Drives
- · Fast Sample-and-Hold Circuits
- Precision Instrumentation
- · Computer Peripherals
- Low Noise Op Amp Gain Switching
- High-Rel Systems

Description


The DG601 is a high performance quad SPST CMOS analog switch intended for applications where fast switching, low charge injection and low on-resistance are required. The DG601 features single-supply operation, and is TTL-compatible with either a single 12-V supply, a single 5-V supply, or with \pm 5-V supplies.

Applications for the DG601 include 12-V systems requiring TTL or 5-V logic levels, such as disk drives and other

computer peripherals. The fast switching time and low charge injection make the DG601 ideal for high speed data acquisition applications such as sample and hold amplifiers, channel selection and gain ranging.

The DG601 is built on the Siliconix proprietary PolyMOS process, allowing low parasitic capacitance to facilitate high speed switching.

Functional Block Diagram and Pin Configuration



Ordering Information

Temp Range	Package	Part Number
10 1 2525	16-Pin Plastic DIP	DG601DJ
40 to 85°C	16-Pin Narrow SOIC	DG601DY
	16-Pin CerDIP	DG601AK
−55 to 125°C	10-Pin Cerdir	DG601AK/883
	LCC-20	DG601AZ/883

Truth Table

7	
٠ ١	ON
1	OFF

Logic "0" ≤ 0.8 V Logic "1" ≥ 2.4 V Switches Shown for Logic "1" Input

P-32167-Rev. C (11/15/93)

8254735 0019124 419

DG601

1 - 190



Absolute Maximum Ratings

Voltages Referenced to V	' —
V+	22 V
GND	13 V
Digital Inputsa, VS, VD .	(V-) -2 V to (V+) plus 2 V or
	30 mA, whichever occurs first
Current (any terminal) .	30 mA
Current S or D (Pulsed 1	ms at 10% duty cycle) 100 mA
Storage Temperature	(AK, AZ Suffixes)65 to 150°C
	(DJ, DY Suffixes)65 to 125°C
Power Dissipation (Packa	uge) ^b
16-Pin Plastic DIPc	470 mW

16-Pin SOIC ^d 90	0 mW
16-Pin CerDIP ^e	0 mW
LCC-20 ^e	0 mW

Notes:

- Signals on S_X, D_X, or IN_X exceeding V+ or V- will be clamped by internal diodes. Limit forward diode current to maximum current
- atiligs.

 All leads welded or soldered to PC Board.

 Derate 6.5 mW/°C above 25°C

 Derate 7.7 mW/°C above 25°C

- e. Derate 12 mW/°C above 75°C

Specifications^a for Single 12-V Supply

		Test Conditions Unless Otherwise Specified				uffix 125°C		uffix 85°C	
Parameter	Symbol	V+ = 12 V, V- = 0 V $V_{\text{IN}} = 2.4 \text{ V}, 0.8 \text{ V}^{\text{f}}$	Temp ^b	Турс	Mind	Max ^d	Mind	Max ^d	Unit
Analog Switch									
Analog Signal Rangee	Vanalog		Full		0	12	0	12	v
Drain-Source On-Resistance	^T DS(on)	$V+ = 10.8 \text{ V}, I_S = 10 \text{ mA}$	Room Full	20		35 50			Ω
On-Resistance Matching ^g	Δr _{DS(on)}	$V_{\rm D} = 2 \text{ V}, 10 \text{ V}$	Room Full	2.2		6 10		6 10	
Switch Off Leakage Current	I _{S(off)}	V+ = 13.2 V, V- = 0 V $V_D = 12.2 \text{ V}, 1 \text{ V}$	Room Full	±0.01	-4 -100	4 100	-4 -100	4 100	
Switch Off Leakage Current	I _{D(off)}	$V_D = 12.2 \text{ V}, 1 \text{ V}$ $V_S = 1 \text{ V}, 12.2 \text{ V}$	Room Full	± 0.01	-4 -100	4 100	-4 -100	4 100	пA
Channel On Leakage Current	$I_{D(on)}$	V+ = 13.2 V, V- = 0 V $V_S, V_D = 1 \text{ V}, 12.2 \text{ V}$	Room Full	±0.1	-4 -200	4 200	-4 -200	4 200	
Digital Control									
Input Current with VIN Low	I_{IL}	V _{IN} Under Test = 0 V	Full	-10-5	-10		-10		μА
Input Current with VIN High	I _{IH}	V _{IN} Under Test = 5 V	Full	10 ⁻⁵		10		10	μΑ
Dynamic Characteristics									
Turn-On Time	ton	$R_L = 300 \Omega, C_L = 35 pF$	Room	30		45		45	ns
Turn-Off Time	t _{OFF}	See Figure 2	Room	14		30		30	115
Charge Injection	Q	$C_L = 1,000 \text{ pF}, V_{gen} = 6 \text{ V}$ $R_{gen} = 0 \Omega$, See Figure 3	Room	13					pC
Off Isolation Reject Ratio	OIRR	$R_{L} = 50 \Omega, C_{L} = 5 pF$	Room	69					dB
Crosstalk	X _{TALK}	f = 1 MHz	Room	88					L u.b
Source Off Capacitance	C _{S(off)}		Room	8					
Drain Off Capacitance	$C_{D(off)}$	$f = 1 \text{ MHz}, V_S = 6 \text{ V}$	Room	8					рF
Channel On Capacitance	C _{D(on)}		Room	20					
Power Supplies									
Positive Supply Current	I+	V+ = 13.2 V, V- = 0 V	Room Full	2.2		4 6		4 6	mA
Negative Supply Current	I-	$V_{IN} = 0 \text{ V or } 5 \text{ V}$	Room Full	-2.1	-4 -6		-4 -6		, max

P-32167-Rev. C (11/15/93)

8254735 DO19125 355



Specifications^a for Dual Supplies

Parameter		Test Conditions Unless Otherwise Specified			A Suffix -55 to 125°C		D Suffix -40 to 85°C		
	Symbol	V+ = 5 V, V- = -5 V $V_{\text{IN}} = 2.4 \text{ V}, 0.8 \text{ V}^{\text{f}}$	Temp ^b	Турс	Min ^d	Max ^d	Mind	Max ^d	Unit
Analog Switch				11 11 11 11		45.48	113 E.T.		iggs recent
Analog Signal Range ^e	V _{ANALOG}		Full		-5	5	-5	5	v
Drain-Source On-Resistance	r _{DS(on)}	V+ = 4.5 V, V- = -4.5 V $I_S = -10 \text{ mA}, V_D = \pm 3.5 V$	Room Full	27		40 60		40 60	
On-Resistance Matchingg	Δr _{DS(on)}		Room Full	2		6 10		6 10	Ω
Switch Off Leakage Current	I _{S(off)}	V+ = 5.5 V, V- = -5.5 V	Room	0.01					
Switch Off Ecakage Cuffent	I _{D(off)}	$V_D = \mp 4.5 \text{ V}, V_S = \pm 4.5 \text{ V}$	Room	0.01					nΑ
Channel On Leakage Current	I _{D(on)}	V+ = 5.5 V, V- = 5.5 V $V_S = V_D = \pm 4.5 \text{ V}$	Room	0.1					
Digital Control	**************************************		5 Y 1	排 图书	134.30	ejv 18			
Input Current with V _{IN} Low	I _{IL}	V _{IN} Under Test = 0 V All Other = 5 V	Room	-10					
Input Current with VIN High	I _{IH}	V _{IN} Under Test = 5 V All Other = 0 V	Room	10					pA
Dynamic Characteristics	in the street with			2.2 am -83.	Takin Ger	7. 1 - 15-e- 15-e-	- 1980 - 1990 - 1980 - 1990		
Turn-On Time	ton	$R_{L} = 300 \Omega, C_{L} = 35 pF$	Room	34	T	I	I	<u> </u>	
Turn-Off Time	torr	See Figure 2	Room	20					ns
Charge Injection	Q	$V_{gen} = 0 \text{ V}, R_{gen} = 0 \Omega$ $C_L = 1 \text{ nF}, \text{ See Figure 3}$	Room	11					pС
Source Off Capacitance	C _{S(off)}		Room	8					
Drain Off Capacitance	C _{D(off)}	$f = 1 \text{ MHz}, V_S = 0 \text{ V}$	Room	8					рF
Channel On Capacitance	C _{D(on)}	1	Room	21					1
Power Supplies	as H W		TO LESS OF SERVICES	edy openio	i kan da Najarah	in and the	ask us	60 SŞ	
Positive Supply Current	I+	V+ = 5.5 V, V- = -5.5 V	Room	1.8	T	T			
Negative Supply Current	I-	$V_{IN} = 0 V \text{ or } 5 V$	Room	-1.8			-		mA

Specifications^a for Single 5-V Supply

·		Test Conditions Unless Otherwise Specified			A Suffix −55 to 125°C		D Suffix -40 to 85°C		
Parameter	Symbol	V+ = 5 V, V- = 0 V $V_{IN} = 2.4 V, 0.8 V^f$	Temp ^b	Турс	Mind	Maxd	Mind	Maxd	Unit
Analog Switch		an a	e se di		1857 188 1141 1111		िक विकेश स्तर अक्षेत्र	Tablicser Hospitäsi	
Analog Signal Rangee	Vanalog		Full		0	5	0	5	v
Drain-Source On-Resistance	r _{DS(on)}	$V+ = 4.5 \text{ V, } I_S = -10 \text{ mA}$ $V_D = 2 \text{ V, } 3.5 \text{ V}$	Room Full	50		100 140		100 140	Ω
On-Resistance Matchingg	Δr _{DS(on)}		Room Full	2		10 15		10 15	
Switch Off Leakage Current	I _{S(off)}	V+ = 5.5 V $V_D = 1 V, V_S = 4.5 V$	Room	±0.01					
	I _{D(off)}	V+ = 5.5 V $V_D = 4.5 V, V_S = 1 V$	Room	± 0.01					nA
Channel On Leakage Current	I _{D(on)}	V+ = 5.5 V $V_S = V_D = 4.5 V, 1 V$	Room	± 0.1					

P-32167—Rev. C (11/15/93)

8254735 0019126 291



Specifications^a for Single 5-V Supply (Cont'd)

Parameter	Symbol	$\begin{tabular}{ll} \textbf{Test Conditions} \\ \textbf{Unless Otherwise Specified} \\ \textbf{V+} = 5 \text{ V, V-} = -5 \text{ V} \\ \textbf{V}_{IN} = 2.4 \text{ V, } 0.8 \text{ Vf} \\ \end{tabular}$	Temp ^b	Турс	A Suffix -55 to 125°C		D Suffix -40 to 85°C		
					Mind	Max ^d	Mind	Max ^d	Unit
Digital Control					33.33				
Input Current with VIN Low	IIL	V _{IN} Under Test = 0 V	Room	-10		Ī			
Input Current with VIN High	I _{IH}	V _{IN} Under Test = 5 V	Room	10					pА
Dynamic Characteristics	A. 12 4 9				eran Sinter				
Turn-On Time	ton	$R_L = 300 \Omega$, $C_L = 35 pF$ See Figure 2	Room	32					ns
Turn-Off Time	toff		Room	25					115
Charge Injection	Q	$V_{gen} = 2.5 \text{ V}, R_{gen} = 0 \Omega$ $C_L = 1 \text{ nF}, \text{ See Figure 3}$	Room	6					pС
Source Off Capacitance	C _{S(off)}		Room	8					
Drain Off Capacitance	C _{D(off)}	$f = 1 \text{ MHz}, V_S = 2.5 \text{ V}$	Room	8					pF
Channel On Capacitance	C _{D(on)}		Room	22		1			
Power Supplies									
Positive Supply Current	I+	1	Room	1.2					mA
Negative Supply Current	I-	$V+ = 5.5 \text{ V}, V_{IN} = 0 \text{ V or 5 V}$	Room	-0.8	j –				1 11174

Notes:

Refer to PROCESS OPTION FLOWCHART (Section 5 of the 1994 Data Book or FaxBack number 7103).

b. Room = 25°C, Full = as determined by the operating temperature suffix.


Typical values are for DESIGN AID ONLY, not guaranteed nor subject to production testing.
 The algebraic convention whereby the most negative value is a minimum and the most positive a maximum, is used in this data sheet.


e. Guaranteed by design, not subject to production test.

f. V_{IN} = input voltage to perform proper function.

g. Δr_{DS(on)} compares on-resistance at the specified V_D values.

Typical Characteristics






P-32167---Rev. C (11/15/93)


1-192


■ 8254735 0019127 128 |





Typical Characteristics (Cont'd)















P-32167-Rev. C (11/15/93)

-- 8254735 0019128 064 **--**

DG601



Typical Characteristics (Cont'd)




P-32167-Rev. C (11/15/93)


1-194


🖿 8254735 0019129 TTO 🟬




Typical Characteristics (Cont'd)










Schematic Diagram (Typical Channel)




P-32167-Rev. C (11/15/93)


8254735 0019130 712 🚥

DG601



Test Circuits






CL (includes fixture and stray capacitance)

$$V_{O} = V_{S} - \frac{R_{L}}{R_{L} + r_{DS(on)}}$$

Figure 2 Switching Time








Figure 3 Charge Injection





Off Isolation = $20 \log \left| \frac{V_S}{V_O} \right|$ C = RF bypass

Figure 4 Crosstalk

Figure 5 Off Isolation

1-196

8254735 0019131 659

P-32167—Rev. C (11/15/93)



Test Circuits (Cont'd)




Figure 6 Source/Drain Capacitances




Figure 7 Simple High-Speed Sample-and-Hold Circuit for Data Acquisition System Front Ends

Applications

Application Examples

Analog switches are found in a variety of applications. The DG601 is useful in applications that require low-supply voltages, high-speed switching, and/or low on-resistance. Computer peripherals, such as disk drives, are an example of single-supply (12-V or 5-V) systems that use analog switches for sampling, signal conditioning, signal routing, and level translation. High-speed data acquisition systems typically use \pm 5-V supplies for the flash converters, and they require very fast, accurate switches for the input sample-and-hold amplifiers.

Sample-and-Hold Amplifiers

Figure 7 shows a sample-and-hold amplifier that provides a very fast sample acquisition time with the ±5-V power supplies that are required for high-speed A/D converters. The circuit is controlled by the sample-and-hold input, which is a TTL (5-V CMOS) control line. When a logic "0" is applied to the sample-and-hold input, the switch is turned on. A sample of the input signal is acquired by charging up the hold capacitor (CH) to the value of the input signal. When a logic "1" is applied, the switch is turned off. The value of the input signal at the time the switch is turned off is held in CH. The sample-and-hold amplifier is designed for the following features:

P-32167---Rev. C (11/15/93)

8254735 0019132 595



Sample-and-Hold Amplifiers (Cont'd)

1. ±5-V Operation

The DG601 and Si581 buffer are both rated for \pm 5-V operation.

2. Low Pedestal Error

This is a result of the low charge injection of the DG601. Pedestal error can be reduced even further by using other switches in the quad to cancel out the injected charge (Figure 8).

3. Fast Acquisition Time

Sample-and-hold amplifiers take advantage of the fast switching time of the DG601 with a $(+5\text{-V}\text{supply}, t_{ON}\text{is typically }50\text{ ns})$ and the high slew rate (800 V/\mu s) of the Si581.

The 20- μ A bias current for the Si581 will result in a 20-mV/ μ s droop rate, which is adequate for 8-bit operation at a 1-MHz sampling rate. Better droop rate can be achieved with a lower input-bias current buffer, such as a FET input device.

4. TTL-Compatible Operation

Precision Signal Routing

The low on-resistance of the DG601 makes it an ideal choice for digitally controlled analog signal conditioning applications, such as channel selection and gain ranging in low-voltage systems. High-voltage switches (like the DG201A) suffer increased on-resistance and logic incompatibility when operated at lower supply voltages like +12 V. The $30\text{-}\Omega$ on-resistance of the DG601 helps to maintain low impedance levels and reduce switch resistance-induced offsets and noise.

Level Translation Applications

The DG601 makes an excellent level translator for use with MOSPOWER drivers, relay drivers, JFET drivers, GaAs FET drivers, DMOS drivers, and other circuits that require high-speed 5-V logic compatibility and an output range up to 12 V. Figure 9 shows one-half of a DG601 acting as the interface between the TTL and the Si9950 half-bridge driver. The Si9950 has a 1000-pF input capacitance, which is difficult to drive from a standard logic gate. The DG601 delivers a fast level translation from a TTL signal to provide 12 V of enhancement on the Si9950. A 180- Ω resistor is placed in series with the Si9950 input to limit the current through the DG601 to 100 mA (worst case). This prevents the current from exceeding the absolute maximum current rating. Increased gate drive current can be handled by connecting two sets of switches in parallel.




Figure 8 Using On-Board Switches to Cancel Out Charge Ingection

P-32167-Rev. C (11/15/93)



Conclusion

The DG601 has many applications in low-voltage systems, having been designed and specified for 12-V, TTL-compatible operation. It is also excellent in ±5-V and single 5-V supply applications where fast switching speed,

low charge injection, and low on-resistance are required. This data sheet highlights some typical applications to assist the design engineer in getting optimum performance in low-voltage mixed analog/digital systems.




Figure 9 DG601 Provides Level Translation for MOSFET Gate Drive




Figure 10 Super Multiplexing Improves Settling Times

P-32167---Rev. C (11/15/93)

8254735 0019134 368 📟

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Vishay:

DG601AK