
IRFI9620G

Vishay Siliconix



Power MOSFET



PRODUCT SUMMA	RY	
V _{DS} (V)	-20	D
R _{DS(on)} (Ω)	$V_{GS} = -10 V$	1.5
Q _g (Max.) (nC)	15	
Q _{gs} (nC)	3.2	
Q _{gd} (nC)	8.4	
Configuration	Sing	le

FEATURES

- Isolated package
- High voltage isolation = 2.5 kV_{RMS} (t = 60 s; f = 60 Hz)
- Sink to lead creepage distance = 4.8 mm
- P-channel
- Dynamic dV/dt rating
- Low thermal resistance
- Material categorization: for definitions of compliance please see <u>www.vishay.com/doc?99912</u>

DESCRIPTION

Third generation power MOSFETs from Vishay provide the designer with the best combination of fast switching, ruggedized device design, low on-resistance and cost-effectiveness.

The TO-220 FULLPAK eliminates the need for additional insulating hardware in commercial-industrial applications. The molding compound used provides a high isolation capability and a low thermal resistance between the tab and external heatsink. This isolation is equivalent to using a 100 micron mica barrier with standard TO-220 product. The FULLPAK is mounted to a heatsink using a single clip or by a single screw fixing.

ORDERING INFORMATION	
Package	TO-220 FULLPAK
Lead (Pb)-free	IRFI9620GPbF

PARAMETER			SYMBOL	LIMIT	UNIT	
Drain-source voltage			V _{DS}	-200	V	
Gate-source voltage			V _{GS}	± 20		
Continuous drain current	λ at 10 λ	T _C = 25 °C T _C = 100 °C	1	-3.0		
Continuous drain current	V _{GS} at -10 V	T _C = 100 °C	I _D	-1.9	А	
Pulsed drain current ^a	•		I _{DM}	-12	1	
Linear derating factor				0.24	W/°C	
Single pulse avalanche energy ^b			E _{AS}	80	mJ	
Repetitive avalanche current ^a			I _{AR}	-3.0	A	
Repetitive avalanche energy ^a			E _{AR}	3.0	mJ	
Maximum power dissipation	T _C =	25 °C	PD	30	W	
Peak diode recovery dV/dt ^c			dV/dt	-5.0	V/ns	
Operating junction and storage temperature range			T _J , T _{stg}	-55 to +175	°C	
Soldering recommendations (peak temperature) ^d	For	10 s		300		
Mounting torque	6.22 or 1	VI3 screw		10	lbf ∙ in	
Mounting torque	0-32 OF 1	vio screw		1.1	N · m	

Notes

a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11)

b. $V_{DD} = -50 \text{ V}$, starting $T_J = 25 \text{ °C}$, L = 13 mH, $R_G = 25 \Omega$, $I_{AS} = -3.0 \text{ A}$ (see fig. 12)

c. $I_{SD} \leq -3.9$ A, dl/dt ≤ 95 A/µs, $V_{DD} \leq V_{DS}$, $T_J \leq 150$ °C

d. 1.6 mm from case

S21-0459-Rev. B, 10-May-2021

1

Document Number: 91166



COMPLIANT



PARAMETER	SYMBOL	TYP		MAX.	MAX.		UNIT	
Maximum junction-to-ambient	R _{thJA}	-	- 65				°C / M	
Maximum junction-to-case (drain)	R _{thJC}	- 4.1		°C/W				
SPECIFICATIONS $T_J = 25 \text{ °C}$, u	nless otherwi	se noted						
PARAMETER	SYMBOL	TES		ONS	MIN.	TYP.	MAX.	UNIT
Static	•							
Drain-ssource breakdown voltage	V _{DS}	V _{GS} =	= 0 V, I _D = -2	250 μA	-200	-	-	V
V _{DS} temperature coefficient	$\Delta V_{DS}/T_{J}$	Referenc	e to 25 °C,	l _D = -1 mA	-	-0.22	-	V/°C
Gate-source threshold voltage	V _{GS(th)}	V _{DS} =	$V_{GS}, I_D = -2$	250 µA	-2.0	-	-4.0	V
Gate-source leakage	I _{GSS}		$V_{GS} = \pm 20$	V	-	-	± 100	nA
		$V_{DS} = -200 \text{ V}, \text{ V}_{GS} = 0 \text{ V}$ $V_{DS} = -160 \text{ V}, \text{ V}_{GS} = 0 \text{ V}, \text{ T}_{J} = 125 ^{\circ}\text{C}$		-	-	-100	μA	
Zero gate voltage drain current	IDSS			-	-	-500		
Drain-source on-state resistance	R _{DS(on)}	$V_{GS} = -10 \text{ V}$	I _D :	= -1.8 A ^b	-	-	1.5	Ω
Forward transconductance	9 _{fs}	V _{DS} =	-50 V, I _D =	-1.8 A ^b	1.3	-	-	S
Dynamic						•	•	
Input capacitance	C _{iss}		$V_{ee} = 0.V$		-	340	-	
Output capacitance	C _{oss}	V _{GS} = 0 V, V _{DS} = -15 V,		-	110	-	pF	
Reverse transfer capacitance	C _{rss}	f = 1	f = 1.0 MHz, see fig. 5		-	33	-	-
Drain to sink capacitance	С		f = 1 MHz		-	12	-	
Total gate charge	Qg				-	-	15	
Gate-source charge	Q _{gs}	V _{GS} = -10 V		A, $V_{DS} = -160 V$, g. 6 and 13 ^b	-	-	3.2	nC
Gate-drain charge	Q _{gd}		300 H	g. o and to	-	-	8.4	
Turn-on delay time	t _{d(on)}		1		-	8.8	-	
Rise time	t _r			-	27	-	- ns	
Turn-off delay time	t _{d(off)}			-	7.3	-		
Fall time	t _f			-	19	-		
Internal drain inductance	L _D	Between lead, 6 mm (0.25") from package and center of die contact		-	4.5	-		
Internal source inductance	L _S			-	7.5	-	- nH	
Drain-Source Body Diode Characteristi	cs							
Continuous source-drain diode current	١ _S	MOSFET symbol showing the		-	-	-3.0	A	
Pulsed diode forward current ^a	I _{SM}	integral revers p - n junction			-	-	-12	
Body diode voltage	V _{SD}	T _J = 25 °C	, I _S = -3.0 A	, $V_{GS} = 0 V^{b}$	-	-	-6.3	V
Body diode reverse recovery time	t _{rr}	T 25 °C. I-	– <u>-</u> 300 di	∕dt = 100 A/µs ^b	-	150	300	ns
Body diode reverse recovery charge	Q _{rr}	1J – 23 O, IF	– -0.9 A, Ul	αι – 100 Ανμδ ^ο	-	0.97	2.0	μC
Forward turn-on time	t _{on}	Intrinsic tu	urn on timo	is negligible (turn	-on is dor	ninated b	v La and	1_)

Notes

a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11)

b. Pulse width \leq 300 µs; duty cycle \leq 2 %

2



TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted




Fig. 1 - Typical Output Characteristics, T_C = 25 °C




Fig. 2 - Typical Output Characteristics, T_C = 150 $^\circ C$




Fig. 3 - Typical Transfer Characteristics




Fig. 4 - Normalized On-Resistance vs. Temperature



IRFI9620G

Vishay Siliconix




Fig. 5 - Typical Capacitance vs. Drain-to-Source Voltage




Fig. 7 - Typical Source-Drain Diode Forward Voltage




Fig. 6 - Typical Gate Charge vs. Gate-to-Source Voltage




Fig. 8 - Maximum Safe Operating Area

4



IRFI9620G

Vishay Siliconix




Fig. 9 - Maximum Drain Current vs. Case Temperature




Fig. 10a - Switching Time Test Circuit




Fig. 10b - Switching Time Waveforms




Fig. 11 - Maximum Effective Transient Thermal Impedance, Junction-to-Case






Fig. 12a - Unclamped Inductive Test Circuit





Fig. 12b - Unclamped Inductive Waveforms








Fig. 13a - Basic Gate Charge Waveform




Fig. 13b - Gate Charge Test Circuit

6

For technical questions, contact: <u>hvmos.techsupport@vishay.com</u> THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT <u>www.vishay.com/doc?91000</u>


IRFI9620G

Vishay Siliconix





Peak Diode Recovery dV/dt Test Circuit



rig. 14 - ror r-Channel

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see www.vishay.com/ppg?91166.



TO-220 FULLPAK (High Voltage)

OPTION 1: FACILITY CODE = 9



		MILLIMETERS	
DIM.	MIN.	NOM.	MAX.
A	4.60	4.70	4.80
b	0.70	0.80	0.91
b1	1.20	1.30	1.47
b2	1.10	1.20	1.30
С	0.45	0.50	0.63
D	15.80	15.87	15.97
е		2.54 BSC	
E	10.00	10.10	10.30
F	2.44	2.54	2.64
G	6.50	6.70	6.90
L	12.90	13.10	13.30
L1	3.13	3.23	3.33
Q	2.65	2.75	2.85
Q1	3.20	3.30	3.40
ØR	3.08	3.18	3.28

Notes

- 1. To be used only for process drawing
- 2. These dimensions apply to all TO-220 FULLPAK leadframe versions 3 leads
- 3. All critical dimensions should C meet $C_{pk} > 1.33$
- 4. All dimensions include burrs and plating thickness
- 5. No chipping or package damage
 6. Facility code will be the 1st character located at the 2nd row of the unit marking

1



OPTION 2: FACILITY CODE = Y



MILL		IETERS	INC	HES
DIM.	MIN.	MAX.	MIN.	MAX.
А	4.570	4.830	0.180	0.190
A1	2.570	2.830	0.101	0.111
A2	2.510	2.850	0.099	0.112
b	0.622	0.890	0.024	0.035
b2	1.229	1.400	0.048	0.055
b3	1.229	1.400	0.048	0.055
С	0.440	0.629	0.017	0.025
D	8.650	9.800	0.341	0.386
d1	15.88	16.120	0.622	0.635
d3	12.300	12.920	0.484	0.509
E	10.360	10.630	0.408	0.419
е	2.54	BSC	0.100) BSC
L	13.200	13.730	0.520	0.541
L1	3.100	3.500	0.122	0.138
n	6.050	6.150	0.238	0.242
ØP	3.050	3.450	0.120	0.136
u	2.400	2.500	0.094	0.098
V	0.400	0.500	0.016	0.020

DWG: 5972

Notes

1. To be used only for process drawing

2. These dimensions apply to all TO-220 FULLPAK leadframe versions 3 leads

3. All critical dimensions should C meet $C_{pk} > 1.33$

4. All dimensions include burrs and plating thickness

5. No chipping or package damage
6. Facility code will be the 1st character located at the 2nd row of the unit marking

2

Document Number: 91359

For technical questions, contact: hvmos.techsupport@vishay.com

THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT www.vishay.com/doc?91000



Vishay

Disclaimer

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Vishay's knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and / or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Except as expressly indicated in writing, Vishay products are not designed for use in medical, life-saving, or life-sustaining applications or for any other application in which the failure of the Vishay product could result in personal injury or death. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Vishay: IRFI9620GPBF