
















UJ3C120070K4S



Part Number	Part Number Package	
UJ3C120070K4S	TO-247-4L	UJ3C120070K4S







1200V-70m Ω SiC FET

Rev. A, December 2021

Description

The UJ3C120070K4S is a 1200V, $70m\Omega$ G3 SiC FET. It is based on a unique 'cascode' circuit configuration, in which a normally-on SiC JFET is co-packaged with a Si MOSFET to produce a normally-off SiC FET device. The device's standard gate-drive characteristics allows for a true "drop-in replacement" to Si IGBTs, Si FETs, SiC MOSFETs or Si superjunction devices. Available in the TO-247-4L package, this device exhibits ultra-low gate charge and exceptional reverse recovery characteristics, making it ideal for switching inductive loads and any application requiring standard gate drive.

Features

- On-resistance $R_{DS(on)}$: $70m\Omega$ (typ)
- Operating temperature: 175°C (max)
- Excellent reverse recovery: Q_{rr} = 113nC
- ◆ Low body diode V_{FSD}: 1.41V
- Low gate charge: Q_G = 46nC
- ◆ Threshold voltage V_{G(th)}: 5.0V (typ) allowing 0 to 15V drive
- Low intrinsic capacitance
- ESD protected: HBM class 2 and CDM class C3
- TO-247-4L package for faster switching, clean gate waveforms

Typical applications

- EV charging
- PV inverters
- Switch mode power supplies
- Power factor correction modules
- Motor drives
- Induction heating















Maximum Ratings

Parameter	Symbol	Test Conditions	Value	Units
Drain-source voltage	V_{DS}		1200	V
Gate-source voltage	V_{GS}	DC	-25 to +25	V
Continuous drain current ¹	I _D	T _C = 25°C	34.5	Α
Continuous drain current		T _C = 100°C	25.5	Α
Pulsed drain current ²	I _{DM}	T _C = 25°C	80	Α
Single pulsed avalanche energy ³	E _{AS}	L=15mH, I _{AS} =2.8A	58.5	mJ
Power dissipation	P _{tot}	T _C = 25°C	254.2	W
Maximum junction temperature	$T_{J,max}$		175	°C
Operating and storage temperature	T_J, T_{STG}		-55 to 175	°C
Max. lead temperature for soldering, 1/8" from case for 5 seconds	T _L		250	°C

- 1. Limited by $T_{J,max}$
- 2. Pulse width t_p limited by $T_{J,max}$
- 3. Starting $T_J = 25^{\circ}C$

Thermal Characteristics

Parameter	Symbol	Test Conditions	Value			Units
			Min	Тур	Max	Offics
Thermal resistance, junction-to-case	$R_{ heta$ JC			0.45	0.59	°C/W













Electrical Characteristics (T_J = +25°C unless otherwise specified)

Typical Performance - Static

Parameter	Symbol	Test Conditions		Unito			
	Зуппрог		Min	Тур	Max	Units	
Drain-source breakdown voltage	BV _{DS}	$V_{GS}=0V, I_D=1mA$	1200			V	
Total drain leakage current		V _{DS} =1200V, V _{GS} =0V, T _J =25°C		0.5	75	Δ.	
	I _{DSS}	V _{DS} =1200V, V _{GS} =0V, T _J =175°C		7	μΑ		
Total gate leakage current	I _{GSS}	V _{DS} =0V, T _J =25°C, V _{GS} =-20V / +20V		6	±20	μΑ	
Drain-source on-resistance	R _{DS(on)}	V_{GS} =12V, I_{D} =20A, T_{J} =25°C		70	90	mΩ	
		V _{GS} =12V, I _D =20A, T _J =175°C		148		11152	
Gate threshold voltage	V _{G(th)}	V_{DS} =5V, I_D =10mA	4	5	6	V	
Gate resistance	R _G	f=1MHz, open drain		4.5		Ω	

Typical Performance - Reverse Diode

Davamatav	Symbol	Test Conditions		I India		
Parameter			Min	Тур	Max	Units
Diode continuous forward current ¹	I _S	T _C =25°C			34.5	Α
Diode pulse current ²	$I_{S,pulse}$	T _C =25°C			80	Α
Forward voltage	V _{FSD}	V _{GS} =0V, I _F =10A, T _J =25°C		1.41	2	. V
		V _{GS} =0V, I _F =10A, T _J =175°C		1.9		
Reverse recovery charge	Q _{rr}	V_R =800V, I_F =20A, V_{GS} =-5V, R_{G_EXT} =18 Ω		113		nC
Reverse recovery time	t _{rr}	di/dt=1840A/μs, T _J =25°C		14		ns
Reverse recovery charge	Q_{rr}	V_R =800V, I_F =20A, V_{GS} =-5V, R_{G_EXT} =18 Ω		117		nC
Reverse recovery time	t _{rr}	di/dt=1840A/μs, Τ _J =150°C		13		ns













Typical Performance - Dynamic

Parameter	Symbol	Test Conditions	Value			Units
			Min	Тур	Max	UTILIS
Input capacitance	C _{iss}	V _{DS} =100V, V _{GS} =0V		1500		
Output capacitance	C _{oss}	f=100kHz		114		pF
Reverse transfer capacitance	C_{rss}	1 100K12		2.1		
Effective output capacitance, energy related	C _{oss(er)}	V_{DS} =0V to 800V, V_{GS} =0V		63	L	pF
Effective output capacitance, time related	$C_{oss(tr)}$	V_{DS} =0V to 800V, V_{GS} =0V		128	L	pF
C _{OSS} stored energy	E _{oss}	V _{DS} =800V, V _{GS} =0V		20	1	μJ
Total gate charge	Q_{G}	- V _{DS} =800V, I _D =20A, -		46		nC
Gate-drain charge	Q_{GD}	$V_{DS} = -5V \text{ to } 15V$		7		
Gate-source charge	Q_{GS}	V _{GS} = -3V tO 13V		19		
Turn-on delay time	$t_{d(on)}$	V _{DS} =800V, I _D =20A, Gate		18	L	- ns
Rise time	t _r	Driver =-5V to +15V,		33	1	
Turn-off delay time	t _{d(off)}	Turn-on $R_{G,EXT}$ =8.2 Ω , Turn-off $R_{G,EXT}$ =18 Ω Inductive Load, FWD: same device with V_{GS} = -5V, R_{G} = 18 Ω , T_{J} =25°C		59		
Fall time	t _f			9		
Turn-on energy	E _{ON}			449		μЈ
Turn-off energy	E _{OFF}			23		
Total switching energy	E _{TOTAL}			472		
Turn-on delay time	t _{d(on)}	$V_{DS} = 800V, I_D = 20A, Gate \\ Driver = -5V to +15V, \\ Turn-on R_{G,EXT} = 8.2\Omega, \\ Turn-off R_{G,EXT} = 18\Omega \\ Inductive Load, \\ FWD: same device with \\ V_{GS} = -5V, R_G = 18\Omega, \\ T_J = 150°C$		13		
Rise time	t _r			31		
Turn-off delay time	t _{d(off)}			62		ns
Fall time	t _f			8.4		
Turn-on energy	E _{ON}			444		
Turn-off energy	E _{OFF}			36		μЈ
Total switching energy	E _{TOTAL}			480		





60













Typical Performance Diagrams



50 Drain Current, I_D (A) 40 30 Vgs = 15V Vgs = 8V 20 Vgs = 7VVgs = 6.5V10 Vgs = 6V10 0 1 2 Drain-Source Voltage, V_{DS} (V)

Figure 1. Typical output characteristics at $T_J = -55$ °C, tp < 250 μ s

Figure 2. Typical output characteristics at $T_J = 25$ °C, $tp < 250\mu s$






Figure 3. Typical output characteristics at T_J = 175°C, tp < 250 μ s

Figure 4. Normalized on-resistance vs. temperature at V_{GS} = 12V and I_D = 20A

















60 Tj = -55°C 50 Tj = 25°C Drain Current, I_D (A) Tj = 175°C 40 30 20 10 0 3 4 5 7 8 9 0 6 10 Gate-Source Voltage, $V_{GS}(V)$

Figure 5. Typical drain-source on-resistances at V_{GS} = 12V

Figure 6. Typical transfer characteristics at V_{DS} = 5V






Figure 7. Threshold voltage vs. junction temperature at V_{DS} = 5V and I_{D} = 10mA

Figure 8. Typical gate charge at V_{DS} = 800V and I_{D} = 20A

















Figure 9. 3rd quadrant characteristics at $T_J = -55$ °C

Figure 10. 3rd quadrant characteristics at $T_J = 25$ °C






Figure 11. 3rd quadrant characteristics at $T_J = 175$ °C

Figure 12. Typical stored energy in C_{OSS} at $V_{GS} = 0V$

















40 35 30 20 15 10 -75 -50 -25 0 25 50 75 100 125 150 175 Case Temperature, T_c (°C)

Figure 13. Typical capacitances at f = 100kHz and V_{GS} = 0V

Figure 14. DC drain current derating






Figure 15. Total power dissipation

Figure 16. Maximum transient thermal impedance
















Figure 17. Safe operation area at $T_C = 25$ °C, D = 0, Parameter t_p




Figure 18. Clamped inductive switching energy vs. drain current at $T_1 = 25$ °C




Figure 19. Clamped inductive switching turn-on energy vs. $R_{\text{G,EXT}}\,$




Figure 20. Clamped inductive switching energy vs. junction temperature at V_{DS} = 800V and I_D = 20A
















Figure 21. Reverse recovery charge Qrr vs. junction temperature

Applications Information

SiC FETs are enhancement-mode power switches formed by a high-voltage SiC depletion-mode JFET and a low-voltage silicon MOSFET connected in series. The silicon MOSFET serves as the control unit while the SiC JFET provides high voltage blocking in the off state. This combination of devices in a single package provides compatibility with standard gate drivers and offers superior performance in terms of low on-resistance ($R_{DS(on)}$), output capacitance (C_{oss}), gate charge (Q_G), and reverse recovery charge (Q_G) leading to low conduction and switching losses. The SiC FETs also provide excellent reverse conduction capability eliminating the need for an external anti-parallel diode.

Like other high performance power switches, proper PCB layout design to minimize circuit parasitics is strongly recommended due to the high dv/dt and di/dt rates. An external gate resistor is recommended when the FET is working in the diode mode in order to achieve the optimum reverse recovery performance. For more information on SiC FET operation, see www.unitedsic.com.

Important notice

The information contained herein is believed to be reliable; however, Qorvo makes no warranties regarding the information contained herein and assumes no responsibility or liability whatsoever for the use of the information contained herein. All information contained herein is subject to change without notice. Customers should obtain and verify the latest relevant information before placing orders for Qorvo products. The information contained herein or any use of such information does not grant, explicitly or implicitly, to any party any patent rights, licenses, or any other intellectual property rights, whether with regard to such information itself or anything described by such information. THIS INFORMATION DOES NOT CONSTITUTE A WARRANTY WITH RESPECT TO THE PRODUCTS DESCRIBED HEREIN, AND QORVO HEREBY DISCLAIMS ANY AND ALL WARRANTIES WITH RESPECT TO SUCH PRODUCTS WHETHER EXPRESS OR IMPLIED BY LAW, COURSE OF DEALING, COURSE OF PERFORMANCE, USAGE OF TRADE OR OTHERWISE, INCLUDING THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Without limiting the generality of the foregoing, Qorvo products are not warranted or authorized for use as critical components in medical, life-saving, or life-sustaining applications, or other applications where a failure would reasonably be expected to cause severe personal injury or death.

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Qorvo:

UJ3C120070K4S