














UF3C170400K3S



Part Number	Package	Marking
UF3C170400K3S	TO-247-3L	UF3C170400K3S









1700V-410m Ω SiC FET

Rev. A, January 2020

Description

This SiC FET device is based on a unique 'cascode' circuit configuration, in which a normally-on SiC JFET is co-packaged with a Si MOSFET to produce a normally-off SiC FET device. The device's standard gate-drive characteristics allows for a true "drop-in replacement" to Si IGBTs, Si FETs, SiC MOSFETs or Si superjunction devices. Available in the TO-247-3L package, this device exhibits ultralow gate charge and exceptional reverse recovery characteristics, making it ideal for switching inductive loads , and any application requiring standard gate drive.

Features

- \bullet Typical on-resistance $R_{DS(on),typ}$ of $410m\Omega$
- Maximum operating temperature of 175°C
- Excellent reverse recovery
- Low gate charge
- Low intrinsic capacitance
- ESD protected, HBM class 2

Typical applications

- EV charging
- PV inverters
- Switch mode power supplies
- Power factor correction modules
- Motor drives
- Induction heating













Maximum Ratings

Parameter	Symbol	Test Conditions	Value	Units
Drain-source voltage	V_{DS}		1700	V
Gate-source voltage	V_{GS}	DC	-25 to +25	V
Continuous drain current ¹	I _D	T _C = 25°C	7.6	Α
Continuous drain current		T _C = 100°C	5.9	Α
Pulsed drain current ²	I _{DM}	T _C = 25°C	14	Α
Single pulsed avalanche energy ³	E _{AS}	L=15mH, I _{AS} =1.25A	11.7	mJ
Power dissipation	P _{tot}	T _C = 25°C	100	W
Maximum junction temperature	$T_{J,max}$		175	°C
Operating and storage temperature	T_J,T_STG		-55 to 175	°C
Max. lead temperature for soldering, 1/8" from case for 5 seconds	T _L		250	°C

- 1. Limited by $T_{J,\text{max}}$
- 2. Pulse width t_p limited by $T_{J,max}$
- 3. Starting $T_J = 25^{\circ}C$

Thermal Characteristics

Parameter	Symbol	Test Conditions	Value			- Units
			Min	Тур	Max	Offics
Thermal resistance, junction-to-case	$R_{ heta$ JC			1.2	1.5	°C/W













Electrical Characteristics (T_J = +25°C unless otherwise specified)

Typical Performance - Static

Parameter	Symbol	Test Conditions		Unito			
	Symbol		Min	Тур	Max	Units	
Drain-source breakdown voltage	BV _{DS}	$V_{GS}=0V, I_D=1mA$	1700			V	
Total drain leakage current	I _{DSS}	V _{DS} =1700V, V _{GS} =0V, T _J =25°C		1.5	60		
		V _{DS} =1700V, V _{GS} =0V, T _J =175°C		5.5		- μΑ	
Total gate leakage current	I _{GSS}	V _{DS} =0V, T _J =25°C, V _{GS} =-20V / +20V		6	±20	μΑ	
Drain-source on-resistance	R _{DS(on)}	V_{GS} =12V, I_{D} =5A, T_{J} =25°C		410	515	mΩ	
		V _{GS} =12V, I _D =5A, T _J =175°C		1070		11122	
Gate threshold voltage	$V_{G(th)}$	V_{DS} =5V, I_D =10mA	3	4.7	6	V	
Gate resistance	R_{G}	f=1MHz, open drain		4.1		Ω	

Typical Performance - Reverse Diode

Parameter	Symbol	Test Conditions		I I I alika			
			Min	Тур	Max	- Units	
Diode continuous forward current ¹	I _S	T _C =25°C			7.6	Α	
Diode pulse current ²	I _{S,pulse}	T _C =25°C			14	А	
Forward voltage	V _{FSD}	V _{GS} =0V, I _F =2A, T _J =25°C		1.5	1.75	V	
		V _{GS} =0V, I _F =2A, T _J =175°C		2.4			
Reverse recovery charge	Q _{rr}	$V_R = 1200V, I_F = 5A,$ $V_{GS} = -5V, R_{G_EXT} = 10\Omega$		70		nC	
Reverse recovery time	t _{rr}	di/dt=4000A/μs, T _J =25°C		29		ns	
Reverse recovery charge	Q _{rr}	V_R =1200V, I_F =5A, V_{GS} =-5V, R_{G_EXT} =10 Ω		67		nC	
Reverse recovery time	t _{rr}	di/dt=4000A/μs, Τ _J =150°C		27		ns	













Typical Performance - Dynamic

Parameter	Symbol	Test Conditions -	Value			- Units
			Min	Тур	Max	Units
Input capacitance	C _{iss}	V _{DS} =100V, V _{GS} =0V		740		
Output capacitance	C _{oss}	f=100kHz		27		pF
Reverse transfer capacitance	C _{rss}	1-100KH2		2		
Effective output capacitance, energy related	C _{oss(er)}	V_{DS} =0V to 1200V, V_{GS} =0V		15.5		pF
Effective output capacitance, time related	C _{oss(tr)}	V_{DS} =0V to 1200V, V_{GS} =0V		28		pF
C _{OSS} stored energy	E _{oss}	V_{DS} =1200V, V_{GS} =0V		11.2		μJ
Total gate charge	Q_{G}	V _{DS} =1200V, I _D =5A,		27.5		
Gate-drain charge	Q_{GD}	$V_{GS} = -5V \text{ to } 15V$		6.5		nC
Gate-source charge	Q_{GS}	VGS 3V to 13V		10		
Turn-on delay time	t _{d(on)}	V _{DS} =1200V, I _D =5A, Gate		17		ns μJ
Rise time	t _r	Driver =-5V to +15V,		13		
Turn-off delay time	t _{d(off)}	$Turn-on \ R_{G,EXT}=1\Omega,$ $Turn-off \ R_{G,EXT}=22\Omega$ $Inductive \ Load,$ $FWD: same \ device \ with$ $V_{GS}=-5V \ and \ R_{G}=10\Omega,$ $T_{J}=25^{\circ}C$		34		
Fall time	t _f			27		
Turn-on energy	E _{ON}			189		
Turn-off energy	E _{OFF}			43		
Total switching energy	E _{TOTAL}			232		
Turn-on delay time	t _{d(on)}	$V_{DS} = 1200V, I_{D} = 5A, Gate$ $Driver = -5V to + 15V,$ $Turn-on R_{G,EXT} = 1\Omega,$ $Turn-off R_{G,EXT} = 22\Omega$		17		
Rise time	t _r			11		- ns
Turn-off delay time	t _{d(off)}			35		
Fall time	t _f			28		
Turn-on energy	E _{ON}	Inductive Load, FWD: same device with		158		
Turn-off energy	E _{OFF}	V_{GS} = -5V and R_{G} = 10 Ω , T_{J} =150°C		50		μJ
Total switching energy	E _{TOTAL}			208		





10

9











Typical Performance Diagrams



8 Drain Current, I_D (A) 7 6 5 Vgs = 15V 4 Vgs = 8V 3 - Vgs = 6V 2 - Vgs = 5.5V 1 Vgs = 5V 0 0 2 3 5 10 1 Drain-Source Voltage, V_{DS} (V)

Figure 1. Typical output characteristics at $T_J = -55$ °C, tp < 250 μ s

Figure 2. Typical output characteristics at $T_J = 25$ °C, tp < 250μ s






Figure 3. Typical output characteristics at T_J = 175°C, tp < 250 μ s

Figure 4. Normalized on-resistance vs. temperature at V_{GS} = 12V and I_D = 5A

















Tj = -55°C Tj = 25°C Tj = 175°C Drain Current, I_D (A) Gate-Source Voltage, $V_{GS}(V)$

Figure 5. Typical drain-source on-resistances at V_{GS} = 12V

Figure 6. Typical transfer characteristics at V_{DS} = 5V






Figure 7. Threshold voltage vs. junction temperature at V_{DS} = 5V and I_{D} = 10mA

Figure 8. Typical gate charge at V_{DS} = 1200V and I_{D} = 5A
















Figure 9. 3rd quadrant characteristics at T_J = -55°C




Figure 10. 3rd quadrant characteristics at T_J = 25°C




Figure 11. 3rd quadrant characteristics at $T_J = 175$ °C




Figure 12. Typical stored energy in C_{OSS} at $V_{GS} = 0V$
















Figure 13. Typical capacitances at f = 100kHz and $V_{GS} = 0V$

Figure 14. DC drain current derating




Figure 15. Total power dissipation

Figure 16. Maximum transient thermal impedance
















Figure 17. Safe operation area at $T_C = 25$ °C, D = 0, Parameter t_p




Figure 18. Clamped inductive switching energy vs. drain current at $T_J = 25$ °C




Figure 19. Clamped inductive switching turn-on energy vs. $R_{G,EXT\ ON}$




Figure 20. Clamped inductive switching turn-off energy vs. $R_{G,EXT\ OFF}$



















Figure 21. Clamped inductive switching energy vs. junction temperature at V_{DS} = 1200V and I_{D} = 5A

Figure 22. Reverse recovery charge Qrr vs. junction temperature

Applications Information

SiC FETs are enhancement-mode power switches formed by a high-voltage SiC depletion-mode JFET and a low-voltage silicon MOSFET connected in series. The silicon MOSFET serves as the control unit while the SiC JFET provides high voltage blocking in the off state. This combination of devices in a single package provides compatibility with standard gate drivers and offers superior performance in terms of low on-resistance ($R_{\rm DS(on)}$), output capacitance ($C_{\rm oss}$), gate charge ($Q_{\rm G}$), and reverse recovery charge (Qrr) leading to low conduction and switching losses. The SiC FETs also provide excellent reverse conduction capability eliminating the need for an external anti-parallel diode.

Like other high performance power switches, proper PCB layout design to minimize circuit parasitics is strongly recommended due to the high dv/dt and di/dt rates. An external gate resistor is recommended when the FET is working in the diode mode in order to achieve the optimum reverse recovery performance. For more information on SiC FET operation, see www.unitedsic.com.

Disclaimer

UnitedSiC reserves the right to change or modify any of the products and their inherent physical and technical specifications without prior notice. UnitedSiC assumes no responsibility or liability for any errors or inaccuracies within.

Information on all products and contained herein is intended for description only. No license, express or implied, to any intellectual property rights is granted within this document.

UnitedSiC assumes no liability whatsoever relating to the choice, selection or use of the UnitedSiC products and services described herein.

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Qorvo:

UF3C170400K3S