
















# JF3C065040B3



Part Number	Package	Marking
UF3C065040B3	D <sup>2</sup> PAK-3L	UF3C065040B3







### 650V-42mQ SiC FFT

Rev. C, May 2023

#### Description

This SiC FET device is based on a unique 'cascode' circuit configuration, in which a normally-on SiC JFET is co-packaged with a Si MOSFET to produce a normally-off SiC FET device. The device's standard gate-drive characteristics allows for a true "drop-in replacement" to Si IGBTs, Si FETs, SiC MOSFETs or Si superjunction devices. Available in the D<sup>2</sup>PAK-3L package, this device exhibits ultralow gate charge and exceptional reverse recovery characteristics, making it ideal for switching inductive loads when used with recommended RC-snubbers, and any application requiring standard gate drive.

#### **Features**

- $\bullet$  Typical on-resistance  $R_{DS(on),typ}$  of  $42m\Omega$
- Maximum operating temperature of 175°C
- Excellent reverse recovery
- Low gate charge
- Low intrinsic capacitance
- ESD protected, HBM class 2
- Very low switching losses (required RC-snubber loss negligible under typical operating conditions)

#### Typical applications

- EV charging
- PV inverters
- Switch mode power supplies
- Power factor correction modules
- Motor drives
- Induction heating













### Maximum Ratings

Parameter	Symbol	Test Conditions	Value	Units
Drain-source voltage	$V_{DS}$		650	V
Gate-source voltage	V <sub>GS</sub>	DC	-25 to +25	V
Continuous drain current <sup>1</sup>	1	T <sub>C</sub> = 25°C	41	Α
	I <sub>D</sub>	T <sub>C</sub> = 100°C	30	Α
Pulsed drain current <sup>2</sup>	I <sub>DM</sub>	T <sub>C</sub> = 25°C	125	Α
Single pulsed avalanche energy <sup>3</sup>	E <sub>AS</sub>	L=15mH, I <sub>AS</sub> =3.19A	76	mJ
Power dissipation	P <sub>tot</sub>	T <sub>C</sub> = 25°C	176	W
Maximum junction temperature	$T_{J,max}$		175	°C
Operating and storage temperature	$T_J, T_{STG}$		-55 to 175	°C
Reflow soldering temperature	$T_{solder}$	reflow MSL 1	245	°C

- 1. Limited by  $T_{J,max}$
- 2. Pulse width  $t_p$  limited by  $T_{J,max}$
- 3. Starting  $T_J = 25^{\circ}C$

#### **Thermal Characteristics**

Darameter	Symbol	Test Conditions		Units		
Parameter			Min	Тур	Max	Units
Thermal resistance, junction-to-case	$R_{ heta$ JC			0.65	0.85	°C/W













### Electrical Characteristics (T<sub>J</sub> = +25°C unless otherwise specified)

### **Typical Performance - Static**

Parameter	Symbol	Test Conditions		Units		
Parameter			Min	Тур	Max	UIIILS
Drain-source breakdown voltage	$BV_{DS}$	$V_{GS}$ =0V, $I_D$ =1mA	650			V
Tabal dada balan a samuah	I <sub>DSS</sub>	V <sub>DS</sub> =650V, V <sub>GS</sub> =0V, T <sub>J</sub> =25°C		0.7	150	- μА
Total drain leakage current		V <sub>DS</sub> =650V, V <sub>GS</sub> =0V, T <sub>J</sub> =175°C		10		
Total gate leakage current	I <sub>GSS</sub>	V <sub>DS</sub> =0V, T <sub>J</sub> =25°C, V <sub>GS</sub> =-20V / +20V		6	±20	μА
Drain-source on-resistance	R <sub>DS(on)</sub>	$V_{GS}$ =12V, $I_D$ =30A, $T_J$ =25°C		42	52	
		$V_{GS}$ =12V, $I_{D}$ =30A, $T_{J}$ =125°C		59		mΩ
		$V_{GS}$ =12V, $I_{D}$ =30A, $T_{J}$ =175°C		78		
Gate threshold voltage	$V_{G(th)}$	$V_{DS}$ =5V, $I_{D}$ =10mA	4	5	6	V
Gate resistance	$R_{G}$	f=1MHz, open drain		4.5		Ω

### Typical Performance - Reverse Diode

Parameter	Symbol	Test Conditions	Value			11.20
			Min	Тур	Max	Units
Diode continuous forward current <sup>1</sup>	I <sub>S</sub>	T <sub>C</sub> =25°C			41	Α
Diode pulse current <sup>2</sup>	$I_{S,pulse}$	T <sub>C</sub> =25°C			125	Α
Forward voltage	V <sub>FSD</sub>	V <sub>GS</sub> =0V, I <sub>S</sub> =20A, T <sub>J</sub> =25°C		1.5	1.75	- V
		V <sub>GS</sub> =0V, I <sub>S</sub> =20A, T <sub>J</sub> =175°C		1.8		
Reverse recovery charge	$Q_{rr}$	$V_R$ =400V, $I_S$ =30A, $V_{GS}$ =-5V, $R_{G\_EXT}$ =22 $\Omega$ di/dt=1600A/ $\mu$ s, $T_J$ =25°C		138		nC
Reverse recovery time	t <sub>rr</sub>			26		ns
Reverse recovery charge	Q <sub>rr</sub>	$V_R$ =400V, $I_S$ =30A, $V_{GS}$ =-5V, $R_{G_LEXT}$ =22 $\Omega$		137		nC
Reverse recovery time	t <sub>rr</sub>	di/dt=1600A/μs, T <sub>J</sub> =150°C		26		ns













### Typical Performance - Dynamic

Parameter	Symbol Test Conditions		Value			I Indian
	-	Test Conditions -	Min	Тур	Max	Units
Input capacitance	$C_{iss}$	V <sub>DS</sub> =100V, V <sub>GS</sub> =0V		1500		
Output capacitance	$C_{oss}$	$V_{DS}=100V, V_{GS}=0V$ = f=100kHz		200		pF
Reverse transfer capacitance	$C_{rss}$			2.2		
Effective output capacitance, energy related	$C_{oss(er)}$	V <sub>DS</sub> =0V to 400V, V <sub>GS</sub> =0V		146		pF
Effective output capacitance, time related	$C_{oss(tr)}$	V <sub>DS</sub> =0V to 400V, V <sub>GS</sub> =0V		325		pF
C <sub>OSS</sub> stored energy	E <sub>oss</sub>	V <sub>DS</sub> =400V, V <sub>GS</sub> =0V		11.7		μJ
Total gate charge	$Q_{G}$	\/ -400\/   -204		51		
Gate-drain charge	$Q_{GD}$	$V_{DS}$ =400V, $I_{D}$ =30A, $V_{GS}$ = -5V to15V		11		nC
Gate-source charge	$Q_GS$	V <sub>GS</sub> - 3V t013V		19		
Turn-on delay time	$t_{d(on)}$			34		ns
Rise time	$t_r$	V <sub>DS</sub> =400V, I <sub>D</sub> =30A, Gate		15		
Turn-off delay time	t <sub>d(off)</sub>	Driver =-5V to +15V, Turn-on $R_{G,EXT}$ =1.8 $\Omega$ ,		57		
Fall time	t <sub>f</sub>			12		
Turn-on energy including R <sub>S</sub> energy <sup>4</sup>	E <sub>ON</sub>	Turn-off $R_{G,EXT}$ =22 $\Omega$ Inductive Load,		327		
Turn-off energy including R <sub>S</sub> energy <sup>4</sup>	E <sub>OFF</sub>	FWD: same device with		65		
Total switching energy including R <sub>s</sub> energy <sup>4</sup>	E <sub>TOTAL</sub>	$V_{GS}$ = -5V and $R_{G}$ = 22 $\Omega$ , RC snubber: $R_{S}$ =5 $\Omega$ and $C_{S}$ =150pF, $T_{J}$ =25°C		392		μJ
Snubber R <sub>S</sub> energy during turn-on	E <sub>RS_ON</sub>			1.5		
Snubber R <sub>S</sub> energy during turn-off	E <sub>RS_OFF</sub>			3		
Turn-on delay time	t <sub>d(on)</sub>			33		
Rise time	t <sub>r</sub>	V <sub>DS</sub> =400V, I <sub>D</sub> =30A, Gate		15		]
Turn-off delay time	t <sub>d(off)</sub>	Driver =-5V to +15V, Turn-on $R_{G,EXT}$ =1.8 $\Omega$ , Turn-off $R_{G,EXT}$ =22 $\Omega$ Inductive Load, FWD: same device with $V_{GS}$ = -5V and $R_{G}$ = 22 $\Omega$ , RC snubber: $R_{S}$ =5 $\Omega$ and $C_{S}$ =150pF, $T_{J}$ =150°C		58		ns
Fall time	t <sub>f</sub>			13		
Turn-on energy including R <sub>S</sub> energy <sup>4</sup>	E <sub>ON</sub>			314		
Turn-off energy including R <sub>S</sub> energy <sup>4</sup>	E <sub>OFF</sub>			66		
Total switching energy including R <sub>S</sub> energy <sup>4</sup>	E <sub>TOTAL</sub>			380		μЈ
Snubber R <sub>S</sub> energy during turn-on	E <sub>RS_ON</sub>			1.5		
Snubber R <sub>S</sub> energy during turn-off	E <sub>RS_OFF</sub>			2.9		

<sup>4.</sup> The switching performance are evaluated with a RC snubber circuit as shown in Figure 24.















#### **Typical Performance Diagrams**



100 80 Drain Current, I<sub>D</sub> (A) 60 - Vgs = 15V 40 Vgs = 8V Vgs = 7V Vgs = 6.5V 20 Vgs = 6V 0 0 1 2 3 5 10 Drain-Source Voltage,  $V_{DS}(V)$ 

Figure 1. Typical output characteristics at  $T_J$  = - 55°C, tp < 250 $\mu$ s

Figure 2. Typical output characteristics at  $T_J = 25$ °C,  $tp < 250\mu s$ 






Figure 3. Typical output characteristics at  $T_J$  = 175°C, tp < 250 $\mu$ s

Figure 4. Normalized on-resistance vs. temperature at  $V_{GS}$  = 12V and  $I_D$  = 30A




















Figure 5. Typical drain-source on-resistances at  $V_{\text{GS}}$  = 12V

Figure 6. Typical transfer characteristics at  $V_{DS}$  = 5V






Figure 7. Threshold voltage vs. junction temperature at  $V_{DS}$  = 5V and  $I_{D}$  = 10mA

Figure 8. Typical gate charge at  $V_{DS}$  = 400V and  $I_{D}$  = 30A
















Figure 9. 3rd quadrant characteristics at  $T_J = -55$ °C




Figure 10. 3rd quadrant characteristics at  $T_J = 25$ °C




Figure 11. 3rd quadrant characteristics at  $T_J = 175$ °C




Figure 12. Typical stored energy in  $C_{OSS}$  at  $V_{GS} = 0V$ 
















45 40 35 30 25 20 20 -75 -50 -25 0 25 50 75 100 125 150 175 Case Temperature, T<sub>c</sub> (°C)

Figure 13. Typical capacitances at f = 100kHz and  $V_{GS}$  = 0V

Figure 14. DC drain current derating




Figure 15. Total power dissipation

Figure 16. Maximum transient thermal impedance

















150 125 100 Qrr (nC) 75  $V_{DS} = 400V$ ,  $I_{S} = 30A$ ,  $di/dt = 1600A/\mu s$ , 50  $V_{GS} = -5V, R_{G} = 22\Omega$ 25 0 25 0 50 75 100 125 150 175 Junction Temperature, T<sub>J</sub> (°C)

Figure 17. Safe operation area at  $T_C$  = 25°C, D = 0, Parameter  $t_p$ 

Figure 18. Reverse recovery charge Qrr vs. junction temperture






Figure 19. Clamped inductive switching energy (a) and RC snubber energy loss (b) vs. drain current at  $T_J$  = 25°C, turn-on  $R_{G\_EXT}$  = 1.8 $\Omega$ , and turn-off  $R_{G\_EXT}$  = 22 $\Omega$ 




















Figure 20. Clamped inductive switching turn-on energy including RC snubber energy loss (a) and RC snubber energy loss (b) as a function of total external turn-on gate resistor  $R_{G,EXT}$ 






Figure 21. Clamped inductive switching turn-off energy including RC snubber energy loss (a) and RC snubber energy loss (b) as a function of total external turn-off gate resistor  $R_{G EXT}$ 




















Figure 22. Clamped inductive switching energy including RC snubber energy loss (a) and RC snubber energy loss (b) as a function of junction temperature at  $I_D = 30A$ 






Figure 23. Clamped inductive switching energy including RC snubber energy loss (a) and RC snubber energy loss (b) as a function of snubber capacitance at  $I_D$  = 30A and  $T_J$  = 25°C
















Figure 24. Clamped inductive load switching test circuit An RC snubber ( $R_S = 5\Omega$  and  $C_S = 150$ pF) is required to improve the turn-off waveforms.

#### **Applications Information**

SiC FETs are enhancement-mode power switches formed by a high-voltage SiC depletion-mode JFET and a low-voltage silicon MOSFET connected in series. The silicon MOSFET serves as the control unit while the SiC JFET provides high voltage blocking in the off state. This combination of devices in a single package provides compatibility with standard gate drivers and offers superior performance in terms of low on-resistance ( $R_{DS(on)}$ ), output capacitance ( $C_{oss}$ ), gate charge ( $C_{oss}$ ), and reverse recovery charge ( $C_{oss}$ ) leading to low conduction and switching losses. The SiC FETs also provide excellent reverse conduction capability eliminating the need for an external anti-parallel diode.

Like other high performance power switches, proper PCB layout design to minimize circuit parasitics is strongly recommended due to the high dv/dt and di/dt rates. An external gate resistor is recommended when the FET is working in the diode mode in order to achieve the optimum reverse recovery performance. For more information on SiC FET operation, see www.unitedsic.com.

A snubber circuit with a small  $R_{(G)}$ , or gate resistor, provides better EMI suppression with higher efficiency compared to using a high  $R_{(G)}$  value. There is no extra gate delay time when using the snubber circuitry, and a small  $R_{(G)}$  will better control both the turn-off  $V_{(DS)}$  peak spike and ringing duration, while a high  $R_{(G)}$  will damp the peak spike but result in a longer delay time. In addition, the total switching loss when using a snubber circuit is less than using high  $R_{(G)}$ , while greatly reducing  $E_{(OFF)}$  from mid-to-full load range with only a small increase in  $E_{(ON)}$ . Efficiency will therefore improve with higher load current. For more information on how a snubber circuit will improve overall system performance, visit the UnitedSiC website at www.unitedsic.com













#### Important notice

The information contained herein is believed to be reliable; however, Qorvo makes no warranties regarding the information contained herein and assumes no responsibility or liability whatsoever for the use of the information contained herein. All information contained herein is subject to change without notice. Customers should obtain and verify the latest relevant information before placing orders for Qorvo products. The information contained herein or any use of such information does not grant, explicitly or implicitly, to any party any patent rights, licenses, or any other intellectual property rights, whether with regard to such information itself or anything described by such information. THIS INFORMATION DOES NOT CONSTITUTE A WARRANTY WITH RESPECT TO THE PRODUCTS DESCRIBED HEREIN, AND QORVO HEREBY DISCLAIMS ANY AND ALL WARRANTIES WITH RESPECT TO SUCH PRODUCTS WHETHER EXPRESS OR IMPLIED BY LAW, COURSE OF DEALING, COURSE OF PERFORMANCE, USAGE OF TRADE OR OTHERWISE, INCLUDING THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Without limiting the generality of the foregoing, Qorvo products are not warranted or authorized for use as critical components in medical, life-saving, or life-sustaining applications, or other applications where a failure would reasonably be expected to cause severe personal injury or death.

## **Mouser Electronics**

**Authorized Distributor** 

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Qorvo:

UF3C065040B3