

ACT88430

Advanced PMU for Microcontrollers and Solid State Drive Applications

BENEFITS and FEATURES

- · Wide input voltage range
 - Vin = 2.7V to 5.5V
- Complete integrated power solution
 - One 4A DC/DC Step-Down (Buck) Regulator
 - Three 2.5A DC/DC Step-Down (Buck) Regulators
 - One 800mA LDO
 - Two 200mA LDOs

Space Savings

- · Fully integrated
- High Fsw =2.25MHz or 1.125MHz
- · Integrated sequencing

· Easy system level design

- · Configurable sequencing
- · Seamless sequencing with external supplies

Buck 1 Bypass Mode for 3.3V system level compliance

- Highly configurable
 - · uP interface for status reporting and controllability
 - Programmable Reset and Power Good GPIO's
 - Flexible Sequencing Options
- I²C Interface 1MHz

APPLICATIONS

- Computer Vision
- Microcontroller Applications
- · Solid-State Drives
- FPGA
- Video Processor

GENERAL DESCRIPTION

The ACT88430 PMIC is an integrated ActivePMU™ power management unit. It is designed to power a wide range of processors, including video processors, FPGA's, peripherals, microcontrollers, and solid-state drive applications. It is highly flexible and can be reconfigured via I²C for multiple applications without the need for PCB changes. The low external component count and high configurability significantly speeds time to market. Examples of configurable options include output voltage, startup time, slew rate, system level sequencing, switching frequency, sleep modes, operating modes etc. ACT88430 is programmed at the factory with default configuration. These settings can be optimized for a specific design through the I²C interface. The ACT88430 comes in several default configuration. Contact the factory for specific default configurations.

The core of the device includes four DC/DC step down converters using integrated power FETs, three low-dropout regulators (LDOs), and an optional load switch. Each DC/DC regulator switches at 2.25MHz, requiring only three small components for operation. The LDOs only require small ceramic capacitors. All are highly configurable via the I²C interface.

The ACT88430 PMIC is available in a 5 x 5 mm 40 pin QFN package or in a 4.17 x 3.17 mm 48-ball WLCSP package.


The ACT88430 can be optimized for many different processors including, but not limited to the following. The ACT88430 has CMI variations specifically designed to power the following.

Processor Vendor	Processor Controller	Application
HiSilicon	HI3519	Video
Silicon Motion	SM2258	Solid State Drive
Silicon Motion	SM2258H	Solid State Drive






TYPICAL APPLICATION DIAGRAM






FUNCTIONAL BLOCK DIAGRAM





ORDERING INFORMATION

PART NUMBER	Vin	V _{OUT1}	V _{OUT2}	V _{OUT3}	V _{OUT4}	V _{LDO1}	V _{LDO2}	V _{LDO3}	Device ID 0x7Dh	Package
ACT88430QJ101-T	3.3/5V	0.95V	0.95V	0.95V	1.2V	1.8V	1.8V	2.5V	0x01h	5x5 40 pin
ACT88430QJ102-T	3.3V	0.74V	0.88V	1.8V	1.2V	0.9V	1.2V	2.5V	0x00h	5x5 40 pin
ACT88430QJ105-T	3.3/5V	3.3V	1.5/1.35V	1.8/1.2V	1.2/1.0V	3.3V	1.8V	1.8V	0x05h	5x5 40 pin
ACT88430VM106-T	3.3V	3.3V	1.15V	1.5V	1.2V	3.3V	1.8V	OFF	0x06h	4.17x3.17 48 balls
ACT88430VM109-T	3.3V	2.5V	0.75V	1.5V	1.2V	2.5V	1.8V	2.5V	0x09h	4.17x3.17 48 balls
ACT88430VM113-T	3.3V	3.0V/ 2.5V	0.9/0.8V	1.2V	1.2V	1.2V	2.5V	1.8V	0x13h	4.17x3.17 48 balls
ACT88430VM114-T	3.3V	3.0V/ 2.5V	0.9/0.8V	1.1V	1.2V	1.2V	1.8V	1.8V	0x14h	4.17x3.17 48 balls
ACT88430VM118-T	3.3V	2.5V	0.8V	0.8V	1.8V/1.2V	1.8V	1.8V	1.8V	0x18h	4.17x3.17 48 balls
ACT88430QJ120-T	5V	3.8V	1.35V	1.3V	3.3V	3.3V	3.3V	3.15V	0x20h	5x5 40 pin



- Note 1: Standard product options are identified in this table. Contact factory for custom options, minimum order quantity required.
- Note 2: All Qorvo components are RoHS Compliant and with Pb-free plating unless specified differently. The term Pb-free means semiconductor products that are in compliance with current RoHS (Restriction of Hazardous Substances) standards.
- Note 3: Package Code designator. "Q" represents QFN. "V" represents CSP.
- Note 4: Pin Count designator. "J" represents 40 pins. "M" represents 48 pins.
- Note 5: "xxx" represents the CMI (Code Matrix Index) option The CMI identifies the IC's default register settings.

PIN CONFIGURATION - QFN





Figure 1: Pin Configuration - Top View - QFN55-40

PIN CONFIGURATION - WLCSP



Top View (Bumps Down)

Figure 2: Pin Configuration - Top View - WLCSP-48





PIN DESCRIPTIONS

PIN (QFN)	Ball (CSP)	NAME	DESCRIPTION
1	C4	IRQ	Interrupt IRQ Open Drain Output indicates a fault occurred.
2,3	A1, A2, A3	PGND1	Dedicated Power Ground for BUCK1 Regulator.
4	C3	POK	Power OK Open Drain Output, indicates Overvoltage or Undervoltage on VIN input supply.
5	В3	PGND2	Dedicated Power Ground for Buck 2 Regulator.
6	A4, B4	SW_B2	Switch Pin for BUCK2 Regulator.
7	A5	VIN_B2	Dedicated VIN power input for BUCK2 Regulator.
8	B5	FB_B2	Feedback for BUCK2 Regulator. Connect to the BUCK2 output.
9	В6	OUT_LDO1	Output for LDO1 Regulator (Leave unconnected if LDO1 is not used and disabled).
10	A6	VIN_LDO1	Dedicated VIN power input for LDO1 Regulator.
11	C5	nRESET_AUX2	A configurable auxiliary reset signal. Open Drain Output (configurable as an input).
12	C6	nRESET_AUX1	A configurable auxiliary reset signal. Open Drain Output (configurable as an input).
13	D6	SCL	I ² C Clock Input.
14	D5	nRESET	nRESET Open Drain Output. This pin is configurable.
15	E6	SDA	I ² C Data Input and Output.
16	D4	AGND	Analog Ground.
17	F6	PWREN	Power Enable Digital Input. This pin is configurable.
18	E5	EXT_EN	External Regulator Enable Push-Pull Digital Output.
19	F5	EXT_PG	External Power Good Digital Input. This pin is configurable.
20	G5	VIO_IN	Digital Input Reference Voltage Input. Connect a 0.1uF ceramic capacitor between VIN_IN and AGND
21	G6	OUT_LDO2	Output for LDO2 Regulator (Leave unconnected if LDO2 is not used and disabled).
22	H5	VIN_LDO23	Dedicated VIN power input for LDO2 and LDO3 Regulator.
23	H6	OUT_LDO3	Output for LDO3 Regulator (Leave unconnected if LDO3 is not used and disabled).
24	G4	FB_B3	Feedback for BUCK3 Regulator. Connect to the BUCK3 output.
25	H4	VIN_B3	Dedicated VIN power input for BUCK3 Regulator.
26	G3, H3	SW_B3	Switch Pin for BUCK3 Regulator.
27	H2	PGND3	Dedicated Power Ground for BUCK3 Regulator.
28	H1	PGND4	Dedicated Power Ground for BUCK4 Regulator.
29	F2	FB_B4	Feedback for BUCK4 Regulator. Connect to the BUCK4 output.
30	F3	MODE	Configuration input pin. This pin is read at power up to configure BUCK1.



ACT88430

Advanced PMU for Microcontrollers and Solid State Drive Applications

31	G1, G2	SW_B4	Switch Pin for BUCK4 Regulator.
32	F1	VIN_B4	Dedicated VIN power input for BUCK4 Regulator.
33	F4	GPIO	Configurable General purpose input/open drain output.
34	E4	PG	Power Good Output. This pin is configurable. Open Drain Output.
35	E3	FB_B1	Feedback for BUCK1 Regulator. Connect to the BUCK1 output.
36	D3	VIN	Analog Input supply monitored by POK thresholds.
37,38	D1, D2, E1, E2	VIN_B1	Dedicated VIN power input for BUCK1 Regulator.
39,40	B1, B2, C1, C2	SW_B1	Switch pin for BUCK1 Regulator.



ABSOLUTE MAXIMUM RATINGS

PARAMETER	VALUE	UNIT
All I/O and Power pins except PGND_B1, PGND_B2, PGND_B3, PGND_B4, GND	-0.3 to 6	V
Grounds: Any PGND referenced to GND	-0.3 to +0.3	V
SW_Bx to PGNDx	-0.3 to VIN + 1	V
FB_Bx to PGNDx	-0.3 to VIN + 0.3	V
OUT_LDOx to PGNDx	-0.3 to VINx + 0.3	V
EXT_PG	-0.3 to VIN + 0.3	V
EXT_EN	-0.3 to VIO_IN + 0.3	V
SW1 HBM ESD (Note 2)	-2 to 1.6	kV
MSL Rating – QFN package	MSL3	
MSL Rating – WLCSP package	MSL1	
Junction to Ambient Thermal Resistance, QFN (Note3)	26	°C/W
Operating Junction Temperature	-40 to 125	°C
Storage Temperature	-55 to 150	°C

Note1: Do not exceed these limits to prevent damage to the device. Exposure to absolute maximum rating conditions for long periods may affect device reliability.

Note2: All other pins meet +/- 2kV HBM ESD

Note3: Measured on Qorvo Evaluation Kit

RECOMMENDED OPERATING CONDITIONS

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
VIN, VIN_B1, VIN_B2, VIN_B3, VIN_B4, VIN_LDO1, VIN_LDO23		2.7		5.5	٧
VIO_IN		1.62		5.5	V
VIN_LDO1		2.4		5.5	
VIN_LDO23		1.62		5.5	٧
Average lifetime operating current. QFN. (Note 1)	SW_B2, SW_B3, SW_B4 SW_B1			1.6 3.2	А
Operating Junction Temperature		-40		125	°C

Note1: This temperature range is used for lifetime reliability testing.



DIGITAL I/O ELECTRICAL CHARACTERISTICS

(VIO_IN = 1.8V, $T_A = 25$ °C, unless otherwise specified.)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
PWREN, EXT_PG Input Low	VIO_IN = 1.8V			0.4	٧
PWREN, EXT_PG Input High	VIO_IN = 1.8V	1.25			V
PWREN, EXT_PG Input Low	VIO_IN = 3.3V			1.0	V
PWREN, EXT_PG Input High	VIO_IN = 3.3V	2.3			V
POK, IRQ, nRESET, nRESET_AUX1, nRESET_AUX2, PG_B4 Leakage Current	Output = 5V			1	μA
POK, IRQ, nRESET, nRESET_AUX1, nRESET_AUX2, PG_B4 Output Low	I _{OL} = 5mA			0.35	V
EXT_EN Output Low	I _{OL} = 1mA			0.35	٧
EXT_EN Output High	I _{OH} = 1mA	VIO_IN - 0.35			V
MODE, GPIO Input Low	$V_{VIN} = 3.3V$			1.0	٧
MODE, GPIO Input High	V _{VIN} = 3.3V	2.3			V
MODE, GPIO Input Low	V _{VIN} = 5.0V			1.5	V
MODE, GPIO Input High	V _{VIN} = 5.0V	3.5			V
EXT_PG, MODE Deglitch Time			10		μs
PWREN Deglitch Time			2		μs





SYSTEM CONTROL ELECTRICAL CHARACTERISTICS

(VIO_IN = 1.8V, $T_A = 25$ °C, unless otherwise specified.)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Supply Inputs Voltage Range: VIN_B1 referenced to PGND_B1 VIN_B2 referenced to PGND_B2 VIN_B3 referenced to PGND_B3 VIN_B4 referenced to PGND_B4		2.7		5.5	V
VIN_LDO1 referenced to AGND		2.4		5.5	V
VIN_LDO2 referenced to AGND VIN_LDO3 referenced to AGND		1.62		5.5	V
	VIN_LVL=0	2.6	2.7	2.8	V
UVLO Threshold Falling (Note 1)	VIN_LVL=1, VIN_FULL_RANGE = 0	3.35	3.5	3.65	V
	VIN_LVL=1 VIN_FULL_RANGE = 0	2.6	2.7	2.8	V
	VIN_LVL=0	50	100	150	mV
UVLO Hysteresis (Note 1)	VIN_LVL=1 VIN_FULL_RANGE = 1	250	300	350	mV
	VIN_LVL=1 VIN_FULL_RANGE = 0	50	100	150	mV
	VIN_LVL = 0, VIN_FULL_RANGE = 0	3.86	3.98	4.10	V
OV Threshold Rising (Note 1)	VIN_LVL = 0 VIN_FULL_RANGE = 1	5.60	5.85	6.00	V
	VIN_LVL = 1	5.60	5.85	6.00	V
	VIN_LVL = 0, VIN_FULL_RANGE = 0	50	100	150	mV
OV Hysteresis (Note 1)	VIN_LVL = 0, VIN_FULL_RANGE = 1	100	150	200	mV
	VIN_LVL = 1	100	150	200	mV
Thermal Shutdown Temperature TSD_SHUTDWN	Temperature rising	150	165	180	°C
Thermal Shutdown Hysteresis			20		°C
Startup Delay after initial VIN	start of first regulator output assuming start delay=41usec minimum (Note 2)		335	400	μs
Thermal Interrupt Threshold, TSD_ALERT	Temperature rising - Referenced to TSD_SHUTDWN		TSD_SHUTDWN - 30		°C
Thermal Interrupt Hysteresis			15		°C
POK UV Interrupt Threshold Falling - 3.3V Input Setting (VIN_LVL=0)	POK_SET=00 (91% of 3.3V) POK_SET=01 (88% of 3.3V) POK_SET=10 (84% of 3.3V) POK_SET=11 (Disable)	2.90 2.80 2.67 N/A	3.00 2.90 2.77 N/A	3.10 3.00 2.87 N/A	٧
POK UV Interrupt Threshold Falling - 5V Input Setting (VIN_LVL=1, VIN_FULL_RANGE = 0)	POK_SET=00 (88% of 5V) POK_SET=01 (86% of 5V) POK_SET=10 (84% of 5V) POK_SET=11 (Disable)	4.26 4.16 4.06 N/A	4.40 4.30 4.20 N/A	4.54 4.44 4.34 N/A	٧
POK UV Interrupt Threshold Falling - 3.3V Input Setting (VIN_LVL= 1, VIN_FULL_RANGE = 1)	POK_SET=00 (91% of 3.3V) POK_SET=01 (88% of 3.3V) POK_SET=10 (84% of 3.3V) POK_SET=11 (Disable)	2.90 2.80 2.67 N/A	3.00 2.90 2.77 N/A	3.10 3.00 2.87 N/A	V



ACT88430

Advanced PMU for Microcontrollers and Solid State Drive Applications

POK OV Interrupt Threshold Rising - 3.3V Input Setting (VIN_LVL=0, VIN_FULL_RANGE = 0)	POK_SET=00 (110% of 3.3V) POK_SET=01 (112% of 3.3V) POK_SET=10 (114% of 3.3V) POK_SET=11 (Disable)	3.53 3.6 3.66 N/A	3.63 3.7 3.76 N/A	3.73 3.8 3.86 N/A	٧
POK OV Interrupt Threshold Rising – 5V Input Setting (VIN_LVL=0, VIN_FULL_RANGE = 1)	POK_SET=00 (110% of 5V) POK_SET=01 (112% of 5V) POK_SET=10 (114% of 5V) POK_SET=11 (Disable)	5.33 5.43 5.53 N/A	5.50 5.60 5.70 N/A	5.67 5.77 5.87 N/A	٧
POK OV Interrupt Threshold Rising - 5V Input Setting (VIN_LVL=1)	POK_SET=00 (110% of 5V) POK_SET=01 (112% of 5V) POK_SET=10 (114% of 5V) POK_SET=11 (Disable)	5.33 5.43 5.53 N/A	5.50 5.60 5.70 N/A	5.67 5.77 5.87 N/A	V
POK Deglitch Time OV or UV			5		μs

Notes:

- 1. All Under-voltage Lockout, Overvoltage measurements are referenced to the VIN Input and AGND Pins
- 2. This delay can be affected by programming sequence, soft-start ramps, and startup delays



BUCK1 ELECTRICAL CHARACTERISTICS, REGULATOR:

(VIN_B1 = 3.3V, $T_A = 25$ °C, unless otherwise specified.)

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNIT
Operating Voltage Range		2.7		5.5	V
Outsid Valle on Danie	Configured for 9.375mV steps	0.6		3.0	V
Output Voltage Range	Configured for 12.5mV steps	0.8		4.0	V
Maximum Output Current		4			А
Supply Current, Standby	Low Power Mode Enabled Regulator Only, No Load (VOUT = VSET*1.05)		50		μΑ
Supply Current, Shutdown	Regulator Disabled		0.1	1	μΑ
Output Voltage Accuracy – PWM	Default output voltage, I _{OUT} = 2A	-1%	V _{NOM}	1%	V
Output Voltage Accuracy - PFM	Default output voltage, I _{OUT} = 1mA, Average Ripple Voltage	-1%	V _{NOM}	1%	V
Line Regulation	Default output voltage, $V_{\text{IN_B1}}$ = 3.3V to 5.5V, PWM mode		0.02		%/V
Load Regulation	Default output voltage, PWM Mode		0.04		%/A
Power Good Threshold	Vout_B1 Rising	92	93	94	%V _{NOM}
Power Good Hysteresis	Vout_B1 Falling		3		%V _{NOM}
Overvoltage Fault Threshold	Vout_B1 Rising	107.5	110	112.5	%V _{NOM}
Overvoltage Fault Hysteresis	Vout_B1 Falling		3		%V _{NOM}
	V 200% (V	2.15	2.25	2.36	N 41 1-
Switching Frequency	V _{OUT_B1} ≥ 20% of V _{NOM}	1.075	1.125	1.18	MHz
Soft-Start Period – Programmable Range	Configurable in 50us Steps 10% to 90% V _{NOM}	150	300	485	μs
Soft-Start Period	Variation from set point	-25		+25	%
Internal High Side Peak Current Limit (Cycle-by-Cycle) ILIMSET	B1_ILIMSET=00 B1_ILIMSET=01 B1_ILIMSET=10 B1_ILIMSET=11		5.3 4.6 3.8 3.0		А
Internal High Side Peak Current	At default ILIMSET	-10%	ILIMSET	+10%	
Limit (Cycle-by-Cycle) Tolerance	At other set points	-15%	ILIMSET	+15%	
	Above ILIMSET = 00	+15%	+22.5%	+30%	
Internal High Side Peak Current	Above ILIMSET = 01	+15%	+22.5%	+30%	
Limit, Shutdown Level	Above ILIMSET = 10	+15%	+22.5%	+30%	
	Above ILIMSET = 11	+12.5%	+22.5%	+32.5%	
	Below ILIMSET = 00	-17.5%	-25%	-32.5%	
Internal High Side Peak Current Limit, IRQ Triggered Level	Below ILIMSET = 01	-17.5%	-25%	-32.5%	
	Below ILIMSET = 10	-17.5%	-25%	-32.5%	



ACT88430

Advanced PMU for Microcontrollers and Solid State Drive Applications

	Below ILIMSET = 11	-15%	-25%	-35%	
Internal High Side Peak Current Limit IRQ Signal Deglitch Time	16 consecutive clocks at 2.25MHz	6.78	7.11	7.44	μs
PMOS On-Resistance	Isw = -1A, VIN_B1 = 3.3V		0.025	0.040	Ω
NMOS On-Resistance	Isw = 1A, VIN_B1 = 3.3V		0.025	0.045	Ω
SW Leakage Current – NMOS	V _{IN_B1} = 5.5V, V _{SW} = 5.5V			12.5	μA
SW Leakage Current – PMOS	V _{IN_B1} = 5.5V, V _{SW} = 0V			1	μA
Dynamic Voltage Scaling Rate	B1_SLEW=00 B1_SLEW=01 B1_SLEW=10 B1_SLEW=11		Not allowed 14.0 3.50 0.88	d	mV/μs
Switching Rise / Fall Times	V _{IN_B1} = 5V B1_DRVADJ=00 B1_DRVADJ=01 B1_DRVADJ=10 B1_DRVADJ=11		3.5/5.6 2.8/4.5 2.5/3.6 2.3/3.0		ns
Output Pull Down Resistance	Enabled when regulator disabled	2.75	4.4	8.75	Ohms



BUCK1 ELECTRICAL CHARACTERISTICS, REGULATOR: - BYPASS MODE OPTION

(VIN_B1 = 3.3V, $T_A = 25$ °C, unless otherwise specified.)

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNIT
Bypass Mode					
Input Voltage Range for By-Pass Mode		2.7	3.3	3.7	V
PMOS On-Resistance	Isw = -1A, VIN = 3.3V Max=125°C at T _{Junction}		0.025	0.040	Ω
Internal PMOS Current Detection	Triggers Interrupt on IRQ Pin	1.4	3	4.6	Α
Internal PMOS Current Detection Deglitch Time			10		μs
Internal PMOS Current Shutdown	Shuts down after deglitch time and stays off for Off Time	4.8	6	7.2	А
Internal PMOS Current Shutdown Deglitch Time			10		μs
Internal PMOS Current Shutdown Off time			100		ms
Internal PMOS Softstart	Only used with 3.3V Input	5.94	6.6	7.26	mV/us



BUCK2 ELECTRICAL CHARACTERISTICS, REGULATORS:

(VIN_B2 = 3.3V, $T_A = 25$ °C, unless otherwise specified.)

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNIT
Operating Voltage Range		2.7		5.5	V
Output Valta va Dan va	Configured for 9.375mV steps	0.6		3.0	V
Output Voltage Range	Configured for 12.5mV steps	0.8		4.0	V
Maximum Output Current		2			А
Supply Current, Standby	Low Power Mode Enabled Regulator Only, No Load (VOUT = VSET*1.05)		40		μA
Supply Current, Shutdown	Regulator Disabled		0.1	1	μA
Output Voltage Accuracy – PWM	Default output voltage, I _{OUT} = 1A	-1%	V _{NOM}	1%	V
Output Voltage Accuracy - PFM	Default output voltage, I _{OUT} = 1mA, Average Ripple Voltage	-1%	V _{NOM}	1%	V
Line Regulation	Default output voltage, V _{IN_B2} = 3.3V to 5.5V, PWM mode		0.02		%/V
Load Regulation	Default output voltage, PWM Mode		0.04		%/A
Power Good Threshold	Vout_B2 Rising	92	93	94	%V _{NOM}
Power Good Hysteresis	V _{OUT_B2} Falling		3		%V _{NOM}
Overvoltage Fault Threshold	V _{OUT_B2} Rising	107.5	110	112.5	%V _{NOM}
Overvoltage Fault Hysteresis	V _{OUT_B2} Falling		3		%V _{NOM}
Switching Frequency	$V_{OUT_B2} \ge 20\%$ of V_{NOM}	2.15	2.25	2.36	MHz
Soft-Start Period – Programmable Range	Configurable in 50us Steps 10% to 90% V _{NOM}	150	300	485	μs
Soft-Start Period	Variation from set point	-25		+25	%
Internal High Side Peak Current Limit (Cycle-by-Cycle) ILIMSET	B2_ILIMSET=00 B2_ILIMSET=01 B2_ILIMSET=10 B2_ILIMSET=11		4.0 4.0 3.0 2.0		А
Internal High Side Peak Current	At default ILIMSET	-10%	ILIMSET	+10%	
Limit (Cycle-by-Cycle) Tolerance	At other set points	-15%	ILIMSET	+15%	
Internal High Side Peak Current Limit, Shutdown Level	Above ILIMSET = all settings	+15%	+22.5%	+30%	
nternal High Side Peak Current Limit, IRQ Triggered Level	Below ILIMSET = all settings	-17.5%	-25%	-32.5%	
Internal High Side Peak Current Limit IRQ Signal Deglitch Time	16 consecutive clocks at 2.25MHz	6.78	7.11	7.44	μs
PMOS On-Resistance	I _{sw} = -500mA, VIN_B2 = 3.3V		0.08		Ω
NMOS On-Resistance	I _{sw} = 500mA, VIN_B2 = 3.3V		0.05		Ω
SW Leakage Current – NMOS	V _{IN_B2} = 5.5V, V _{SW} = 5.5V			1	μA
SW Leakage Current – PMOS	V _{IN_B2} = 5.5V, V _{SW} = 0V			1	μΑ
Dynamic Voltage Scaling Rate	B2_SLEW=00 B2_SLEW=01		not allowed 14.0		mV/μs



ACT88430

Advanced PMU for Microcontrollers and Solid State Drive Applications

	B2_SLEW=10 B2_SLEW=11		3.50 0.88		
Switching Rise / Fall Times	V _{IN_B2} = 5V B2_DRVADJ=00 B2_DRVADJ=01 B2_DRVADJ=10 B2_DRVADJ=11		3 / 5.5 2.6 / 3.7 2.4 / 3.3 2.3 / 3.0		ns
Output Pull Down Resistance	Enabled when regulator disabled	6.25	9.40	20	Ohms



BUCK3 ELECTRICAL CHARACTERISTICS, REGULATORS:

(VIN_B3 = 3.3V, $T_A = 25$ °C, unless otherwise specified.)

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNIT
Operating Voltage Range		2.7		5.5	V
Output Voltage Range	Configured for 9.375mV steps	0.6		3.0	V
Output voltage Kange	Configured for 12.5mV steps	0.8		4.0	V
Maximum Output Current		2			А
Supply Current, Standby	Low Power Mode Enabled Regulator Only, No Load (VOUT = VSET*1.05)		40		μА
Supply Current, Shutdown	Regulator Disabled		0.1	1	μΑ
Output Voltage Accuracy – PWM	Default output voltage, I _{OUT} = 1A	-1%	V_{NOM}	1%	V
Output Voltage Accuracy - PFM	Default output voltage, I _{OUT} = 1mA, Average Ripple Voltage	-1%	V _{NOM}	1%	V
Line Regulation	Default output voltage, $V_{\text{IN_B3}}$ = 3.3V to 5.5V, PWM mode		0.02		%/V
Load Regulation	Default output voltage, PWM Mode		0.04		%/A
Power Good Threshold	V _{OUT_B3} Rising	92	93	94	%V _{пом}
Power Good Hysteresis	V _{OUT_B3} Falling		3		%V _{NOM}
Overvoltage Fault Threshold	V _{OUT_B3} Rising	107.5	110	112.5	%V _{NOM}
Overvoltage Fault Hysteresis	V _{OUT_B3} Falling		3		%V _{NOM}
Switching Frequency	$V_{OUT_B3} \ge 20\%$ of V_{NOM}	2.15	2.25	2.36	MHz
Soft-Start Period – Programmable Range	Configurable in 50us Steps 10% to 90% V _{NOM}	150		485	μs
Soft-Start Period	Variation from set point	-25		+25	%
Internal High Side Peak Current Limit (Cycle-by-Cycle) ILIMSET	B3_ILIMSET=00 B3_ILIMSET=01 B3_ILIMSET=10 B3_ILIMSET=11		4.0 4.0 3.0 2.0		А
Internal High Side Peak Current	At default ILIMSET	-10%	ILIMSET	+10%	
Limit (Cycle-by-Cycle) Tolerance	At other set points	-15%	ILIMSET	+15%	
Internal High Side Peak Current Limit, Shutdown Level	Above ILIMSET = all settings	+15%	+22.5%	+30%	
Internal High Side Peak Current Limit, IRQ Triggered Level	Below ILIMSET = all settings	-17.5%	-25%	-32.5%	
Internal High Side Peak Current Limit IRQ Signal Deglitch Time	16 consecutive clocks at 2.25MHz	6.78	7.11	7.44	μs
PMOS On-Resistance	Isw = -500mA, VIN_B3 = 3.3V		0.08		Ω
NMOS On-Resistance	Isw = 500mA, VIN_B3 = 3.3V		0.05		Ω
SW Leakage Current – NMOS	V _{IN_B3} = 5.5V, V _{SW} = 5.5V			1	μΑ
SW Leakage Current – PMOS	V _{IN_B3} = 5.5V, V _{SW} = 0V			1	μΑ
Dynamic Voltage Scaling Rate	B3_SLEW=00 B3_SLEW=01		not allowed 14.0		mV/µs



ACT88430

Advanced PMU for Microcontrollers and Solid State Drive Applications

	B3_SLEW=10 B3_SLEW=11		3.50 0.88		
Switching Rise / Fall Times	V _{IN_B3} = 5V B3_DRVADJ=00 B3_DRVADJ=01 B3_DRVADJ=10 B3_DRVADJ=11		3 / 5.5 2.6 / 3.7 2.4 / 3.3 2.3 / 3.0		ns
Output Pull Down Resistance	Enabled when regulator disabled	6.25	9.40	20	Ohms



BUCK4 ELECTRICAL CHARACTERISTICS, REGULATORS:

(VIN_B4 = 3.3V, $T_A = 25$ °C, unless otherwise specified.)

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNIT
Operating Voltage Range		2.7		5.5	V
Output Voltage Range	Configurable in 12.5mV steps	0.8		4.0	V
Maximum Output Current		2			Α
Supply Current, Standby	Low Power Mode Enabled Regulator Only, No Load (VOUT = VSET*1.05)		40		μΑ
Supply Current, Shutdown	Regulator Disabled		0.1	1	μA
Output Voltage Accuracy – PWM	Default output voltage, I _{OUT} = 2A	-1%	V _{NOM}	1%	V
Output Voltage Accuracy - PFM	Default output voltage, I _{OUT} = 1mA, Average Ripple Voltage	-1%	V_{NOM}	1%	V
Line Regulation	Default output voltage, $V_{IN_B4} = 3.3V$ to 5.5V, PWM mode		0.02		%/V
Load Regulation	Default output voltage, PWM Mode		0.04		%/A
Power Good Threshold	V _{OUT_B4} Rising	94	95	96	%V _{NOM}
Power Good Hysteresis	VouT_B4 Falling		2		%V _{NOM}
Overvoltage Fault Threshold	Vout_B4 Rising	107.5	110	112.5	%V _{NOM}
Overvoltage Fault Hysteresis	V _{OUT_B4} Falling		3		%V _{NOM}
Switching Frequency	V _{OUT_B4} ≥ 20% of V _{NOM}	2.15	2.25	2.36	MHz
Soft-Start Period – Programmable Range	Configurable in 25us steps 10% to 90% V _{NOM}	25		204	μs
Soft-Start Period	Variation from set point	-25		+25	%
Internal High Side Peak Current Limit (Cycle-by-Cycle) ILIMSET	B4_ILIMSET=00 B4_ILIMSET=01 B4_ILIMSET=10 B4_ILIMSET=11		4.0 4.0 3.0 2.0		А
Internal High Side Peak Current	At default ILIMSET	-10%	ILIMSET	+10%	
Limit (Cycle-by-Cycle) Tolerance	At other set points	-15%	ILIMSET	+15%	
Internal High Side Peak Current Limit, Shutdown Level	Above ILIMSET = all settings	+15%	+22.5%	+30%	
nternal High Side Peak Current Limit, IRQ Triggered Level	Below ILIMSET = all settings	-17.5%	-25%	-32.5%	
Internal High Side Peak Current Limit IRQ Signal Deglitch Time	16 consecutive clocks at 2.25MHz	6.78	7.11	7.44	μs
PMOS On-Resistance	I _{SW} = -500mA, VIN_B4 = 3.3V		0.08		Ω
NMOS On-Resistance	Isw = 500mA, VIN_B4 = 3.3V		0.05		Ω
SW Leakage Current – NMOS	V _{IN_B4} = 5.5V, V _{SW} = 5.5V			1	μΑ
SW Leakage Current – PMOS	V _{IN_B4} = 5.5V, V _{SW} = 0V			1	μΑ
Dynamic Voltage Scaling Rate	B1_SLEW=00 B1_SLEW=01 B1_SLEW=10 B1_SLEW=11		not allowed 14.0 3.50 0.88		mV/μs



ACT88430

Advanced PMU for Microcontrollers and Solid State Drive Applications

Switching Rise / Fall Times	V _{IN_B4} = 5V B1_DRVADJ=00 B1_DRVADJ=01 B1_DRVADJ=10 B1_DRVADJ=11		3 / 5.5 2.6 / 3.7 2.4 / 3.3 2.3 / 3.0		ns
Output Pull Down Resistance	Enabled when regulator disabled	6.25	9.40	20	Ohms



LDO1 ELECTRICAL CHARACTERISTICS

(VIN_LDO1 = 3.3V, $T_A = 25$ °C, unless otherwise specified.)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Operating Voltage Range		2.4		5.5	V
Output Voltage Range	Configurable in 25mV steps	0.8		4	V
Outside Outside	V _{IN_LDO1} = 2.7V to 5.5V, LDO1_ILIM=11	0.75			А
Output Current	V _{IN_LDO1} = 2.4V to 2.7V, LDO1_ILIM=1X	0.4			Α
Output Voltage Accuracy	At default output voltage setting VIN_LDO1 - VLDO1_OUT > 0.4V	-1	V _{NOM}	1	%
Line Regulation	V _{IN_LDO1} - V _{LDO1_OUT} > 0.4V V _{IN_LDO1} = 2.7V to 5.5V I _{LDO1_OUT} = 1mA		0.005		% / V
Load Regulation	I _{LDO1_OUT} = 1mA to 750mA		0.15		% / A
Supply Current	Regulator Enabled No Load		25	42	
	Regulator Disabled		0	1	μΑ
Soft-Start Period	LDO1_SS=00 (Default) LDO1_SS=01 V _{LDO1_OUT} = 10% to 90% LDO1_SS=10 V _{LDO1_OUT} = 1.8V Setting LDO1_SS=11		226 323 440 570		μs
Power Good Threshold	V _{LDO1_OUT} Rising	92	93	94	%V _{NOM}
Power Good Hysteresis	V _{LDO1_OUT} Falling		3		%V _{NOM}
Overvoltage Fault Threshold	V _{LDO1_OUT} Rising	107.5	110	112.5	%V _{NOM}
Overvoltage Fault Hysteresis	V _{LDO1_ОUТ} Falling		3		%V _{NOM}
Discharge Resistance	Enabled when regulator disabled	10	25	75	Ω
	ILDO1_OUT = 200mA, VIN_LDO1 > 2.7V			200	mV
Dropout Voltage	I _{LDO1_OUT} = 400mA, LDO1_ILIM=1X			300	mV
	$I_{LDO1_OUT} = 750$ mA $V_{IN_LDO1} > 2.7$ V $LDO_ILIM=11$			400	mV
Output Current Limit	LDO1_ILIM=00 LDO1_ILIM=01 LDO1_ILIM=10 LDO1_ILIM=11	-15%	350 500 630 1000	+15%	mA
Startup Delay	Additional startup delay required before soft start ramp LDO1_SS=00	31	44	65	μs



LDO1 ELECTRICAL CHARACTERISTICS – LOAD SWITCH

(VIN_LDO1 = 3.3V, $T_A = 25$ °C, unless otherwise specified.)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Operating Voltage Range		2.7		5.5	V
PMOS On-Resistance	VINL1 = 2.7V, VOUT_L1_SET = 3V, I_Load = 200mA		180	220	mΩ
Output Current	V _{IN_LDO1} = 2.7V to 5.5V, LDO1_ILIM=11	0.75			Α
	Load Switch Enabled No Load		25	42	
Supply Current per Output	Load Switch Disabled		0	1	μA
Soft-Start Slew Rate			12		mV/μs
Output Current Limit	LDO1_ILIM=00 LDO1_ILIM=01 LDO1_ILIM=10 LDO1_ILIM=11	-15%	1415 1503 1626 1904	+15%	mA



LDO2 ELECTRICAL CHARACTERISTICS

(VIN_LDO23 = 3.3V, $T_A = 25$ °C, unless otherwise specified.)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Operating Voltage Range		1.62		5.5	V
Output Voltage Range	LDO2_RANGE=0 Configurable in 25mV steps	2.000		3.575	V
Output Voltage Kange	LDO2_RANGE=1 Configurable in 25mV steps	0.800		2.375	V
Output Current	V_{IN_LDO23} = 2.7V to 5.5V, LDO2_ILIM=1X	0.1			Α
Output Voltage Accuracy	At default output voltage setting VIN_LD023 - VLD02_OUT > 0.4V	-1	V _{SET}	1	%
Output Voltage Accuracy	At default output voltage setting VIN_LDO23 - VLDO2_OUT > 0.4V	-2	V _{SET}	2	%
Line Regulation	V_{IN_LDO23} - V_{LDO2_OUT} > 0.4V V_{IN_LDO23} = 2.7V to 5.5V I_{LDO2_OUT} = 1mA		0.007		%/V
Load Regulation	I _{LDO2_OUT} = 1mA to 100mA, LDO2_ILIM=1X		-1		%/A
Supply Current (each LDO output)	Regulator Enabled, No Load		15		μA
	Regulator Disabled		0	1	μA
Soft-Start Period	LDO2_SS=00 V _{LDO2_OUT} = 10% to 90% LDO2_SS=01 V _{LDO2_OUT} = 2.5V Setting LDO2_SS=10 LDO2_SS=11	60 90 135 180	130 133 170 220	255 255 255 270	μs
Power Good Threshold	V _{LDO2_OUT} Rising	92	93	94	%V _{NOM}
Power Good Hysteresis	VLD02_OUT Falling		3		%V _{NOM}
Overvoltage Fault Threshold	V _{LDO2_OUT} Rising	107.5	110	112.5	%V _{NOM}
Overvoltage Fault Hysteresis	VLD02_OUT Falling		3		%V _{NOM}
Dropout	ILDO2_OUT = 150mA V _{IN_LDO23} > 2.7V LDO2_ILIM=11			200	mV
Discharge Resistance	Enabled when regulator disabled	20	50	125	Ω
Output Current Limit	LDO2_ILIM=00 LDO2_ILIM=01 LDO2_ILIM=10 LDO2_ILIM=11	-35%	110 150 210 315	+35%	mA
Startup Delay	Additional startup delay required before soft start ramp LDO2_SS=01	20	36	55	μs



LDO3 ELECTRICAL CHARACTERISTICS

(VIN_LDO23 = 3.3V, $T_A = 25$ °C, unless otherwise specified.)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Operating Voltage Range		1.62	2.7	5.5	V
Output Voltage Range	LDO3_RANGE = 0 Configurable in 25mV steps	2.0		3.575	V
Output Voltage Kange	LDO3_RANGE = 1 Configurable in 25mV steps	0.8		2.375	V
Output Current	V _{IN_LDO23} = 1.8V to 5.5V, LDO3_ILIM = 11	160			mA
Output Voltage Accuracy	V _{IN_LDO23} - V _{LDO3_OUT} > 0.4V	-1	V_{NOM}	1	%
Line Regulation	VIN_LDO23 - VLDO3_OUT > 0.4V VIN_LDO23 = 2.7V to 5.5V ILDO3_OUT = 1mA		0.01		% / V
Load Regulation	ILDO3_OUT = 1mA to 100mA, LDO3_ILIM = 1X		-1.8		% / A
Power Supply Rejection Ratio		S	See Graph	ıs	dB
Oursels Ourseld (see b. 1.00 seets of)	Regulator Enabled No Load		15		μA
Supply Current (each LDO output)	Regulator Disabled		0	1	μA
Soft-Start Period	LDO3_SS = 00 V _{OUT} = EN to POK LDO3_SS = 01 V _{OUT} = 0.9V Setting LDO3_SS = 10 LDO3_SS = 11	15 40 60 80	36 64 96 126	60 90 140 180	μs
Power Good Threshold	VLDO3_OUT Rising	92	93	94	%V _{NOM}
Power Good Hysteresis	V _{LDO3_OUT} Falling		3		%V _{NOM}
Overvoltage Fault Threshold	V _{LDO3_OUT} Rising	107.5	110	112.5	%V _{NOM}
Overvoltage Fault Hysteresis	VLDO3_OUT Falling		3		%V _{NOM}
Discharge Resistance	Enabled when regulator disabled	20	50	125	Ω
Dropout Voltage	ILDO3_OUT = 150mA V _{IN_LDO3} > 1.8V LDO3_ILIM = 11			500	mV
Output Current Limit	LDO3_ILIM=00 LDO3_ILIM=01 LDO3_ILIM=10 LDO3_ILIM=11	-35% -35% -35% -28.5%	130 183 255 390	+35%	mA
Startup Delay	Additional startup delay required before soft start ramp LDO3_SS = 01	8	16	25	μs





OVERALL SYSTEM TIMING REQUIREMENTS

(Full timing requirements to follow)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Regulator Programmable Startup Delay Timings between turn on events	ONDLY=000 ONDLY=001 ONDLY=010 ONDLY=011 ONDLY=100 ONDLY=101 ONDLY=110 ONDLY=111	32.6 101 196 291 386 481 576 671	41 113 213 313 413 513 613 713	88 165 270 375 480 585 690 795	μs
nRESET Delay Timing	nRESET_DLY=000 nRESET_DLY=001 nRESET_DLY=010 nRESET_DLY=011 nRESET_DLY=100 nRESET_DLY=101 nRESET_DLY=111	•	199 313 427 540 654 768 57 996		μs
nRESET_AUX1 Delay Timing	nRESET_AUX1_DLY=000 nRESET_AUX1_DLY=001 nRESET_AUX1_DLY=010 nRESET_AUX1_DLY=011 nRESET_AUX1_DLY=100 nRESET_AUX1_DLY=101 nRESET_AUX1_DLY=110 nRESET_AUX1_DLY=111		398 626 853 1081 1308 1536 1764 1991		
nRESET_AUX2 Delay Timing	nRESET_AUX2_DLY=000 nRESET_AUX2_DLY=001 nRESET_AUX2_DLY=010 nRESET_AUX2_DLY=011 nRESET_AUX2_DLY=100 nRESET_AUX2_DLY=101 nRESET_AUX2_DLY=110 nRESET_AUX2_DLY=111		199 313 427 540 654 78 882 57		μs
nRESET, nRESET_AUX2 Min Delay Timing ¹	Setting nRST_DLY=110 Setting nRESET_AUX2=111	40		60	μs
nRESET Max Delay Timing ¹	Setting nRST_DLY=111	920	996	1080	μs
nRESET_AUX1 Max Delay Timing ¹	Setting nRESET_AUX1_DLY=110	823	882	942	μs



I²C INTERFACE ELECTRICAL CHARACTERISTICS

 $(V_{IO_IN} = 1.8V, T_A = 25$ °C, unless otherwise specified.)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SCL, SDA Input Low	V _{IO_IN} = 1.8V			0.4	V
SCL, SDA Input High	V _{IO_IN} = 1.8V	1.25			V
SCL, SDA Input Low	V _{IO_IN} = 3.3V			1.0	V
SCL, SDA Input High	V _{IO_IN} = 3.3V	2.3			V
SDA Leakage Current	SDA = 5V			1	μΑ
SDA Output Low	I _{OL} = 5mA			0.35	V
SCL Clock Frequency, f _{SCL}		0		1000	kHz
SCL Low Period, t _{LOW}		0.5			μs
SCL High Period, thigh		0.26			μs
SDA Data Setup Time, tsu		50			ns
SDA Data Hold Time, thD	(Note1)	0			ns
Start Setup Time, tst	For Start Condition	260			ns
Stop Setup Time, t _{SP}	For Stop Condition	260			ns
Capacitance on SCL or SDA Pin				10	pF
SDA Fall Time SDA, Tof	Device requirement			120	ns
Pulse Width of spikes must be suppressed on SCL and SDA		0		50	ns

Note1: Comply to I²C timings for 1MHz operation - "Fast Mode Plus".

Note2: No internal timeout for I^2C operations, however, I^2C communication state machine will be reset when entering RESET, IDLE, OVUVFLT, and THERMAL states to clear any transactions that may have been occurring when entering the above states.

Note3: This is an I²C system specification only. Rise and fall time of SCL & SDA not controlled by the device.

Note4: Device Address is 7'h5A




Figure 3: I²C Data Transfer



SYSTEM CONTROL INFORMATION

General

The ACT88430 is a single-chip integrated power management solution designed to power many processors. It integrates four highly efficient buck regulators, three LDOs, and an integrated load bypass switch. Its high integration and high switching frequency result in an extremely small footprint and lost power solution. It contains a master controller that manages startup sequencing, timing, voltages, slew rates, sleep states, and fault conditions. I²C configurability allows system level changes without the need for costly PCB changes. The built-in load bypass switch enables full sequencing configurability in 3.3V systems.

The ACT88430 master controller monitors all outputs and reports faults via I²C and hardwired status signals. Faults can masked and fault levels and responses are configurable via I²C.

Many of the ACT88430 pins and functions are configurable. The IC's default functionality is defined by the default CMI (Code Matrix Index), but much of this functionality can be changed via I²C. The first part of the datasheet describes basic IC functionality and default pin functions. The end of the datasheet provides the configuration and functionality specific to each CMI version. Contact Qorvo for additional information about other configurations.

I²C Serial Interface

To ensure compatibility with a wide range of systems, the ACT88430 uses standard I²C commands. The ACT88430 always operates as a slave device, and is addressed using a 7-bit slave address followed by an eighth bit, which indicates whether the transaction is a read-operation or a write-operation. As an example, the 7-bit slave address 0x5Ah follows the format 1011010x where "x" is a 0 for write operation and 1 for a read operation. This results in 0xB4h for write operations and 0xB5h for read operations. Refer to each specific CMI for the IC's slave address

There is no timeout function in the I²C packet processing state machine, however, any time the I²C state machine receives a start bit command, it immediately resets the packet processing, even if it is in the middle of a valid packet.

The ACT88430 holds the I²C state machine in reset during the RESET, Idle, OVUVFLT, and THERMAL states to avoid a corruption of registers when the voltage regulators are out of spec.

 I^2C commands are communicated using the SCL and SDA pins. SCL is the I^2C serial clock input. SDA is the

data input and output. SDA is open drain and must have a pullup resistor. Signals on these pins must meet timing requirements in the Electrical Characteristics Table.

Table 1: ACT88430 I²C Addresses

7-Bit Slave Address		8-Bit Write Address	8-Bit Read Address
0x53h	101 0011b	0xA6h	0xA7h
0x55h	101 0101b	0xAAh	0xABh
0x5Ah	101 1010b	0xB4h	0xB5h
0x5Bh	101 1011b	0xB6h	0xB7h

I²C Registers

The ACT88430 has an array of internal registers that contain the IC's basic instructions for setting up the IC configuration, output voltages, switching frequency, fault thresholds, fault masks, etc. These registers give the IC its operating flexibility. The two types of registers are described below.

Basic Volatile – These are R/W (Read and Write) and RO (Read only). After the IC is powered, the user can modify the R/W register values to change IC functionality. Changes in functionality include things like masking certain faults. The RO registers communicate IC status such as fault conditions. Any changes to these registers are lost when power is recycled. The default values are fixed and cannot be changed by the factory or the end user.

Basic Non-Volatile – These are R/W and RO. After the IC is powered, the user can modify the R/W register values to change IC functionality. Changes in functionality include things like output voltage settings, startup delay time, and current limit thresholds. Any changes to these registers are lost when power is recycled. The default values can be modified at the factory to optimize IC functionality for specific applications. Please consult Qorvo for custom options and minimum order quantities.

When modifying only certain bits within a register, take care to not inadvertently change other bits. Inadvertently changing register contents can lead to unexpected device behavior.

State Machine

The ACT88430 contains an internal state machine with five internal states.

RESET State

In the RESET, or "cold" state, the ACT88430 is waiting for the input voltage on VIN to be within a valid range defined by I²C bits POK_OV_SET and POK_UV_SET. All regulators are off in RESET. nRESET, nRESET_AUX1, and nRESET_AUX2 are asserted low.



All volatile registers are reset to defaults and Non-Volatile registers are reset to programmed defaults. The IC transitions from RESET to ACTIVE when the input voltage enters the valid range. The IC transitions from any other state to RESET if the input voltage drops below the UVLO threshold voltage.

ACTIVE State

The ACTIVE state is the normal operating state when the input voltage is within the allowable range, all outputs are turned on, and no faults are present. When entering the ACTIVE state from the RESET state, all regulators are powered on following their programmed power up sequence. The regulators are not sequenced when entering ACTIVE from SLEEP.

SLEEP State

The SLEEP state is a low power mode for the operating system. Each output can be programmed to be on or off in the SLEEP state. The outputs do not follow any sequencing when turning on or off as they enter or exit the SLEEP state. They do turn on with their programmed softstart time. Buck1/2/3/4 can be programmed to regulate to their VSET0 voltage, VSET1 voltage, or be turned off in the SLEEP state. LDO1/2/3 can be programmed to regulate to their VSET0 voltage or can be programmed to be turned off. Note that LDO1/2/3 do not have a VSET1 voltage.

The IC can enter SLEEP via a hardware input pin or an I²C command. The hardware input is typically the PWREN pin, but this can be reconfigured to other pins. To enable SLEEP via I²C, program the following:

Set register 0x08h bit1 (PWR_DN_MODE) = 1

Set register 0x00h bit0 (PWR_DN_EN) = 1

To enter SLEEP, program register 0x01h bit1 (SLP_ENTR) = 1.

I²C is disabled in SLEEP mode, to the only way to exit SLEEP mode is to toggle the PWREN pin.

THERMAL State

In the THERMAL state the chip has exceeded the thermal shutdown temperature. To protect the device, all the regulators are shut down and all three nRESETx pins are asserted low. This state can be disabled by setting register 0x0Ah bit4 (TSD_nMASK) = 0. Note that thermal shutdown fault flag, TSD_SHUTDWN, still provides the thermal status even TSD_nMASK = 0.

OVUVFLT State

In the OVUVFLT state one of the regulators has exceed an OV level at any time or UV level after the soft start ramp has completed. All regulators shutdown and all three nRESETx outputs are asserted low when the IC enters OVUVFLT state. The OVUVFLT state is timed to retry after 100ms and enter the ACTIVE state. If the OV or UV condition still exists in the ACTIVE state the IC returns back to the OVUVFLT state. The cycle continues until the OV or UV fault is removed or the input power is removed. This state can be disabled by setting the OV_nMASK or UV_nMASK non-volatile bits low. The IC does not directly enter OVUVFLT in an overcurrent condition, but does enter this state due to the resulting UV condition.




Figure 4. State Machine

Sequencing

The ACT88430 provides the end user with extremely versatile sequencing capability that can be optimized for many different applications. Each of the seven outputs has four basic sequencing parameters: input trigger, turn-on delay, softstart time, and output voltage. Each of these parameters is controlled via the ICs internal registers. Contact Qorvo for custom sequencing configurations. Refer to the Qorvo Application Note describing the Register Map for full details on I²C functionality and programming ranges.

Input trigger. The input trigger for a regulator is the event that turns that regulator on. Each output can have a separate input trigger. The input trigger can be the internal power ok (POK) signal from one of the other regulators, the internal VIN POK signal, or an external signal applied to an input pin such as EXT_PG or GPIO. This flexibility allows a wide range of sequencing possibilities, including have some of the outputs be sequenced with another external power supply or a control signal from the host. As an example, if the LDO1 input trigger is Buck1, LDO1 will not turn on until Buck1



is in regulation. Input triggers are defined at the factory and can only be changed with a custom CMI configuration. The nRESETx, POK, PG, and EXT_EN outputs can be connected to a power supply's internal POK signal and used to trigger external supplies in the overall sequencing scheme.

Turn-on Delay. The turn-on delay is the time between an input trigger going active and the output starting to turn on. Each output's turn-on delay is configured via its I²C bit ONDLY. Turn-on delays can be changed after the IC is powered on, but they are volatile and reset to the factory defaults when power is recycled.

Softstart Time. The softstart time is the time it takes an output to ramp from 0V to its programmed voltage. Each output's softstart time is configured via its I²C bit SS_RAMP. Softstart times can be changed after the IC is powered on, but they are volatile and reset to the factory defaults when power is recycled.

Output Voltage. The output voltage is each regulator's desired voltage. Each buck's output voltage is programmed via its I²C bits Bx_VSET0 and Bx_VSET1. The output regulates to Bx_VSET0 in ACTIVE mode. They can be programmed to regulate to Bx_VSET1 in DVS mode or SLEEP mode. Each output's voltage can be changed after the IC is powered on, but the new setting is volatile and is reset to the factory defaults when power is recycled. Output voltages can be changed on the fly. If a large output voltage change is required, it is best to make multiple smaller changes. This prevents the IC from detecting an instantaneous over or under voltage condition because the fault threshold are immediately changed, but the output takes time to respond.

Dynamic Voltage Scaling

On-the-fly dynamic voltage scaling (DVS) for the four buck converters is available via the I2C interface. This allows systems to save power by quickly adjusting the microprocessor performance level when the workload changes. Note that DVS is not a different operating state. The IC operates in the ACTIVE state, but just regulates the outputs to a different voltage. For fault free operation, the user must ensure output load conditions plus the current required to charge the output capacitance during a DVS rising voltage condition does not exceed the current limit setting of the regulator. As with any power supply, changing an output voltage too fast can require a current higher than the current limit setting. The user must ensure that the voltage step, slew rate, and load current conditions do not result in an instantaneous loading that results in a current limit condition.

Enter DVS by programming register 0x00h bit1 (DVS_EN) = 1 and then pulling the EXT_PG pin high.

Note that some CMI configurations may not require DVS EN = 1 and may use different input pins.

Input Voltage Operating Range

The ACT88430 operates from VIN=2.7V to 5.5V. This operating range can be tailored for this full range, a 3.3V input range, or a 5V input range. The full range is suitable for battery inputs like a Li-Ion battery where the input voltage has large variations. I²C registers VIN-FULL_RANGE and VIN_LVL set the input voltage UVLO and OV thresholds to be compatible with these operating ranges. Note that VIN_FULL_RANGE register is set at the factory and cannot be changed. Table 2 shows how to configure the registers to set each input voltage range setting. See the EC table for details on

Table 2: ACT88430 Input Voltage Range Settings

	VIN_FULL_RANGE	VIN_LVL
3.3V Input Range	0	0
5V Input Range	0	1
Wide Input Range	1	Х

Fault Protection

The ACT88430 contains several levels of fault protection, including the following:

Input Voltage UVLO

Input Voltage OV

Output Overvoltage

Output Undervoltage

Output Current Limit

Thermal Warning

Thermal Shutdown

There are three types of I²C register bits associated with each fault condition: fault flag bits, fault bits, and mask bits. The fault flag bits display the real-time fault status. Their status is valid regardless of whether or not that fault is masked. The mask bits either block or allow the fault to affect the fault bit. Each potential fault condition can be masked via I²C if desired. Any unmasked fault condition results in the fault bit going high, which asserts the IRQ pin. IRQ is typically active low. The IRQ pin only de-asserts after the fault condition is no longer present and the corresponding fault bit is read via I²C. Note that masked faults can still be read in the fault flag bit. Refer to Qorvo Application Note describing the Register Map for full details on I²C functionality and programming ranges

Input Voltage UVLO

The ACT88430 monitors its input voltage at the VIN pin for a UVLO condition. When the input voltage is below



the UVLO threshold, the IC is turned off and nRESET is held low. When the input voltage goes above UVLO, the IC transitions to the ACTIVE state and starts up normally. The UVLO thresholds are determined by the operating range that is programmed by the VIN_FULL_RANGE and VIN_LVO registers. See Table 2 for these settings.

Input Voltage OV

The ACT88430 monitors its input voltage at the VIN pin for an OV condition. When the input voltage is above the OV threshold, the IC outputs turn off and nRESET asserts low. When the input voltage goes below OV, the IC transitions back to the ACTIVE state and starts up normally. The OV thresholds are determined by the operating range that is programmed by the VIN_FULL_RANGE and VIN_LVO registers. See Table 2 for these settings.

Output Under/Over Voltage

The ACT88430 monitors the output voltages for under voltage and over voltage conditions. If one output enters an UV/OV fault condition, the IC shuts down all outputs for 100ms and restarts with the programmed power up sequence. If an output is in current limit, it is possible that its voltage can drop below the UV threshold which also shuts down all outputs. If that behavior is not desired, mask the appropriate fault bit. Each output still provides its real-time UV/OV fault status via its fault flag, even if the fault is masked. Masking an OV/UV fault just prevents the fault from being reported via the IRQ pin. A UV/OV fault condition pulls the nRESETx pins low. Note that nRESETx pins are configurable via CMI settings.

Output Current Limit

The ACT88430 incorporates a three level overcurrent protection scheme for the buck converters and a single level scheme for the LDOs. For the buck converters, the overcurrent current threshold refers to the peak switch current. The first protection level is when a buck converter's peak switch current reaches 80% of the Cycle-by-Cycle current limit threshold for greater than 16 switching cycles. Under this condition, the IC reports the fault via the appropriate fault flag bit. If the fault is unmasked, it asserts the IRQ pin. This may or may not turn off that output or other outputs depending on the specific CMI. The next level is when the current increases to the Cycle-by-Cycle threshold. The buck converter limits the peak switch current in each switching cycle. This reduces the effective duty cycle and causes the output voltage to drop, potentially creating an undervoltage condition. When the overcurrent condition results in an UV condition, and UV is not masked, the IC turns off all supplies off for 100ms and restarts. The third level is when the peak switch current reaches 120% of the Cycle-by-Cycle current limit threshold. This immediately shuts down the regulator and waits 14ms before restarting.

For LDOs, the overcurrent thresholds are set by each LDO's Output Current Limit setting. When the output current reaches the Current Limit threshold, the LDO limits the output current. This reduces the output voltage, creating an undervoltage condition, causing all supplies to turn off for 100ms before restarting.

The overcurrent fault limits for each output are adjustable via I²C. Overcurrent fault reporting can be masked via I²C, but the overcurrent limits are always active and will shut down the IC when exceeded.

Thermal Warning and Thermal Shutdown

The ACT88430 monitors its internal die temperature and reports a warning via IRQ when the temperature rises above the Thermal Interrupt Threshold of typically 135 deg C. It reports a fault when the temperature rises above the Thermal Shutdown Temperature of typically 165 deg C. A temperature fault shuts down all outputs unless the fault is masked. Both the fault and the warning can be masked via I²C. The temperature warning and fault flags still provide real-time status even if the faults are masked. Masking just prevents the faults from being reported via the IRQ pin.

Pin Descriptions

The ACT88430 input and output pins are configurable via CMI configurations. The following descriptions are refer to the most common pin functions. Refer to the CMI Options section in the back of the datasheet for specific pin functionality for each CMI.

PWREN

The PWREN pin controls the IC's SLEEP state. When I²C bit PWREN_MODE = 0, the PWREN pin moves the IC between the SLEEP and ACTIVE states.

PWREN must be enabled via the PWRDN_EN I²C bit after power up. PWREN is ignored if the PWRDN_EN bit is low. The PWREN polarity is controlled by the PWREN_POL I²C bit. PWREN is active low when PWREN_POL is high, and active high when PWREN_POL is low. The host processor can read the PWREN status via I²C in the PWREN_STAT I²C bit.

PWREN is referenced to the VIO_IN pin, and is 5.5V tolerant meaning that PWREN can go to 5.5V even if VIO_IN is less than 5.5V. PWREN has a 10us bidirectional filter to prevent noise from triggering unwanted operation.

EXT_PG

The EXT_PG pin is a dual-purpose input. Note that EXT_PG can only be configured as an input. It functions



as either a power good input from an external supply or a dynamic voltage scaling control input. Configure EXT_PG as a power good input by setting I²C bit DVS_EN = 0. When configured as a power good input, EXT_PG can be used as an input to the nRESETx pins. EXT_PG polarity is controlled by the EXT_PG_POL bit. EXT_PG is active high when EXT_PG_POL = 0 and active low when EXT_PG_POL = 1.

Configure EXT_PG as a dynamic voltage scaling (DVS) control input by setting I²C bit DVS_EN = 1. When EXT_PG is de-asserted, all buck regulators regulate to their VSET0 voltage. When EXT_PG is asserted, the buck regulators regulate to their VSET1 voltage. Note that EXT_PG input is only valid for DVS toggling when the IC is in the ACTIVE state of operation. I²C bit EXT_PG_POL has no effect in DVS Mode.

EXT_PG is referenced to the VIN pin, and should not be pulled above VIN. The EXT_PG input has a 10us bidirectional filter to prevent noise from triggering unwanted operation.

VIO IN

VIO_IN is the input bias supply for the IC. Apply an input voltage between 1.62V and 5.5V. Bypass to AGND with a high quality, 1uF ceramic capacitor.

MODE

Setting MODE = 0 configures Buck1 as a standard integrated buck regulator. Setting MODE = 1 configures Buck1 as an integrated bypass switch. Buck1 can only operate as a bypass switch when VIN=3.3V. In bypass mode, the Buck1 P-ch power FET is used to sequence the 3.3V supply to the downstream load. This provides full sequencing flexibility for 3.3V systems by allowing the 3.3V input to be used as the input supply for the other regulators but still be sequenced in any order for the downstream loads. Bypass mode is only valid for a 3.3V input voltage. The MODE pin must be tied directly to VIN or AGND. I²C bit MODE_STAT shows the status of the MODE pin when it was read at startup.

GPIO

The GPIO pin can be configured as a digital input or an open drain output. It has multiple uses, including a sequencing input, sequencing output, status output, or control input to toggle a supply's output voltage. Set I²C bit GPIO_OUT = 0 to configure GPIO as an input. When using GPIO as an output, GPIO_OUT = 0 configures it as an open drain output, and GPIO_OUT = 1 configures it as a logic low output. When used as either an input or an output, I²C bit GPIO_STAT always provides the real-time status of the GPIO pin. GPIO_STAT = 0 when GPIO pin is a logic 0. GPIO_STAT = 1 when GPIO pin is a logic 1.

GPIO pin is referenced to the VIN pin, and is 5.5V tolerant meaning that GPIO can go to 5.5V even if VIN is less than 5.5V.

IRQ

The IRQ pin is an output that issues an interrupt to the host CPU/Controller when an ACT88430 fault or warning condition occurs.

IRQ is triggered by:

Die temperature exceeding Thermal Interrupt Threshold of 135C.

Any buck regulator reaching peak current limit, ILIMSET, for 16 cycles after softstart.

Any LDO regulator reaching current limit, LDOx_ILIM, for more than 16us after softstart.

BUCK1 PMOS switch exceeding Current Detection threshold 75% of ILIMSET when system is configured in bypass mode.

IRQ is masked by the I²C register 0x00h bit2 (IRQ_nMASK) by default to mask all IRQ conditions. To enable IRQ functionality, set IRQ_nMASK = 1. IRQ is an active-low open drain 5.5V compatible output.

POK

POK indicates that the voltage on the VIN pin is inside the POK UV and OV Interrupt Thresholds. If the VIN voltage is above or below these values, POK pulls low to interrupt the host CPU/Controller. POK is masked by the I²C bit POK_nMASK by default. To enable POK functionality, set I²C bit POK_nMASK = 1. I²C bits POK_OV and POK_UV provide real-time UV and OV status, even when POK is masked. The POK UV and OV threshold are configurable via the I²C bits POK_UV_SET and POK_OV_SET.

POK is an open drain output and is 5.5V tolerant meaning that POK can be pulled up to 5.5V even if VIO IN is less than 5.5V.

nRESET_AUX1 and nRESET_AUX2

nRESET_AUX1 and nRESET_AUX2 pins can be used to signal that the IC is in the SLEEP state or that the input voltage is above or below the UV or OV threshold. They can also be tied to one or a combination of the power supply's internal POK signals. When asserted by the internal POK signals they immediately assert. They follow a programmed delay when de-asserted. The nRESET_AUX1 delay time is controlled by the I²C bits RST_AUX1_DLY[2:0], which programs the delay between 400us and 2mS in 227us steps. The nRESET_AUX2 delay time is controlled by the I²C bits RST_AUX2_DLY[2:0], which programs the delay between 200us and 1ms in 114us steps. These pins can



also be used as inputs to control different power rail enable signals. They are configurable, so refer to the back of the datasheet for their specific functionality for each CMI. Contact the factory for available options. They are open drain outputs and are 5.5V tolerant meaning that they can be pulled up to 5.5V even if VIO IN is less than 5.5V.

nRESET

nRESET issues the main reset to the CPU/controller. nRESET is immediately asserted low when either the VIN voltage is above or below the UV or OV thresholds or any valid output supply voltage is below its Power Good (POK) threshold. After startup, nRESET de-asserts after a programmable delay time after all outputs are above their respective UVLO thresholds. The nRESET delay time is controlled by the I²C bits nRST_DLY[2:0], which programs the delay between 200us and 1ms in 114us steps. nRESET is configurable, so refer to the CMI Options section in the back of the datasheet for its specific functionality for each CMI. nRESET is an open drain output and is 5.5V tolerant meaning that nRESET can be pulled up to 5.5V even if VIO_IN is less than 5.5V.

EXT_EN

EXT_EN is used to control an external regulator or to provide a control signal to other system components. When the MODE pin = 0 to configure Buck1 as a standard power supply, EXT_EN is the output of the ACT88430's internal BUCK1 enable signal. When the MODE pin = 1 to configure Buck1 as a bypass switch, EXT_EN is the output of the bypass switch enable signal.

The I²C bit EXT_EN_POL controls the EXT_EN polarity. EXT_EN is active high when EXT_EN_POL is low and EXT_EN is active low when EXT_EN_POL is high. EXT_EN is a push-pull CMOS output using VIO_IN supply. Note that the EXT_EN output is enabled and valid in all modes of operation. EXT_EN is configurable, so refer to the CMI Options section in the back of the datasheet for its specific functionality for each CMI.

EXT_EN is referenced to the VIO_IN pin. It should not be pulled higher than VIO_IN.

PG

The PG pin shows the status of a regulator's Power Good / UV comparator. When the regulator is below the Power Good threshold, the PG pin is pulled low. When above the threshold, the PG pin is open drain. The PG functionality is enabled by default, but can be disabled by I²C. PG can be disabled by using the appropriate regulator's UV_FLTMSK bit. Table 3 shows the possible regulators that can drive the PG pin.

Table 3: ACT88430 PG Input Choices

Allowable PG Inputs		
Buck1		
Buck2		
Buck3		
Buck4		
LDO1		
LDO2 AND Buck4		
LDO3		
LDO3 AND Buck4		

PG is configurable, so refer to the back of the datasheet for its specific functionality for each CMI. PG is an open drain output and is 5V tolerant meaning that PG can be pulled up to 5.5V even if VIO IN is less than 5.5V.

STEP-DOWN DC/DC CONVERTERS

General Description

The ACT88430 contains four fully integrated step-down converters. Buck1 is a 4A output, while Buck2, Buck3, and Buck4 are 2.5A outputs. All buck converters are fixed frequency, current-mode controlled, synchronous PWM converters that achieve peak efficiencies of up to 96.5%. The buck converters switch at 2.25MHz and are internally compensated, requiring only three small external components (Cin, Cout, and L) for operation. They ship with default output voltages that can be modified via the I²C interface for systems that require advanced power management functions.

Each buck converter has a dedicated input pin and power ground pin. Each buck converter should have a dedicated input capacitor that is optimally placed to minimize the power routing loops for each buck converter. Note that even though each buck converter has separate inputs, all buck converter inputs must be connected to the same voltage potential.

Buck1 is configurable as a bypass switch for systems with a 3.3V bus voltage. The bypass switch provides full sequencing capability by allowing the 3.3V bus to be used as the input to the other supplies and still be properly sequenced to the downstream load.

Tie MODE to AGND to configure Buck1 for a switching power supply. Tie MODE to VIN to configure Buck1 as a bypass switch. MODE is only sampled when VIN reaches its UVLO threshold. Changing the MODE pin after startup has no effect. When Buck1 is configured as a power supply, EXT_EN is a direct output of the ACT88430 Buck1 enable signal. When Buck1 is configured as a bypass switch, EXT_EN is a direct output of the bypass switch enable signal.



The ACT88430 buck regulators are highly configurable and can be quickly and easily reconfigured via I²C. This allows them to support changes in hardware requirements without the need for PCB changes. Examples of I²C functionality are given below:

Real-time power good, OV, and current limit status

Ability to mask individual faults

Dynamically change output voltage

On/Off control

Softstart ramp

Slew rate control

Switching delay and phase control

Low power mode

Overcurrent thresholds

Refer to the Qorvo Application Note describing the Register Map for full details on I²C functionality and programming ranges.

Operating Mode

The buck converters operate in fixed-frequency PWM mode at medium to heavy loads. They transition to a proprietary power-saving low power mode at light loads to save power. Power-save mode reduces conduction losses by preventing the inductor current from going negative.

To further optimize efficiency and reduce power losses at extremely light loads, an additional lower power mode, LPM, is available. LPM minimizes quiescent current in between switching cycles. This reduces input current by approximately 200µA in LPM mode. Light load output voltage ripple increases from approximately 5mV to 10mV when in LPM mode. Light load voltage droop when going from light load to heavier loads is only increased by 2-3mV when in LPM mode. LPM allows the customer to test the IC in their use case and optimize the balance between power consumption, voltage ripple, and transient response in their system. Each buck converter's LPM is enabled when I²C bits DISLPM = 0 and LP_MODE = 1.

Synchronous Rectification

Buck1/2/3/4 each feature integrated synchronous rectifiers (or LS FETs) to maximize efficiency and minimize the total solution size and cost by eliminating the need for external rectifiers.

Enable / Disable Control

When power is applied to the IC, all converters automatically turn on according to a pre-programmed sequence. Once in normal operation (ACTIVE state),

each converter can be independently disabled via I²C. Each CMI version requires a different set of command to disable a converter, so contact the factory for specific instructions if needed. Each converter contains an optional integrated discharge resistor that actively discharges the output capacitor when the regulator is disabled. The discharge function is enabled via the I²C bit Bx DisPulldown.

Soft-Start

Each buck regulator contains a softstart circuit that limits the rate of change of the output voltage, minimizing input inrush current and ensuring that the outputs power up monotonically. This circuitry is effective any time the regulator is enabled, as well as after responding to a short circuit or other fault condition. Buck1/2/3 softstart time is adjustable between 150µs to 485µs via their I²C SS_RAMP registers. Buck4 softstart time is adjustable between 25µs to 204µs via I²C SS_RAMP register. Table 4 summarizes the softstart settings.

Table 4: Buck Softstart Time (0.8V Reference)

SS_RAMP	Buck1/2/3 Softstart (µs)	Buck4 Softstart (µs)
000	150	25
001	200	51
010	250	76
011	300	102
100	350	127
101	395	153
110	440	178
111	485	204

Note that when an output's reference voltage is changed to 0.6V, the softstart time changes to 75% of the time in Table 4.

Output Voltage Setting

Buck1/2/3/4 regulate to the voltage defined by I²C register VSET0 in normal operation and by VSET1 in DVS mode. Buck1/2/3/4 each have two programmable output voltage ranges, Output-Low Range and Output-High Range. Each buck converter's output range can be programmed independently of the others. Note that the output voltage range can NOT be changed while the output is enabled. Qorvo does not recommend changing the output voltage range from its default setting because its internal voltage reference is only trimmed to its default setting. The following table shows which I²C bits set the output ranges.

Table 5: Buck Output Voltage Programming Ranges



	Register	Bit	Setting	Range
Buck1	0x74h	SEL_REF0P 8_BUCK1	0	Output- Low
			1	Output- High
Buck2	0x72h	SEL_REF0P 8_BUCK2	0	Output- Low
			1	Output- High
Buck3	0x89h	SEL_REF0P 8_BUCK3	0	Output- Low
			1	Output- High
Buck4	n/a	n/a	n/a	Output- High

The programming range for Output-Low is 0.6V to 3.000V in 9.375mV steps.

 $V_{BUCKx} = 0.6V + VOUTx * 0.009375V$

Where VOUTx is the decimal equivalent of the value in each regulator's I²C VOUTx register. The VOUTx registers contain an unsigned 8-bit binary value. As an example, if Buck 1's VOUT0 register contains 10000000b (128 decimal), the output voltage is 1.8V.

The programming range for Output-High is 0.8V to 3.988V in 12.5mV steps.

 $V_{BUCKx} = 0.8V + VOUTx * 0.0125V$

Where VOUTx is the decimal equivalent of the value in each regulator's I²C VOUTx register. The VOUTx registers contain an unsigned 8-bit binary value. As an example, if Buck 1's VOUT0 register contains 01010000b (80 decimal), the output voltage is 1.8V.

Qorvo recommends that a buck converter's output voltage be kept within +/- 25% of the default output voltage to maintain accuracy. Voltage changes larger than +/- 25% may require different factory trim settings (new CMI) to maintain accuracy.

100% Duty Cycle Operation

The buck regulators are capable of operating at up to 100% duty cycle. During 100% duty cycle operation, the high-side power MOSFETs are held on continuously, providing a direct connection from the input to the output (through the inductor), ensuring the lowest possible dropout voltage in battery powered applications.

Dynamic Voltage Scaling

Each buck converter supports Dynamic Voltage Scaling (DVS). DVS allows the user to optimize the processor's energy to complete tasks by lowering the processor's operating frequency and input voltage when lower performance is acceptable. In normal operation, each output regulates to the voltage programmed in the I²C register Bx_VSET0. During DVS, each output regulates to Bx_VSET1. The output transitions from Bx_VSET0

to Bx_VSET1 at a rate determined by the output capacitance and the load current. The outputs transition between VSET1 and VSET0 by the rate determined by the I²C bits SLEW.

For fault free operation, the user must ensure output load conditions plus the current required to charge the output capacitance during a DVS rising voltage condition does not exceed the current limit setting of the regulator. As with any power supply, changing an output voltage too fast can require a current higher than the current limit setting. The user must ensure that the voltage step, slew rate, and load current conditions do not result in an instantaneous loading that results in a current limit condition.

Enter DVS by programming register 0x00h bit1 (DVS_EN) = 1 and then pulling the EXT_EN pin high. Note that some CMI configurations may not require DVS EN = 1 and may use different input pins.

Bx_VSET0 must be higher than Bx_VSET1. PWR_GOOD, OV, and ILIM are automatically masked during DVS transitions to avoid asserting nRESET.

Optimizing Noise

Each buck converter contains several features available via I²C to further optimize functionality. The top P-ch FET's turn-on timing can be shifted 100ns from the master clock edge via the PHASE_DELAY I²C bit. It can also be aligned to the rising or falling clock edge via the PHASE I²C bit. The internal FET rise and fall times can be optimized to minimize switching noise at the cost of lower efficiency via the DRVADJ I²C bit.

Overcurrent and Short Circuit Protection

Each buck converter provides overcurrent and short circuit protection. Overcurrent protection is achieved with cycle-by-cycle current limiting. The peak current threshold is set by the Bx_ILIM I²C bits. If the peak current reaches the programmed threshold for 16 consecutive switching cycles, the IC asserts IRQ low. A short circuit condition that results in the peak switch current being 122% of Bx_ILIMSET immediately shuts down all supplies, asserts IRQ low and restarts the system in 100ms. If a buck converter reaches overcurrent or short circuit protection, the status is reported in the ILIM_REG[x] I²C registers. The contents of these registers are latched until read via I²C. Overcurrent and short circuit conditions can be masked via the I²C bit Bx_ILIM_FLTMSK.

Compensation

The buck converters utilize current-mode control and a proprietary internal compensation scheme to simultaneously simplify external component selection



and optimize transient performance over their full operating range. No compensation design is required; simply follow a few simple guide lines described below when choosing external components.

Minimum On-Time

The ACT88430 minimum on-time is 120ns. If the calculated on-time is less than 120ns with 2.25MHz operation, then the user must configure the output to switch at 1.125MHz. Setting I^2C bits $Bx_HalfFreq = 0$ sets Fsw = 2.25MHz. Setting $Bx_HalfFreq = 1$ sets Fsw = 1.125MHz. The following equation calculates the on-time.

$$T_{ON} = \frac{V_{OUT}}{V_{IN} * F_{SW}}$$

Where V_{out} is the output voltage, V_{in} is the input voltage, and F_{SW} is the switching frequency.

BUCK1 Bypass Switch

The ACT88430 provides a bypass mode for 3.3V systems. This allows the 3.3V input voltage to power the ACT88430 regulators and also be sequenced to the downstream loads. In bypass mode, the Buck1 P-ch FET acts as a switch and the N-ch FET is disabled. The bypass switch turns on the 3.3V rail with the programmed delay and softstart time.

In bypass mode, the ACT88430 I²C registers are reconfigured to the following.

- B1_PWR_GOOD register bit reconfigured to the output of the Soft Start ramp. When soft start is complete, this bit goes high to allow the sequencing of the other regulators to continue. B1_PWR_GOOD no longer reports the Buck1 output voltage status. It stays high as long as the bypass switch is enabled.
- B1_ILIM bit is the output of the internal PMOS
 Current Detection circuit. This is set to 3A
 typical. If the bypass current exceeds the
 Internal PMOS Current Detection current,
 B1_ILIM triggers an IRQ output and gets
 latched in the ILIM_REG[0] if configured by the
 IRQ_nMASK. The B1_ILIM can also be masked
 with the B1_ILIM_FLTMSK register.

B1_UV register bit reconfigured to the output of the Internal PMOS Current Shutdown circuit. This is set to 6A typical. If the bypass switch current exceeds 6A, limits the current which triggers an under voltage fault condition and moves the IC into the OVUVFLT state. This immediately shuts down all regulators including the bypass switch. The system restarts in 100ms, following the programmed startup sequencing. This fault can be masked with I²C bit UV_nMASK. This fault is latched in

the UV_REG I²C bit. Shutdown due to overcurrent can also be masked via the I²C bit B1 PG FLTMSK.

B1_OV is disabled. There is no overvoltage detection circuitry on the output of the bypass switch.

Input Capacitor Selection

Each regulator requires a high quality, low-ESR, ceramic input capacitor. Note that even though each buck converter has separate input pins, all input pins must be connected to the same voltage potential. 10uF capacitors are typically suitable, but this value can be increased without limit. Smaller capacitor values can be used with lighter output loads. Choose the input capacitor value to keep the input voltage ripple less than 50mV.

$$V_{ripple} = Iout * \frac{Vout}{Vin} * \left(1 - \frac{Vout}{Vin}\right)$$

$$Fsw * Cin$$

Be sure to consider the capacitor's DC bias effects and maximum ripple current rating when using capacitors smaller than 0805.

A capacitor's actual capacitance is strongly affected by its DC bias characteristics. The input capacitor is typically an X5R, X7R, or similar dielectric. Use of Y5U, Z5U, or similar dielectrics is not recommended. Input capacitor placement is critical for proper operation. Each buck's input capacitor must be placed as close to the IC as possible. The traces from VIN_Bx to the capacitor and from the capacitor to PGNDx should as short and wide as possible.

Inductor Selection

The Buck converters utilize current-mode control and a proprietary internal compensation scheme to simultaneously simplify external component selection and optimize transient performance over their full operating range. The ACT88430 is optimized for operation with 1.0-1.5µH inductors. Choose an inductor with a low DC-resistance, and avoid inductor saturation by choosing inductors with DC ratings that exceed the maximum output current by at least 30%. The following equation calculates the inductor ripple current.

$$\Delta I_L = \frac{\left(1 - \frac{V_{OUT}}{V_{IN}}\right) * V_{OUT}}{F_{SW} * L}$$

Where V_{OUT} is the output voltage, V_{IN} is the input voltage, F_{SW} is the switching frequency, and L is the inductor value.

Output Capacitor Selection

The ACT88430 is designed to use small, low ESR, ceramic output capacitors. Buck1 typically requires a 44uF output capacitor while Buck2, Buck3, and Buck4



require a 22uF output capacitor each. In order to ensure stability, the actual Buck1 capacitance should be greater than 33uF while Buck2, Buck3, and Buck4 should be greater than 15uF. The output capacitance can be increased to reduce output voltage ripple and improve load transients if needed. Design for an output ripple voltage less than 1% of the output voltage. The following equation calculates the output voltage ripple as a function of output capacitance.

$$V_{RIPPLE} = \frac{\Delta I_L}{8 * F_{SW} * C_{OUT}}$$

Where ΔI_L is the inductor ripple current, F_{SW} is the switching frequency, and C_{OUT} is the output capacitance after taking DC bias into account.

Be sure to consider the capacitor's DC bias effects and maximum ripple current rating when using capacitors smaller than 0805.

A capacitor's actual capacitance is strongly affected by its DC bias characteristics. The output capacitor is typically an X5R, X7R, or similar dielectric. Use of Y5U, Z5U, or similar dielectrics are not recommended due to their wide variation in capacitance over temperature and voltage ranges.

LDO CONVERTERS

General Description

The ACT88430 contains three fully integrated low dropout linear regulators (LDO). LDO1 is an 800mA output, while LDO2 and LDO3 are 200mA outputs. The LDOs are require only two small external components (Cin, Cout) for operation. They ship with default output voltages that can be modified via the I²C interface for systems that require advanced power management functions.

LDO1 has a dedicated input pin. LDO2 and LDO3 share an input pin. The LDOs can operate from different input voltages than the buck converters. LDO1 and LDO2/3 can operate from different input voltage from each other.

LDO1 has the option to be operated as a standard LDO or as a load switch.

Enable / Disable Control

When power is applied to the IC, all LDOs automatically turn on according to a pre-programmed sequence. Once in normal operation (ACTIVE state), each converter can be independently disabled via I²C. Each CMI version requires a different set of command to disable a converter, so contact the factory for specific instructions if needed. Each converter contains an optional integrated discharge resistor that actively discharges the output capacitor when the regulator is

disabled. Each LDO's discharge function is enabled via its I²C bit DIS PULLDOWN.

Soft-Start

Each LDO contains a softstart circuit that limits the rate of change of the output voltage, minimizing input inrush current and ensuring that the outputs power up in a monotonically. This circuitry is effective any time the LDO is enabled, as well as after responding to a short circuit or other fault condition. Each LDO's softstart time is adjustable via its I²C bits SS RAMP.

LDO1 is adjustable between 226µs and 570µs, depending on output voltage.

LDO2 is adjustable between 130µs and 220µs, depending on output voltage

LDO3 is adjustable between 65μs and 130μs, depending on output voltage

Table 6 summarizes the LDO softstart programming ranges.

Table 6: LDO Softstart Ranges

LDOx Softstart Register	Set- ting	LDO1 softstart (us)	LDO2 softstart (us)	LDO3 softstart (us)
LDOx_SS	00	226	130	36
	01	323	133	64
	10	440	170	96
	11	570	220	126

Output Voltage Setting

LDO1/2/3 regulate to the voltage defined by I²C registers LDO VSET registers. Unlike the buck converters, the LDOs only have one VSET register. LDO2/3 each have two programmable output voltage ranges, Output-Low Range and Output-High Range. Each LDO's output range can be programmed independently of the others. Note that the output voltage range can NOT be changed while the output is enabled. Qorvo does not recommend changing the output voltage range from its default setting because its internal voltage reference is only trimmed to its default setting. The following table shows which I²C bits set the output ranges.

Table 7: LDO Output Voltage Programming Ranges

	Register	Bit	Setting	Range
LDO1	n/a	n/a	n/a	Output- High
LDO2	DO2 0x81h RANGE LDO2		1	Output- Low
LDO2	UXOIII	RANGE_LDO2	0	Output- High



LDO3	0v91h	DANCE I DOS	1	Output- Low
LDO3	003 0x81h RAN	RANGE_LDO3	0	Output- High

The programming range for Output-Low is 0.8V to 2.375V in 25mV steps.

 $V_{LDOx} = 0.8V + LDOxVSET * 0.025V$

Where LDOxVSET is the decimal equivalent of the value in each regulator's I²C LDOxVSET register. The LDOxVSET registers contain an unsigned 6-bit binary value. As an example, if LDO 1's LDOxVSET register contains 101000b (40 decimal), the output voltage is 1.8V.

The programming range for Output-High is 2.0V to 3.575V in 25mV steps.

 $V_{LDOx} = 2.0V + LDOxVSET * 0.025V$

Where LDOxVSET is the decimal equivalent of the value in each regulator's I²C LDOxVSET register. The LDOxVSET registers contain an unsigned 6-bit binary value. As an example, if LDO 1's LDOxVSET register contains 01010000b (52 decimal), the output voltage is 3.3V.

Qorvo recommends that an LDO's output voltage be kept within +/- 25% of the default output voltage to maintain accuracy. Voltage changes larger than +/- 25% may require different factory trim settings (new CMI) to maintain accuracy.

Overcurrent and Short Circuit Protection

Each LDO provides overcurrent and short circuit protection. The overcurrent threshold is set by the LDOx ILIM I2C bits. In both an overload and a short circuit condition, the LDO limits the output current which causes the output voltage to drop. This can result in an undervoltage fault in addition to the current limit fault. If an LDO reaches current limit protection, the status is reported in the ILIM_REG[x] I2C registers. The contents of these registers are latched until read via I2C. When the current limiting results in a drop in output voltage that triggers an undervoltage condition, the IC shuts down all power supplies, asserts IRQ low, and enters the UVLOFLT state. The IC restarts in 100ms and starts up with default sequencing. Overcurrent and short circuit conditions can be masked via the I2C bit LDOx ILIM FLTMSK.

Input Capacitor Selection

Each LDO requires a high quality, low-ESR, ceramic input capacitor. A 1uF is typically suitable, but this value can be increased without limit. The input capacitor is should be a X5R, X7R, or similar dielectric.

Output Capacitor Selection

Each LDO requires a high quality, low-ESR, ceramic output capacitor. A 1uF is typically suitable, but this value can be increased without limit. The input capacitor is should be a X5R, X7R, or similar dielectric.

LDO1 Load Switch Mode

LDO1 has an option to be used as a load switch. This option is only accessible via factory I²C bits and requires a custom CMI. When in load switch mode, LDO1 still retains overcurrent protection. Overvoltage and undervoltage protection are disabled.

The load switch mode softstart times are the same as the LDO mode times.

The following table shows the load switch Current limit settings.

Table 8: Load Switch Current Limit Settings

ILIM_SET<1:0>	ILIM(mA)
0	1415
1	1503
2	1626
3	1904

Both Overvoltage and Undervoltage functionality are disabled.

The LDO1 POK is functional in Load Switch mode. The POK signal is asserted when the switch is enabled and is not in current limit.



PC BOARD LAYOUT GUIDANCE

Proper parts placement and PCB layout are critical to the operation of switching power supplies. Follow the following layout guidelines when designing the ACT88430 PCB. Refer to the Qorvo ACT88430 Evaluation Kits for layout examples


- Place the buck input capacitors as close as possible to the IC. Connect the capacitors directly to the corresponding VIN_Bx input pin and PGNDx power ground pin. Avoid the use of vias if possible.
- Minimize the switch node trace length between each SW_Bx pin and the inductor. Avoid routing sensitive analog signals near these high frequency, high dV/dt traces.
- 3. Place the LDO input capacitors close to their input pins. Connect their ground pins into the ground plane that connects the IC's exposed pad.
- 4. The input capacitor and output capacitor grounds should be connected as close together as possible, with short, direct, and wide traces.
- Connect the PGNDx ground pins and the AGND ground pin directly to the exposed pad under the IC.


The AGND ground plane should be routed separately from the other ground planes and only connect to the main ground plane under the IC at the AGND pin.


- 6. Connect the VIO_IN input capacitor to the AGND ground pin.
- Connect the VIN input capacitor to the AGND ground pin.
- Remember that all open drain outputs need pullup resistors.
- 9. Connect the exposed pad directly the top layer ground plane. Connect the top layer ground plane to both internal ground planes and the PCB backside ground plane with thermal vias. Provide ground plane routing on multiple layers that allows the IC's heat to flow into the PCB and then spread radially from the IC. Avoid cutting the ground planes and adding vias that restrict the radial flow of heat of operating conditions, and are relatively insensitive to layout considerations.





TYPICAL OPERATING CHARACTERISTICS































































































CMI OPTIONS

This section provides the basic default configuration settings for each available ACT88430 CMI option. IC functionality in this section supersedes functionality in the main datasheet. Generating the desired functionality for a custom CMI sometimes requires reassigning internal resources, resulting in removal of base IC functionality. The following sections attempt to describe any removed functionality from the base IC functionality. The user is required to fully test all required functionality to ensure the CMI fully meets their requirements.

CMI 101: ACT88430QJ101-T


CMI 101 is optimized for the HiSilicon Hi3519 video processor. It is designed to operate from a 3V to 5V input voltage.


Voltage and Currents

Rail	Active Mode Voltage VSET0 (V)	DVS Voltage VSET1(V)	DVS Voltage Trigger	Sleep Mode Voltage (V)	Current Limit (A)	Fsw (kHz)
Buck1	0.95	0.95	n/a	0	4	1125
Buck2	0.95	0.95	n/a	0	2.5	1125
Buck3	0.95	0.95	n/a	0	2.5	1125
Buck4	1.2	1.1	GPIO	1.2	2.5	1125
LDO1	1.8	n/a	n/a	1.8	0.8	n/a
LDO2	1.8	n/a	n/a	1.8	0.2	n/a
LDO3	2.5	n/a	n/a	2.5	0.2	n/a
EXT_EN	n/a	n/a	n/a	n/a	n/a	n/a
EXT_PG	n/a	n/a	n/a	n/a	n/a	n/a

Rail	Sequence Order	Sequencing Input Trigger StartUp Delay (us)		Soft-Start (us)
LDO1	1	PWREN	41	200
Buck4	1	PWREN	41	200
LDO2	1	PWREN	41	200
LDO3	1	PWREN	41	200
Buck1	2	RESET_AUX1 AND PWREN	41	323
Buck2	2	RESET_AUX1 AND PWREN	41	200
Buck3	2	RESET_AUX1 AND PWREN	41	126

Startup





SLEEP Mode

Pull PWREN high to operate in ACTIVE mode. Pull PWREN low to operate in SLEEP. Outputs Buck4, LDO1/2/3 are on in ACTIVE mode and off in SLEEP mode.

DVS Mode

GPIO is the DVS control input. When GPIO = H, the VSET0 register controls the buck converter output voltages. When GPIO = L the VSET1 register controls the buck converter output voltages. Note that the default VSET0 and VSET1 settings are the same for each buck converter except Buck4. Buck 4 operates at 1.2V in ACTIVE mode and at 1.1V when DVS is activated.

POK Thresholds

 $POK_UV = 2.8V$

 $POK_OV = 5.5V$

PG

The PG pin is triggered by Buck1.

POK

The POK pin is functional with CMI 101.



EXT EN

The EXT EN pin is functional with CMI 101. Connect to the enable signal of an external power supply.

nRESET

nRESET is not functional with CMI 101. Leave nRESET floating.

nRESET AUX1

The nRESET_AUX1 pin is programmed as a digital input. The nRESET_AUX1 input should default L when power is applied to the IC. When nRESET_AUX1 = H, Buck1, Buck2, and Buck3 turn on. When nRESET_AUX1 = L, these outputs turn off. Note that PWREN must be H before nRESET_AUX1 is pulled high.

nRESET AUX2

The nRESET_AUX2 pin is not functional with CMI 101. Leave the nRESET_AUX2 pin floating.

EXT PG

The EXT_PG pin is not functional with CMI 101. Leave the EXT_PG pin floating.

MODE

The MODE pin must be tied to ground.

GPIO

GPIO is the DVS control input. When GPIO = H, the VSET0 register controls the buck converter output voltages. When GPIO = L the VSET1 register controls the buck converter output voltages. Note that the default VSET0 and VSET1 settings are the same for each buck converter except Buck4. Buck 4 operates at 1.2V in ACTIVE mode and at 1.1V when DVS is activated.

Buck1/2/3 Voltage Setting

Buck1/2/3 reference voltage is 0.6V. This sets the allowable voltage range between 0.6V to 3.000V in 9.375mV steps.

LDO1/3 Voltage Setting

The LDO1/3 reference voltage is 0.8V. This sets the allowable voltage range between 2.0V to 3.575V in 25mV steps.

LDO2 Voltage Setting

The LDO2 reference voltage is 0.6V. This sets the allowable voltage range between 0.8V to 2.375V in 25mV steps.

Device ID

The CMI 101 Device ID (register 0x7Dh) = 0x01h

I²C Address

The CMI 101 7-bit I²C address is 0x53h. This results in 0xA6h for a write address and 0xA7h for a read address.



CMI 102: ACT88430QJ102-T

CMI 102 is optimized for a custom solid state disk (SSD) drive controller. It is designed to operate from a 3.3V input voltage.


Voltage and Currents

Rail	Active Mode Voltage VSET0 (V)	DVS Voltage VSET1(V)	DVS Voltage Trigger	Sleep Mode Voltage (V)	Current Limit (A)	Fsw (kHz)
Buck1	0.7406	0.7406	EXT_PG	n/a	5.3	2250
Buck2	0.8813	0.8813	EXT_PG	n/a	4	2250
Buck3	1.8	1.8	EXT_PG	n/a	3	2250
Buck4	1.2	1.2	EXT_PG	n/a	3	2250
LDO1	0.9	n/a	n/a	n/a	1	n/a
LDO2	1.2	n/a	n/a	n/a	0.315	n/a
LDO3	2.5	n/a	n/a	n/a	0.39	n/a
EXT_EN	n/a	n/a	n/a	n/a	n/a	n/a
EXT_PG	n/a	n/a	n/a	n/a	n/a	n/a

Rail	Sequence Order	Sequencing Input Trigger	StartUp Delay (us)	Soft-Start (us)
Buck1	1	GPIO	41	485
Buck2	2	Buck1	41	485
Buck3	3	Buck2	41	485
LDO1	4	Buck3	41	440
LDO2	5	LDO1	41	220
Buck4	6	LDO2	41	204
LDO3	7	Buck4	41	126

Startup

CMI 102 Startup



SLEEP Mode

CMI 102 does not use SLEEP Mode.

DVS Mode

EXT_PG is the DVS control input. When EXT_PG = L, the VSET0 register controls the buck converter output voltages. When EXT_PG = H the VSET1 register controls the buck converter output voltages. Note that the default VSET0 and VSET1 settings are the same for each buck converter.

POK Thresholds

 $POK_UV = 2.7V$

 $POK_OV = 3.6V$

PG

The PG pin is not functional with CMI 102. Leave the PG pin floating.

POK

The POK pin is not functional with CMI 102. Leave the POK pin floating.

EXT_EN

The EXT_EN pin is not functional with CMI 102. Leave the EXT_EN pin floating.



nRESET

nRESET is triggered from LDO3. It goes high 1ms after LDO3 goes into regulation.

nRESET_AUX1

The nRESET AUX1 pin is not functional with CMI 102. Leave the nRESET AUX1 pin floating.

nRESET AUX2

The nRESET_AUX2 pin is not functional with CMI 102. Leave the nRESET_AUX2 pin floating.

EXT PG

EXT_PG is the DVS control input for Buck4. When EXT_PG = L, Buck4 = 1.8V. When EXT_PG = H, Buck4 = 1.2V

MODE

The MODE pin must be tied to ground.

GPIO

The GPIO pin is the input trigger for Buck1. When GPIO goes high, Buck1 turns on and starts the turn on sequencing. When GPIO goes low, all outputs immediately turn off.

Buck1/2/3 Voltage Setting

Buck1/2/3 reference voltage is 0.6V. This sets the allowable voltage range between 0.6V to 3.000V in 9.375mV steps.

LDO1/3 Voltage Setting

The LDO1/3 reference voltage is 0.8V. This sets the allowable voltage range between 2.0V to 3.575V in 25mV steps.

LDO2 Voltage Setting

The LDO2 reference voltage is 0.6V. This sets the allowable voltage range between 0.8V to 2.375V in 25mV steps.

Device ID

The CMI 102 Device ID (register 0x7Dh) = 0x00h

I²C Address

The CMI 102 7-bit I²C address is 0x53h. This results in 0xA6h for a write address and 0xA7h for a read address.



CMI 105: ACT88430QJ105-T

CMI 105 is optimized for the Silicon Motion SM2258H SSD controller. The GPIOs are programmed to allow the microprocessor to program the ACT88430 for different SM2258H low power operating modes. CMI 105 configured for a 3.3V or 5V input voltage.


Voltage and Currents

Rail	Active Mode Volt- age VSET0 (V)	DVS Volt- age VSET1 (V)	DVS Voltage Trigger	Sleep Mode Voltage (V)	Current Limit (A)	Fsw (kHz)
Buck1	3.3	3.3	n/a	0	5.3	2250
Buck2	1.5	1.35	EXT_PG	0	3	2250
Buck3	1.8	1.2	GPIO	0	3	2250
Buck4	1.2	1.0	PWREN	10	3	1125
LDO1	3.3	n/a	n/a	3.3	0.63	n/a
LDO2	1.8	n/a	n/a	1.8	0.315	n/a
LDO3	1.8	n/a	n/a	1.8	0.315	n/a
EXT_EN	n/a	n/a	n/a	n/a	n/a	n/a
EXT_PG	n/a	n/a	n/a	n/a	n/a	n/a

Rail	Sequence Order	Sequencing Input Trigger	StartUp Delay (us)	Soft-Start (us)
LDO1	1	UVLO	413	323
LDO2	2	LDO1	413	133
LDO3	2	LDO1	413	133
Buck4	3	LDO2	413	204
Buck1	4	Buck4	413	485
Buck3	5	Buck1	713	485
Buck2	6	Buck3	713	485

Startup

CMI 105 Startup



SLEEP Mode

Pull PWREN high to operate in ACTIVE mode. Pull PWREN low to operate in SLEEP. Outputs Buck1/2/3 are on in ACTIVE mode and off in SLEEP mode.

DVS Mode

This CMI does not have true DVS functionality. See the different GPIO functions to see which ones control a buck converter's output voltage.

POK Thresholds

 $POK_UV = 2.77V$

 $POK_OV = 5.5V$

PG

The PG pin is not used and should be pulled to GND.

POK

The POK pin is not used and should be pulled to GND.

EXT_EN

The EXT_EN pin is not used and should be pulled to GND.

nRESET

The nRESET pin is not used and should be pulled to GND.



nRESET AUX1

The nRESET_AUX1 pin is programmed as an open drain output. It goes high 1989us after Buck2 goes into regulation. Set register 0x01h bit 7 to 1 if nRESET_AUX1 needs to stay high when the IC enters SLEEP Mode.

nRESET AUX2

The nRESET pin is not used and should be pulled to GND.

EXT PG

EXT_PG is configured as an input to select the Buck2 output voltage. When EXT_PG is L, VSET0 sets Buck2 to 1.5V. When EXT_PG is H, VSET1 sets Buck2 to 1.35V.

MODE

The MODE pin configures Buck1 into either bypass or switcher mode. Connect MODE to AGND to configure Buck1 into switcher mode when VIN=5V. Connect MODE to VIN to configure Buck1 into bypass mode when VIN=3.3V.

GPIO

GPIO is configured as an input to select the Buck3 output voltage for different NAND memory voltages. When GPIO3 is H, VSET0 sets Buck3 to 1.8V. When GPIO3 is L, VSET1 sets Buck3 to 1.2V.

PWREN

PWREN is configured as an input. When PWREN = H, the IC operates in Active Mode. When PWREN = L, the IC operates in SLEEP Mode. Note that Buck4 = 1.2V in Active Mode and 1.0V in SLEEP Mode.

Buck1/3 Voltage Setting

Buck1/3 reference voltage is 0.8V. This sets the programmable voltage range between 0.8V to 3.998V in 12.5mV steps.

Buck2 Voltage Setting

Buck2 reference voltage is 0.6V. This sets the programmable voltage range between 0.6V to 3.000V in 9.375mV steps.

LDO1 Voltage Setting

The LDO1 reference voltage is 0.8V. This sets the programmable voltage range between 2.0V to 3.575V in 25mV steps.

LDO2/3 Voltage Setting

The LDO2/3 reference voltage is 0.6V. This sets the allowable voltage range between 0.8V to 2.375V in 25mV steps.

Device ID

The CMI 105 Device ID (register 0x7Dh) = 0x05h

I2C Address

The CMI 105 7-bit I2C address is 0x53h. This results in 0xA6h for a write address and 0xA7h for a read address.



CMI 106: ACT88430VM106-T

CMI 106 is optimized for SMI's SM2258 solid state disk (SSD) drive controller. It is designed to operate from a 3.3V input voltage.


Voltage and Currents

Rail	Active Mode Voltage VSET0 (V)	DVS Voltage VSET1(V)	DVS Voltage Trigger	Sleep Mode Voltage (V)	Current Limit (A)	Fsw (kHz)
Buck1	3.3	n/a	n/a	OFF	5.3	n/a
Buck2	1.15	1.15	PWREN	1.15	3	2250
Buck3	1.5	1.35	EXT_PG	OFF	3	2250
Buck4	1.2	1.8	GPIO	OFF	3	2250
LDO1	3.3	n/a	n/a	3.3	0.35	n/a
LDO2	1.8	n/a	n/a	OFF	0.315	n/a
LDO3	OFF	n/a	n/a	OFF	n/a	n/a
EXT_EN	n/a	n/a	n/a	n/a	n/a	n/a
EXT_PG	n/a	n/a	n/a	n/a	n/a	n/a

Rail	Sequence Order	Sequencing Input Trigger	StartUp Delay (us)	Soft-Start (us)
LDO1	1	VIN_UVLO	41	500
LDO2	2	LDO1	713	220
Buck2	3	LDO2	713	485
Buck1	4	Buck2	513	n/a
Buck4	5	Buck1	513	204
Buck3	6	Buck4	713	485

Startup

CMI 106 Startup



SLEEP Mode

Pull PWREN high to operate in ACTIVE mode. Pull PWREN low to operate in SLEEP. Outputs Buck1/3/4 are on in ACTIVE mode and off in SLEEP mode.

DVS Mode

PWREN is the DVS control input for Buck2. When PWREN = L, the VSET0 register controls the Buck2 converter output voltage to 1.15V. When PWREN = H the VSET1 register controls the Buck2 converter output voltage to 1.15V. Note that the default VSET0 and VSET1 settings are the same for Buck2 converter. These can be changed via I²C after startup.

EXT_PG is the DVS control input for Buck3. When EXT_PG = L, the VSET0 register controls the Buck3 converter output voltage to 1.5V. When EXT_PG = H the VSET1 register controls the Buck3 converter output voltage to 1.35V.

GPIO is the DVS control input for Buck4. When EXT_PG = L, the VSET1 register controls the Buck4 converter output voltage to 1.8V. When GPIO = H the VSET0 register controls the Buck4 converter output voltage to 1.2V.

POK Thresholds

POK UV = 2.7V

POK OV = 3.6V

PG

The PG pin is not functional with CMI 106. Leave the PG pin floating.

POK

The POK pin is not functional with CMI 106. Leave the POK pin floating.

EXT_EN



The EXT_EN pin is not functional with CMI 106. Leave the EXT_EN pin floating.

nRESET

nRESET is not functional with CMI 106. Leave the nRESET pin floating.

nRESET AUX1

The nRESET_AUX1 is triggered from Buck3. It goes high 2ms after Buck3 goes into regulation.

nRESET AUX2

The nRESET_AUX2 pin is not functional with CMI 106. Leave the nRESET_AUX2 pin floating.

EXT_PG

EXT PG is the DVS control input for Buck3. When EXT PG = L, Buck4 = 1.5V. When EXT PG = H, Buck4 = 1.35V.

MODE

The MODE pin must be pulled high.

GPIO

The GPIO pin is the DVS control input for Buck4. When GPIO = L, Buck4 = 1.8V. When GPIO = H, Buck4 = 1.2V.

Buck1/2/3 Voltage Setting

Buck1/2/3 reference voltage is 0.8V. This sets the allowable voltage range between 0.8V to 3.988V in 12.5mV steps.

LDO1 Voltage Setting

LDO1 is configured as load switch with CMI106.

LDO2/3 Voltage Setting

The LDO2/3 reference voltage is 0.8V. This sets the allowable voltage range between 2.0V to 3.575V in 25mV steps. Note that LDO3 is off by default, but can be enabled via I²C.

Device ID

The CMI 106 Device ID (register 0x7Dh) = 0x06h

I²C Address

The CMI 106 7-bit I²C address is 0x5Ah. This results in 0xB4h for a write address and 0xB5h for a read address.



CMI 109: ACT88430VM109-T

CMI 109 is optimized for general purpose evaluation. It is designed to operate from a 3.3V input voltage.


Voltage and Currents

Rail	Active Mode Voltage VSET0 (V)	DVS Voltage VSET1(V)	DVS Voltage Trigger	Sleep Mode Voltage (V)	Current Limit (A)	Fsw (kHz)
Buck1	2.5	2.5	n/a	OFF	5.3	n/a
Buck2	0.75	0.9	PWREN	0.75	3	2250
Buck3	1.5	1.35	EXT_PG	OFF	3	2250
Buck4	1.2	1.8	GPIO	OFF	3	2250
LDO1	2.5	n/a	n/a	2.5	0.35	n/a
LDO2	1.8	n/a	n/a	1.8	0.315	n/a
LDO3	2.5	n/a	n/a	OFF	0.315	n/a
EXT_EN	n/a	n/a	n/a	n/a	n/a	n/a
EXT_PG	n/a	n/a	n/a	n/a	n/a	n/a

Rail	Sequence Order	Sequencing Input Trigger	StartUp Delay (us)	Soft-Start (us)
LDO1	1	VIN_UVLO	41	226
LDO2	2	LDO1	713	220
Buck2	3	LDO2	713	388
Buck1	4	Buck2	513	485
Buck4	5	Buck1	513	485
Buck3	6	Buck4	713	485

Startup

CMI 109 Startup



SLEEP Mode

Pull PWREN high to operate in ACTIVE mode. Pull PWREN low to operate in SLEEP. Outputs Buck1/3/4 are on in ACTIVE mode and off in SLEEP mode.

DVS Mode

PWREN is the DVS control input for Buck2. When PWREN = L, the VSET0 register controls the Buck2 converter output voltage to 0.75V. When PWREN = H the VSET1 register controls the Buck2 converter output voltage to 0.9V.

EXT_PG is the DVS control input for Buck3. When EXT_PG = L, the VSET0 register controls the Buck3 converter output voltage to 1.5V. When EXT_PG = H the VSET1 register controls the Buck3 converter output voltage to 1.35V.

GPIO is the DVS control input for Buck4. When DVS = L, the VSET1 register controls the Buck4 converter output voltage to 1.8V. When GPIO = H the VSET0 register controls the Buck4 converter output voltage to 1.2V.

POK Thresholds

 $POK_UV = 2.77V$

POK OV = 3.76V

PG

The PG pin is configured as the Buck3 POK output.

POK

The POK pin is configured as the VIN POK functionality.

EXT EN

The EXT EN pin is not functional with CMI 109. Leave the EXT EN pin floating.

nRESET



nRESET is triggered from all output's internal POK signals with a 998us delay.

nRESET AUX1

The nRESET AUX1 is triggered all outputs' internal POK signals with a 1989us delay.

nRESET AUX2

The nRESET AUX2 pin is configured to go low when the IC enters SLEEP mode.

EXT PG

EXT_PG is the DVS control input for Buck3. When EXT_PG = L, the VSET0 register controls the Buck3 converter output voltage to 1.5V. When EXT_PG = H the VSET1 register controls the Buck3 converter output voltage to 1.35V.

MODE

The MODE pin must be connected to AGND.

GPIO

GPIO is the DVS control input for Buck4. When GPIO = L, the VSET1 register controls the Buck4 converter output voltage to 1.8V. When GPIO = H the VSET0 register controls the Buck4 converter output voltage to 1.2V.

Buck1/2/3 Voltage Setting

Buck1/3 reference voltage is 0.8V. This sets the allowable voltage range between 0.8V to 3.988V in 12.5mV steps.

Buck2 reference voltage is 0.6V. This sets the allowable voltage range between 0.6V to 3.000V in 9.375mV steps.

LDO1 Voltage Setting

LDO1 is configured as an LDO with CMI109. It can be configured between 2.0V to 3.575V in 25mV steps.

LDO2 Voltage Setting

The LDO2 reference voltage is 0.6V. This sets the allowable voltage range between 0.8V to 2.375V in 25mV steps.

LDO3 Voltage Setting

The LDO2 reference voltage is 0.8V. This sets the allowable voltage range between 2.0V to 3.575V in 25mV steps.

Device ID

The CMI 109 Device ID (register 0x7Dh) = 0x09h

I²C Address

The CMI 109 7-bit I²C address is 0x5Ah. This results in 0xB4h for a write address and 0xB5h for a read address.



CMI 113: ACT88430QJ113-T

CMI 113 is optimized for the Innogrit Rainier IG5236 SSD controller. Buck3 is set to 1.2V to power DDR4 memory. This is very similar to the ACT88430QJ114-T which has Buck3 set to 1.1V to power LPDDR4. The GPIOs are programmed to allow the microprocessor to program the ACT88430 for different IG5236 low power operating modes. CMI 113 configured for a 3.3V input voltage.


Voltage and Currents

Rail	Active Mode Volt- age VSET0 (V)	DVS Volt- age VSET1 (V)	DVS Voltage Trigger	Sleep Mode Voltage (V)	Current Limit (A)	Fsw (kHz)
Buck1	3.0	2.5	n/a	0	5.3	2250
Buck2	0.9	0.8	GPIO	0.8	4	2250
Buck3	1.2	1.2	n/a	0	4	2250
Buck4	1.2	1.2	n/a	0	4	2250
LDO1	1.2	n/a	n/a	1.2	0.5	n/a
LDO2	2.5	n/a	n/a	0	0.315	n/a
LDO3	1.8	n/a	n/a	1.8	0.315	n/a
EXT_EN	n/a	n/a	n/a	n/a	n/a	n/a
EXT_PG	n/a	n/a	n/a	n/a	n/a	n/a

Rail	Sequence Order	Sequencing Input Trigger	StartUp Delay (us)	Soft-Start (us)
Buck2	1	UVLO	313	485
LDO2	1	UVLO	313	220
LDO3	1	UVLO	313	126
LDO1	2	UVLO	713	570
Buck1	3	Buck2	413	485
Buck3	4	Buck1	313	485
Buck4	5	Buck1	513	204

Startup

CMI 113 Startup



SLEEP Mode

Pull PWREN high to operate in ACTIVE mode. Pull PWREN low to operate in SLEEP. Outputs Buck1/3/4 and LDO2 are on in ACTIVE mode and off in SLEEP mode.

DVS Mode

This CMI does not have true DVS functionality. See the different GPIO functions to see which ones control a buck converter's output voltage.

POK Thresholds

 $POK_UV = 2.77V$

 $POK_OV = 3.76V$

PG

The PG pin is not used and can be left open or pulled to GND.

POK

The POK pin configured for standard POK functionality.

EXT EN

The EXT_EN pin is not used and should be left open.

nRESET

The nRESET pin is not used and should be pulled to GND.



nRESET AUX1

The nRESET AUX1 pin is programmed as an open drain output. It goes high 1989us after LDO1 goes into regulation.

nRESET AUX2

The nRESET pin is not used and should be pulled to GND.

EXT PG

EXT_PG is configured as an input to select the Buck1 output voltage. When EXT_PG is L, VSET0 sets Buck1 to 3.0V. When EXT_PG is H, VSET1 sets Buck1 to 2.5V.

MODE

The MODE pin configures Buck1 into either bypass or switcher mode. MODE must be connected to AGND to configure Buck1 into switcher mode.

GPIO

GPIO is configured as an input to select the Buck2 output voltage. When GPIO is H, VSET0 sets Buck2 to 0.8V. When GPIO is L, VSET1 sets Buck2 to 0.9V.

PWREN

PWREN is configured as an input. When PWREN = H, the IC operates in Active Mode. When PWREN = L, the IC operates in SLEEP Mode.

Buck1/3 Voltage Setting

Buck1/3 reference voltage is 0.8V. This sets the programmable voltage range between 0.8V to 3.998V in 12.5mV steps.

Buck2 Voltage Setting

Buck2 reference voltage is 0.6V. This sets the programmable voltage range between 0.6V to 3.000V in 9.375mV steps.

LDO1 Voltage Setting

The LDO1 reference voltage is 0.8V. This sets the programmable voltage range between 2.0V to 3.575V in 25mV steps.

LDO2/3 Voltage Setting

The LDO2/3 reference voltage is 0.8V. This sets the allowable voltage range between 2.0V to 3.575V in 25mV steps.

Device ID

The CMI 113 Device ID (register 0x7Dh) = 0x13h

I2C Address

The CMI 113 7-bit I2C address is 0x53h. This results in 0xA6h for a write address and 0xA7h for a read address.



CMI 114: ACT88430QJ114-T

CMI 114 is optimized for the Innogrit Rainier IG5236 SSD controller. Buck3 is set to 1.1V to power LPDDR4 memory. This is very similar to the ACT88430QJ113-T which has Buck3 set to 1.2V to power DDR4. The GPIOs are programmed to allow the microprocessor to program the ACT88430 for different IG5236 low power operating modes. CMI 114 configured for a 3.3V input voltage.


Voltage and Currents

Rail	Active Mode Volt- age VSET0 (V)	DVS Volt- age VSET1 (V)	DVS Voltage Trigger	Sleep Mode Voltage (V)	Current Limit (A)	Fsw (kHz)
Buck1	3.0	2.5	n/a	0	5.3	2250
Buck2	0.9	0.8	GPIO	0.8	4	2250
Buck3	1.1	1.1	n/a	0	4	2250
Buck4	1.2	1.2	n/a	0	4	2250
LDO1	1.2	n/a	n/a	1.2	0.5	n/a
LDO2	1.8	n/a	n/a	0	0.315	n/a
LDO3	1.8	n/a	n/a	1.8	0.315	n/a
EXT_EN	n/a	n/a	n/a	n/a	n/a	n/a
EXT_PG	n/a	n/a	n/a	n/a	n/a	n/a

Rail	Sequence Order	Sequencing Input Trigger	StartUp Delay (us)	Soft-Start (us)
Buck2	1	UVLO	313	485
LDO2	1	UVLO	313	220
LDO3	1	UVLO	313	126
LDO1	2	UVLO	713	570
Buck1	3	Buck2	413	485
Buck3	4	Buck1	313	485
Buck4	5	Buck1	513	204

Startup

CMI 114 Startup



SLEEP Mode

Pull PWREN high to operate in ACTIVE mode. Pull PWREN low to operate in SLEEP. Outputs Buck1/3/4 and LDO2 are on in ACTIVE mode and off in SLEEP mode.

DVS Mode

This CMI does not have true DVS functionality. See the different GPIO functions to see which ones control a buck converter's output voltage.

POK Thresholds

POK UV = 2.77V

 $POK_OV = 3.76V$

PG

The PG pin is not used and can be left open or pulled to GND.

POK

The POK pin configured for standard POK functionality.

EXT_EN

The EXT_EN pin is not used and should be left open.

nRESET

The nRESET pin is not used and should be pulled to GND.

nRESET_AUX1



The nRESET_AUX1 pin is programmed as an open drain output. It goes high 1989us after LDO1 goes into regulation.

nRESET AUX2

The nRESET pin is not used and should be pulled to GND.

EXT PG

EXT_PG is configured as an input to select the Buck1 output voltage. When EXT_PG is L, VSET0 sets Buck1 to 3.0V. When EXT_PG is H, VSET1 sets Buck1 to 2.5V.

MODE

The MODE pin configures Buck1 into either bypass or switcher mode. MODE must be connected to AGND to configure Buck1 into switcher mode.

GPIO

GPIO is configured as an input to select the Buck2 output voltage. When GPIO is H, VSET0 sets Buck2 to 0.8V. When GPIO is L, VSET1 sets Buck2 to 0.9V.

PWREN

PWREN is configured as an input. When PWREN = H, the IC operates in Active Mode. When PWREN = L, the IC operates in SLEEP Mode.

Buck1/3 Voltage Setting

Buck1/3 reference voltage is 0.8V. This sets the programmable voltage range between 0.8V to 3.998V in 12.5mV steps.

Buck2 Voltage Setting

Buck2 reference voltage is 0.6V. This sets the programmable voltage range between 0.6V to 3.000V in 9.375mV steps.

LDO1 Voltage Setting

The LDO1 reference voltage is 0.8V. This sets the programmable voltage range between 2.0V to 3.575V in 25mV steps.

LDO2/3 Voltage Setting

The LDO2/3 reference voltage is 0.8V. This sets the allowable voltage range between 2.0V to 3.575V in 25mV steps.

Device ID

The CMI 114 Device ID (register 0x7Dh) = 0x14h

I2C Address

The CMI 114 7-bit I2C address is 0x53h. This results in 0xA6h for a write address and 0xA7h for a read address.



CMI 118: ACT88430QJ118-T

CMI 118 is optimized for the Tenafe TF1000 SSD controller. CMI 118 configured for a 3.3V input voltage.


Voltage and Currents

Rail	Active Mode Volt- age VSET0 (V)	DVS Volt- age VSET1 (V)	DVS Voltage Trigger	Sleep Mode Voltage (V)	Current Limit (A)	Fsw (kHz)
Buck1	2.5	2.5	n/a	0	5.3	2250
Buck2	0.8	0.8	n/a	0.8	4	1125
Buck3	0.8	0.8	n/a	0.8	4	125
Buck4	1.8	1.2	POK	0	4	2250
LDO1	1.8	n/a	n/a	1.8	1	n/a
LDO2	1.8	n/a	n/a	1.8	0.315	n/a
LDO3	1.8	n/a	n/a	1.8	0.315	n/a
EXT_EN	n/a	n/a	n/a	n/a	n/a	n/a
EXT_PG	n/a	n/a	n/a	n/a	n/a	n/a

Rail	Sequence Order	Sequencing Input Trigger	StartUp Delay (us)	Soft-Start (us)
LDO1	1	UVLO	41	323
Buck2	2	LDO1	41	300
LDO2	3	Buck2	713	220
Buck3	4	LDO2	713	150
Buck1	5	Buck3	713	485
Buck4	6	Buck1	713	204
LDO3	7	I2C	41	64

Startup

CMI 118 Startup



SLEEP Mode

Pull PWREN high to operate in ACTIVE mode. Pull PWREN low to operate in SLEEP mode. Buck1/4 turn off in SLEEP mode. Buck2/3 regulate to VSET1 in SLEEP mode.

DVS Mode

This CMI does not have true DVS functionality. See the different GPIO functions to see which ones control a buck converter's output voltage.

POK Thresholds

POK UV = 2.77V

 $POK_OV = 3.76V$

PG

The PG pin is not used and can be left open or pulled to GND.

POK

POK is configured as an input to select the Buck4 output voltage. When POK is L, VSET1 sets Buck4 to 1.2V. When POK is H, VSET0 sets Buck1 to 1.8V.

EXT EN

The EXT_EN pin is not used and should be left open.

nRESET

The nRESET pin is configured as the Buck2 POK open drain output with 0ms delay.

nRESET AUX1

The nRESET_AUX1 pin is programmed as an open drain output. It goes high 1989us after Buck4 goes into regulation.



nRESET AUX2

The nRESET pin is not used and can be pulled to GND or left floating.

EXT_PG

EXT_PG is configured as an input to enable Buck2. When EXT_PG is L, Buck2 is disabled. When EXT_PG is H, Buck2 is enabled. Note that LDO1 is the input trigger to turn Buck2 on. After Buck2 is in regulation, EXT_PG can then turn it on and off.

MODE

The MODE pin configures Buck1 into either bypass or switcher mode. MODE must be connected to AGND to configure Buck1 into switcher mode.

GPIO

GPIO is not used and must be connected to AGND.

PWREN

PWREN is configured as an input. When PWREN = H, the IC operates in Active Mode. When PWREN = L, the IC operates in SLEEP Mode.

Buck1/4 Voltage Setting

Buck1/4 reference voltage is 0.8V. This sets the programmable voltage range between 0.8V to 3.998V in 12.5mV steps.

Buck2/3 Voltage Setting

Buck2/3 reference voltage is 0.6V. This sets the programmable voltage range between 0.6V to 3.000V in 9.375mV steps.

LDO1 Voltage Setting

The LDO1 reference voltage is 0.8V. This sets the programmable voltage range between 2.0V to 3.575V in 25mV steps.

LDO2/3 Voltage Setting

The LDO2/3 reference voltage is 0.8V. This sets the allowable voltage range between 2.0V to 3.575V in 25mV steps.

Device ID

The CMI 118 Device ID (register 0x7Dh) = 0x18h

I2C Address

The CMI 118 7-bit I2C address is 0x53h. This results in 0xA6h for a write address and 0xA7h for a read address.



CMI 120: ACT88430QJ120-T

CMI 120 is optimized for the i.MX6 processor. CMI 120 configured for a 5V input voltage.


Voltage and Currents

Rail	Active Mode Volt- age VSET0 (V)	DVS Volt- age VSET1 (V)	DVS Voltage Trigger	Sleep Mode Voltage (V)	Current Limit (A)	Fsw (kHz)
Buck1	3.8	3.8	n/a	0	5.3	2250
Buck2	1.35	1.35	n/a	0	2	2250
Buck3	1.3	1.3	n/a	0	2	2250
Buck4	3.3	3.3	n/a	0	4	2250
LDO1	3.3	n/a	n/a	0	0.35	n/a
LDO2	3.3	n/a	n/a	3.3	0.315	n/a
LDO3	3.15	n/a	n/a	0	0.39	n/a
EXT_EN	n/a	n/a	n/a	n/a	n/a	n/a

Rail	Sequence Order	Sequencing Input Trigger	StartUp Delay (us)	Soft-Start (us)
LDO2	1	UVLO	313	220
LDO1	2	EXT_PG	213	570
Buck2	3	LDO1	513	485
Buck3	4	Buck2	513	485
Buck4	5	Buck3	513	204
LDO3	6	Buck4	313	126
Buck1	7	GPIO	313	485

Startup

CMI 120 Startup



SLEEP Mode

SLEEP mode is not enabled. Pull PWREN to VCC.

DVS Mode

This CMI does not support DVS functionality.

POK Thresholds

 $POK_UV = 4.2V$

 $POK_OV = 5.7V$

PG

The PG pin is not used and can be left open or pulled to GND.

POK

The POK pin is not used and can be left open or pulled to GND.

EXT_EN

The EXT_EN pin is not used and can be left open or pulled to GND.

nRESET

The nRESET pin is programmed as an open drain output. It goes high 998us after LDO3 goes into regulation.



nRESET AUX1

The nRESET AUX1 pin is programmed as an open drain output. It goes high 1989us after Buck4 goes into regulation.

nRESET AUX2

The nRESET pin is not used and should be pulled to GND.

EXT PG

EXT_PG is configured as an input to turn on LDO1 to start the turn on sequence. When EXT_PG is L, LDO1 is disabled. When EXT_PG is H, LDO1 is enabled.

MODE

The MODE pin configures Buck1 into either bypass or switcher mode. MODE must be connected to AGND to configure Buck1 into switcher mode.

GPIO

GPIO is configured as an input to turn on Buck1. When GPIO is H, Buck1 is disabled. When GPIO is H, Buck1 is enabled.

PWREN

PWREN is not used and must be connected to VCC.

Buck1/2/3/4 Voltage Setting

Buck1/2/3/4 reference voltage is 0.8V. This sets the programmable voltage range between 0.8V to 3.998V in 12.5mV steps.

LDO1/2/3 Voltage Setting

The LDO1/2/3 reference voltage is 0.8V. This sets the programmable voltage range between 2.0V to 3.575V in 25mV steps.

Device ID


The CMI 120 Device ID (register 0x7Dh) = 0x20h


I2C Address

The CMI 120 7-bit I2C address is 0x53h. This results in 0xA6h for a write address and 0xA7h for a read address.




PACKAGE OUTLINE AND DIMENSIONS





Top View

Bottom View



Side View


Dimensional Ref.						
REF.	Min.	Nom.	Max.			
А	0.800	0.850	0.900			
Α1	0.000		0.050			
А3	0	.203 Re	f.			
D		5.0BSC				
Е		5.0BSC				
D2	1.200	1.300	1.400			
E2	1.000	1.100	1.200			
Ь	0.150	0.200	0.250			
е	0	.400 BS	(
L	0.350	0.400	0.450			
To	ol. of Fo	rm&Pos	sition			
ааа		0.10				
ЬЬЬ	0.10					
CCC	0.10					
ddd	0.05					
eee		0.08				
fff		0.10				


Notes

- 1. ALL DIMENSIONS AND TOLERANCES CONFORM TO ASME Y14.5-2009.
- 2. All DIMENSIONS ARE IN MILLIMETERS.
- 3. UNILATERAL COPLANARITY ZONE APPLIES TO THE EXPOSED PAD AS WELL AS THE TERMINALS.



PACKAGE OUTLINE AND DIMENSIONS







Product Compliance

This part complies with RoHS directive 2011/65/EU as amended by (EU) 2015/863.

This part also has the following attributes:

- Lead Free
- Halogen Free (Chlorine, Bromine)



Contact Information

For the latest specifications, additional product information, worldwide sales and distribution locations:

Web: <u>www.qorvo.com</u> Tel: 1-844-890-8163

Email: customer.support@gorvo.com

For technical questions and application information:

Email: appsupport@gorvo.com

Important Notice

The information contained herein is believed to be reliable; however, Qorvo makes no warranties regarding the information contained herein and assumes no responsibility or liability whatsoever for the use of the information contained herein. All information contained herein is subject to change without notice. Customers should obtain and verify the latest relevant information before placing orders for Qorvo products. The information contained herein or any use of such information does not grant, explicitly or implicitly, to any party any patent rights, licenses, or any other intellectual property rights, whether with regard to such information itself or anything described by such information. THIS INFORMATION DOES NOT CONSTITUTE A WARRANTY WITH RESPECT TO THE PRODUCTS DESCRIBED HEREIN, AND QORVO HEREBY DISCLAIMS ANY AND ALL WARRANTIES WITH RESPECT TO SUCH PRODUCTS WHETHER EXPRESS OR IMPLIED BY LAW, COURSE OF DEALING, COURSE OF PERFORMANCE, USAGE OF TRADE OR OTHERWISE, INCLUDING THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE.

Without limiting the generality of the foregoing, Qorvo products are not warranted or authorized for use as critical components in medical, life-saving, or life-sustaining applications, or other applications where a failure would reasonably be expected to cause severe personal injury or death.

Copyright 2019 © Qorvo, Inc. | Qorvo®, Active-Semi®, Power Application Controller®, Solutions for Sustainability™, Micro Application Controller™, Multi-Mode Power Manager™, Configurable Analog Front End™ and Application Specific Power Drivers™ are trademarks of Qorvo, Inc.

ARM[®] is a registered trademark and Cortex[™] is a trademark of ARM Limited. All referenced brands and trademarks are the property of their respective owners.

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Qorvo:

<u>ACT88430QJ101-T</u> <u>ACT88430QJ102-T</u> <u>ACT88430QJ105SQ</u> <u>ACT88430VM113-T</u> <u>ACT88430VM114-SR</u> ACT88430VM114-T ACT88430VM113-T ACT88430VM118-T