

Photocouplers Infrared LED & Photo IC

TLP5222

1. Applications

- Isolated gate drive for IGBT / Power MOSFET
- **Industrial Inverters**
- AC Servos
- Photovoltaic (PV) Inverters
- Uninterruptible Power Supply (UPS)

2. General

The TLP5222 is a highly integrated and multi-functional gate driver photocoupler with 2.5 A output current housed in a long creepage and clearance SO16L package.

The TLP5222, a smart gate driver photocoupler, includes functions of desaturation detection, isolated FAULT status feedback, soft gate turn-off, active Miller clamp, under voltage lockout (UVLO) and automatic FAULT status reset.

The TLP5222 consists of two infrared light-emitting diodes (LEDs) and two high-gain and high-speed photodetector ICs. They realize high current, high-speed output control and FAULT status feedback with electrical isolation between a primary side and secondary side.

3. Features

(1)Peak output current $: \pm 2.5 \text{ A (max)}$: - 40 to 110 °C (2) Operating temperature : 15 to 30 V (3) Power supply voltage (4) Threshold input current : 6 mA (max) (5) Supply current : 5 mA (max) Propagation delay time : 250 ns (max) (6) DESAT leading edge blanking time (7) : 1.4 µs (typ.) DESAT mute time : 25.5 µs (typ.) (8) Common-mode transient immunity $\pm 25 \text{ kV/}\mu\text{s} \text{ (min)}$ (10) Isolation voltage : 5000 Vrms (min)

(11) Safety standards

UL approved : UL1577, File No. E67349

cUL approved : CSA Component Acceptance Service No. 5A File No. E67349

VDE approved : EN 60747-5-5, EN 62368-1 (Note 1) CQC approved : GB4943.1, GB8898 Japan Factory




仅适用干海拔 2000m 以下地区安全使用

Note 1: When a VDE approved type is needed, please designate the Option (D4).

Start of commercial production 2022-07



4. Packaging and Pin Assignment




4.1. Pin Description

Pin No.	Symbol	Description
1	V _S	Input side Ground terminal
2	V_{CC1}	Input side Power Supply terminal
3	FAULT	Fault Output terminal
4	V_S	Input side Ground terminal
5	CATHODE	LED Cathode terminal
6	ANODE	LED Anode terminal
7	ANODE	LED Anode terminal
8	CATHODE	LED Cathode terminal
9	V_{EE}	Output side Negative Power Supply terminal
10	V_{CLAMP}	Miller current Clamp terminal
11	V_{OUT}	Output terminal
12	V_{EE}	Output side Negative Power Supply terminal
13	V_{CC2}	Output side Positive Power Supply terminal
14	DESAT	Desaturation monitor terminal
15	V_{LED}	Not connect, for testing only
16	V_{E}	Common terminal



5. Internal Circuit (Note)



Note $\,$: Bypass capacitors (1 μF) must be connected between pin 13 (V_{CC2}) and 16 (V_E) to stabilize the operation of the high gain linear amplifier. When $V_E - V_{EE} > 0$ V (with negative gate drive), another bypass capacitor (1 μ F) must be connected between pin 9 or 12 (V_{EE}) and 16 (V_{E}). Failure to provide the bypassing may impair the switching property. The total lead length between each capacitor and the coupler should not exceed 1 cm.

6. Principal of Operation

6.1 Truth table

Input Current (I_F)	Output side Positive Power Supply $(V_{CC2} - V_E)$	DESAT Monitor (Pin 14 input)	FAULT Output (Pin 3 output)	Output Voltage (Pin 11 output)
OFF	> V _{UVLO} ⁺	Not Active	High	Low
OFF	< V _{UVLO} -	Not Active	High	Low
ON	> V _{UVLO} ⁺	Active (< V _{DESAT})	High	High
ON	> V _{UVLO} ⁺	Active (> V _{DESAT})	Low	Low
ON	< V _{UVLO}	Not Active	High	Low

6.2. Mechanical Parameters

Characteristics	Dimensions	Unit
Creepage distances	8.0 (min)	
Clearance distances	6.0 (111111)	mm
Internal isolation thickness	0.4 (min)	



7. Absolute Maximum Ratings (Note) (Unless otherwise specified, Ta = 25 ℃)

	Characterist	cics	Symbol	Note	Rating	Unit
LED &	LED Input forward current		I _F		25	mA
FAULT feedback IC	LED Input forward current der	rating (Ta ≥ 90 °C)	ΔI _F /ΔTa		-0.65	mA/°C
(Controller	LED Peak transient input forw	ard current	I _{FPT}	Note 1	1	Α
side)	LED Reverse input voltage		V _R		5	V
	Input side supply voltage		V _{CC1}		-0.5 to 7	V
	FAULT feedback IC output cur	rent	I _{FAULT}		8	mA
	FAULT feedback IC output vol	tage	VFAULT		-0.5 to V _{CC1}	V
	LED power dissipation		P _D	Note 3	60	mW
	LED power dissipation derating	g (Ta ≥ 90 °C)	Δ P _D /ΔTa	Note 3	-1.9	mW/°C
Output IC (Gate side)	Peak high level output current	Ta = -40 to 110 °C	I _{OPH}	Note 2 Note 3	-2.5	А
(Gate Side)	Peak low level output current	1a = -40 to 110 C	I _{OPL}	11000	+2.5	А
	Output side total supply voltage	ge	(V _{CC2} -V _{EE})		-0.5 to 35	V
	Output side negative supply v	oltage	(V _E -V _{EE})		-0.5 to 15	V
	Output side positive supply vo	ltage	(V _{CC2} -V _E)		-0.5 to 35 - (V _E -V _{EE})	V
	Output voltage		V _{OUT}		V _{EE} to V _{CC2}	V
	Peak Miller clamp sinking curre	ent	I _{Clamp}		2.5	Α
	Miller clamp terminal voltage		V _{Clamp}		V _{EE} to V _{CC2}	V
	DESAT terminal voltage		V _{DESAT}		V _E to V _E + 10	V
	Output IC power dissipation		PO	Note 3	600	mW
	P _O derating	(Ta ≥ 90 °C)	Δ P _O /ΔTa	Note 3	-13.0	mW/°C
Common	Operating temperature	T _{opr}		-40 to 110	°C	
	Storage temperature		T _{stg}		-55 to 125	°C
	Lead soldering temperature (1	L0 s)	T _{sol}	Note 4	260	°C
	Isolation voltage (AC, 60 s, R.	H. ≤ 60 %)	BVS	Note 5	5000	Vrms
	•		•	•		

Note: Using continuously under heavy loads (e.g. the application of high temperature/current/voltage and the significant change in temperature, etc.) may cause this product to decrease in the reliability significantly even if the operating conditions (i.e. operating temperature/current/voltage, etc.) are within the absolute maximum ratings. Please design the appropriate reliability upon reviewing the Toshiba Semiconductor Reliability Handbook ("Handling Precautions"/"Derating Concept and Methods") and individual reliability data (i.e. reliability test report and estimated failure rate, etc.)

Note 1: Pulse width $\leq 1 \mu s$, 300 pps

Note 2: Exponential waveform. Pulse width \leq 0.3 $\mu s,~f \leq$ 25 kHz, V_{CC2} = 15 to 30 V

Note 3: Mounting on a substrate designated in accordance with JEDEC JESD51-7.

Note 4: For the effective lead soldering area.

Note 5: This device considered a two-terminal device: All pins on the LED & feedback IC side are shorted together, and all pins on the Output IC side are shorted together.



8. Recommended Operation Conditions (Note)

Characteristics	Symbol	Note	Min	Max	Unit
Output side total supply voltage	(V _{CC2} - V _{EE})	Note 1 Note 2	15	30	٧
Output side negative supply voltage	(V _E - V _{EE})	Note 1 Note 3	0	15	٧
Output side positive supply voltage	(V _{CC2} - V _E)	Note 1 Note 2	15	30 - (V _E - V _{EE})	٧
Input side supply voltage	V _{CC1}		2.7	5.5	V
LED Input on-state current	I _{F(ON)}	Note 4	7.5	12	mA
LED Input off-state voltage	V _{F(OFF)}		0	0.8	V

- Note: The recommended operating conditions are given as a design guide necessary to obtain the intended performances of the device. Each parameter is an independent value. When creating a system design using this device, the electrical characteristics specified in this datasheet should also be considered.
- Note 1: If the rising and falling slopes of V_{CC2} and V_{EE} are so steep, the internal circuit operation may not be stable. In that case, please design the slopes to be 0.5 V/ μ s or less.
- Note 2: 15 V is the recommended minimum operating positive supply voltage $(V_{CC2} V_E)$ to ensure adequate margin in excess of the maximum V_{UVLO+} threshold of 12.5V.
- Note 3: This supply is optional. Required only when negative gate drive is implemented.
- Note 4: The rise and fall times of the input on-current should be less than 500 $\mu s.$



9. Electrical Characteristics (Note)

(Unless otherwise specified, Ta = - 40 to 110 °C, V_{CC2} - V_{EE} = 15 to 30 V, V_E - V_{EE} = 0 V)

•								
Characteristics	Symbol	Note	Test Circuit	Test Conditions	Min	Тур.	Max	Unit
Input forward voltage	V _F			I_F = 10 mA, Ta = 25 $^{\circ}$ C	1.48	1.67	1.93	٧
Input reverse current	I_R			V _R = 5 V, Ta = 25 ℃	-	-	10	μΑ
Input capacitance (between Anode and Cathode)	Ct			V = 0 V, f = 1 MHz, Ta = 25 ℃	-	20	ı	pF
FAULT low level output	VFAULTL			IFAULT = 1.1 mA, V _{CC1} = 5.5 V	_	0.27	0.4	V
voltage	VFAULIL			$I_{\text{FAULT}} = 1.1 \text{ mA}, V_{\text{CC1}} = 2.7 \text{ V}$	_	0.27	0.4	٧
FAULT high level output	Ifaulth			$V_{\overline{FAULT}} = V_{CC1} = 5.5 \text{ V}, \text{ Ta} = 25 ^{\circ}\text{C}$	_	-	0.5	
current	IFAULIH			$V_{\text{FAULT}} = V_{\text{CC1}} = 2.7 \text{ V, Ta} = 25 ^{\circ}\text{C}$	-	_	0.3	μΑ
Peak high level output current	I _{OPH}	Note 1	13.1.1	$I_F = 10$ mA, $V_{OUT} = V_{CC2} - 4$ V	-	-2.9	-2.0	А
Peak low level output current	I _{OPL}	Note 1	13.1.2	$V_{OUT} = V_{EE} + 2.5 V$	2.0	3.1	-	А
Low level output current during fault condition	I _{OLF}		13.1.3	V _{OUT} - V _{EE} = 14 V	90	180	230	mA
High level output voltage	V _{OH}		13.1.4	I _{OUT} = - 650 μA	V _{CC2} -	V _{CC2} -	-	
Low level output voltage	V _{OL}		13.1.5	I _{OUT} = 100 mA	_	0.12	0.5	٧
Clamp threshold voltage	V _{tClamp}			I _{CL} = 100 mA	-	2.3	ı	
Clamp low level sinking current	I _{CL}		13.1.6	$V_{Clamp} = V_{EE} + 2.5 V$	0.35	2.2	ı	Α
High level supply current	I _{CC2H}		13.1.7	I _F = 10 mA	-	2.9	5	
Low level supply current	I _{CC2L}		13.1.8	$I_F = 0 \text{ mA}$	-	2.2	5	
Blanking capacitor charging current	I _{CHG}		13.1.9	$I_F = 10$ mA, $V_{DESAT} = 2$ V	-0.33	-0.26	-0.13	mA
Blanking capacitor discharging current	I _{DSCHG}		13.1.10	V _{DESAT} = 7 V	10	27.7	I	
DESAT threshold voltage	V_{DESAT}		13.1.11	$I_F = 10 \text{ mA}, I_{DESAT} > 0$	6.0	6.6	7.5	
UVLO threshold voltage	V _{UVLO} ⁺		13.1.12	$I_F = 10$ mA, $V_{OUT} > 5$ V	10.5	11.4	12.5	V
OVLO tillesilola voltage	V _{UVLO}		13.1.12	$I_F = 10$ mA, $V_{OUT} < 5$ V	9.2	10.0	11.1	V
UVLO hysteresis	UVLO _{HYS}			V _{UVLO} ⁺ - V _{UVLO} ⁻	0.4	1.4	-	
Threshold input current (L/H)	I _{FLH}		13.1.13	V _{CC2} = 30 V, V _{OUT} > 5 V	-	1.1	6.0	mA
Threshold input voltage (H/L)	V _{FHL}			V _{CC2} = 30 V, V _{OUT} < 5 V	0.8	-	-	>
								_

Note: All typical values are at V_{CC2} – V_E = 30 V, T_a = 25 $^{\circ}$ C, unless otherwise noted.

Note 1: I_0 application time $\leq 10~\mu s$, single pulse

10. Isolation Characteristics (Unless otherwise specified, Ta = 25 °C)

Characteristics	Symbol	Note	Test Conditions	Min	Тур.	Max	Unit
Total capacitance (input to output)	CS	Note 1	V _S = 0 V, f = 1 MHz	ı	1.0	_	pF
Isolation resistance	R_S	Note 1	V _S = 500 V, R.H. ≤ 60 %	10 ¹²	1014	_	Ω
Isolation voltage	BV_S	Note 1	AC, 60 s	5000	-	-	Vrms

Note 1: This device considered a two-terminal device: All pins on the LED & feedback IC side are shorted together, and all pin on the Output IC side are shorted together.



11. Switching Characteristics (Note)

(Unless otherwise specified, Ta = - 40 to 110 °C, V_{CC2} - V_{EE} = 15 to 30 V, V_E - V_{EE} = 0 V)

(0111000)		e specified,			=== =/ = CC2	VEE - 13 (0			EE - (
Character	istics	Symbol	Note	Test Circuit	Test Cond	litions	Min	Тур.	Max	Unit		
Propagation	$L \rightarrow H$	t _{pLH}				$I_F = 0 \rightarrow 10$ mA	100	170	250			
delay time	$H \rightarrow L$	t _{pHL}	Note 1			$\begin{array}{l} I_F = 10 \rightarrow 0 \\ mA \end{array}$	100	165	250			
Pulse width dist	ortion	t _{pHL} -t _{pLH}			$R_g = 10 \Omega$, $C_q = 10 nF$,	I _F = 0 ↔ 10	-	5	50			
Propagation del (device to devic		t _{psk}	Note 1 Note 2	13.1.14	f = 10 kHz, duty = 50 %	mA	-150	_	150	ns		
Rise time		t _r	Note 1	_				$I_F = 0 \rightarrow 10$ mA	ı	58	ı	
Fall time		t _f	Note 1			$\begin{array}{l} I_F = 10 \rightarrow 0 \\ mA \end{array}$	-	57	-			
DESAT sense to V _{OUT} delay	90%	t _{DESAT} (90%)					-	145	500	ns		
DESAT sense to V _{OUT} delay	10%	t _{DESAT(10%)}			$C_{DESAT} = 100 \text{ pF},$ $R_{q} = 10 \Omega,$		_	2.1	3			
DESAT leading blanking time	edge	t _{DESAT(LEB)}			$C_g = 10 \text{ nF}$		-	1.4	-	μs		
DESAT sense to V _{DESAT} delay	50%	t _{DESAT(LOW)}		13.1.15				167	_	ns		
DESAT dense to level FAULT sign		t _{DESAT} (FAULT)	Note 3		$C_{DESAT} = 100 \text{ pF},$ $R_g = 10 \Omega,$	$C_F = Open$ $C_F = 1 nF$	-	340	500	ns ns		
1010.171021 0.91					$C_g = 10 \text{ nF},$	CF = 1 IIF	_	640	_			
DESAT input mi	ute time	t _{DESAT(MUTE)}			$V_{CC1} = 5 V$, $R_F = 2.1 k\Omega$	_	15	25.5	40	μs		
High lovel comp	nan mada		Note 3	12 1 16	Ta = 25 ℃,	$C_F = Open$	±25	±40	_			
High level comr transient immu		CM _H	Note 4	13.1.17	$V_{CM} = 1500 V_{P-P},$ $V_{CC2} = 30 V,$	C _F = 1 nF	±50	±100		kV/μs		
Low level comm		CML	Note 3	13.1.18	$R_F = 2.1 \text{ k}\Omega,$ $R_Q = 10 \Omega,$	C _F = Open	±25	±40	ı	.v/μ5		
transient immu	nity	O IL	Note 5	13.1.19	$C_g = 10 \text{ nF}$	C _F = 1 nF	±50	±100	_			

Note: All typical values are at $V_{CC2} - V_E = 30 \text{ V}$, $T_a = 25 \, ^{\circ}\text{C}$, unless otherwise noted.

Note 1: Input signal: f = 10 kHz, duty = 50 %, tr = tf = 5 ns or less

Note 2: The propagation delay skew, t_{psk} , is equal to the magnitude of the worst-case difference in t_{pHL} and/or t_{pLH} that will be seen between units at the same given conditions (supply voltage, input current, temperature, etc).

Note 3: Even C_F is open, less than 15 pF of probe and stray wiring capacitance is included.

Note 4: High level common mode transient immunity is the maximum tolerable slew rate (dV_{CM}/dt) of the common mode pulse (V_{CM}) to assure that the output will remain in the high state $(V_{OUT} > 23 \text{ V}, V_{FAULT} > 3 \text{ V})$.

Note 5: Low level common mode transient immunity is the maximum tolerable slew rate (dV_{CM}/dt) of the common mode pulse (V_{CM}) to assure that the output will remain in a low state ($V_{OUT} < 1 \text{ V}$, $V_{FAULT} < 2 \text{ V}$).



12. Application Information




Fig 12.1 Recommended application circuit with positive gate drive, desaturation detection and active Miller clamp




Fig 12.2 Recommended application circuit with negative gate drive, external booster transistors and desaturation detection

Note : Bypass capacitors (1 μ F) must be connected between pin 13 (V_{CC2}) and 16 (V_E) to stabilize the operation of the high gain linear amplifier. When $V_E - V_{EE} > 0$ V (with negative gate drive), another bypass capacitor (1 μ F) must be connected between pin 9 or 12 (V_{EE}) and 16 (V_E). Failure to provide the bypassing may impair the switching property. The total lead length between each capacitor and the coupler should not exceed 1 cm.

Refer to the connection of pin 14 and pin 16 for a desaturation detection function. The desaturation diode D_{DESAT} 600V / 1200V fast recovery type and capacitor C_{BLANK} are external components required for fault detection circuits. Also, select a resistance R_{DESAT} of 500 ohms or more for protection of DESAT pin 14. For details, refer to the application note "Smart Gate Driver Coupler Tips for Designing DESAT Detection Circuits".

: Zener diode for DESAT pin protection. CUZ8V2 is recommended.

: Schottky diode for DESAT false detection prevention. CUS05F30 is recommended.



13. Characteristics Figures

13.1. Test Circuits




Fig. 13.1.1 I_{OPH} Test Circuit




Fig. 13.1.2 I_{OPL} Test Circuit




Fig. 13.1.3 I_{OLF} Test Circuit




Fig. 13.1.4 V_{OH} Test Circuit




Fig. 13.1.5 V_{OL} Test Circuit




Fig. 13.1.6 I_{CL} Test Circuit




Fig. 13.1.7 I_{CC2H} Test Circuit




Fig. 13.1.8 I_{CC2L} Test Circuit






Fig. 13.1.9 I_{CHG} Test Circuit




Fig. 13.1.10 I_{DSCHG} Test Circuit




Fig. 13.1.11 V_{DESAT} Test Circuit




Fig. 13.1.12 V_{UVLO} Test Circuit





Fig. 13.1.13 I_{FLH} Test Circuit

 $I_F = 10 \text{ mA (P.G)}$ $(f = 10 \text{ kHz}, \text{ duty} = 50 \%, t_r = t_f = 5 \text{ ns or less})$



P.G.: Pulse Generator




Fig. 13.1.14 t_{PLH} , t_{PHL} , t_{r} , t_{f} Test Circuit and Waveform






Fig. 13.1.15 t_{DESAT}(90%), t_{DESAT}(10%), t_{DESAT}(LEB), t_{DESAT}(LOW), tDESAT(FAULT), tDESAT(MUTE) Test Circuit and Waveform




Fig. 13.1.16 CM_H refer to V_E Test Circuit




Fig. 13.1.17 CM_H refer to V_S Test Circuit




Fig. 13.1.18 CM_L refer to V_E Test Circuit




Fig. 13.1.20 CM_H, CM_L refer to V_E Waveform

t_r (µs)

t_r (µs)




Fig. 13.1.19 CM_L refer to V_S Test Circuit




Fig. 13.1.21 CM_H, CM_L refer to V_S Waveform



13.2 Timing Chart




Fig 13.2.1 Normal state




Fig 13.2.2 Protection state (when I_F turns off within the $t_{DESAT(MUTE)}$)




Fig 13.2.3 Protection state (when I_F turns off after the $t_{DESAT(MUTE)}$)



13.3 Characteristics Curves (Note)




Fig 13.3.1 I_F - V_F




Fig 13.3.3 I_{OPH} - T_a




Fig 13.3.5 (V_{OH} - V_{CC2}) - T_a




Fig 13.3.2 $I_F - T_a$




Fig 13.3.4 I_{OPL} - T_a




Fig 13.3.6 V_{OL} - T_a






Fig 13.3.7 V_{OH} - I_{OPH}




Fig 13.3.9 I_{CL} – T_a




Fig 13.3.11 I_{CC2} - V_{CC2}




Fig 13.3.8 V_{OL} - I_{OPL}




Fig 13.3.10 I_{CC2} – T_a




Fig 13.3.12 I_{CHG} - T_a






Fig 13.3.13 V_{DESAT} - T_a




Fig 13.3.15 t_{pLH} , t_{pHL} - T_a




Fig 13.3.17 t_{pLH} , t_{pHL} - R_g




Fig 13.3.14 I_{FLH} - T_{a}




Fig 13.3.16 t_{pLH} , t_{pHL} - V_{CC2}




Fig 13.3.18 $\ t_{\text{pLH}},\, t_{\text{pHL}}$ - C_{g}






Fig 13.3.19 $t_{DESAT(90\%)}$ - T_a




Fig 13.3.21 $t_{DESAT(10\%)}$ - R_g




Fig 13.3.23 $t_{DESAT(LEB)}$ - T_a




Fig 13.3.20 $t_{DESAT(10\%)}$ - T_a




Fig 13.3.22 $t_{\text{DESAT}(10\%)}$ - C_g




Fig 13.3.24 t_{DESAT(FAULT)} - T_a






Fig 13.3.25 $t_{DESAT(LOW)}$ - T_a




Fig 13.3.26 $t_{DESAT(MUTE)}$ - T_a

Note: The above characteristics curves are presented for reference only and not guaranteed by production test, unless otherwise noted.



14. Soldering and Storage

14.1. Precautions for Soldering

The soldering temperature should be controlled as closely as possible to the conditions shown below, irrespective of whether a soldering iron or a reflow soldering method is used.


· When using soldering reflow.

The soldering temperature profile is based on the package surface temperature.

(See the figure shown below, which is based on the package surface temperature.)

Reflow soldering must be performed once or twice.

The mounting should be completed with the interval from the first to the last mountings being 2 weeks.



	Symbol	Min	Max	Unit
Preheat temperature	Ts	150	200	°C
Preheat time	ts	60	120	S
Ramp-up rate (T _L to T _P)			3	°C/s
Liquidus temperature	TL	217		°C
Time above T _L	tL	60	150	S
Peak temperature	T _P		260	°C
Time during which T_c is between $(T_P - 5)$ and T_P	t _P		30	s
Ramp-down rate $(T_P \text{ to } T_L)$			6	°C/s

An Example of a Temperature Profile When Lead(Pb)-Free Solder Is Used

· When using soldering flow

Preheat the device at a temperature of 150° C (package surface temperature) for 60 to 120 seconds. Mounting condition of 260° C within 10 seconds is recommended.

Flow soldering must be performed once.

· When using soldering Iron

Complete soldering within 10 seconds for lead temperature not exceeding 260° C or within 3 seconds not exceeding 350° C.


Heating by soldering iron must be done only once per lead.

14.2. Precautions for General Storage


- · Avoid storage locations where devices may be exposed to moisture or direct sunlight.
- · Follow the precautions printed on the packing label of the device for transportation and storage.
- · Keep the storage location temperature and humidity within a range of 5° to 35° and 45 % to 75 %, respectively.
- Do not store the products in locations with poisonous gases (especially corrosive gases) or in dusty conditions.
- Store the products in locations with minimal temperature fluctuations. Rapid temperature changes during storage can cause condensation, resulting in lead oxidation or corrosion, which will deteriorate the solderability of the leads.
- · When restoring devices after removal from their packing, use anti-static containers.
- · Do not allow loads to be applied directly to devices while they are in storage.
- If devices have been stored for more than two years under normal storage conditions, it is recommended that you check the leads for ease of soldering prior to use.



15. Land Pattern Dimensions (for reference only)



16. Marking





17. EN 60747-5-5 Option (D4) Specification

• Part number: TLP5222 (Note 1)

• The following part naming conventions are used for the devices that have been qualified according to option (D4) of EN 60747.

Example: TLP5222(D4-TP,E

D4: EN 60747 option

TP: Tape type

E: [[G]]/RoHS COMPATIBLE (Note 2)

Note 1: Use TOSHIBA standard type number for safety standard application.

e.g., TLP5222(D4-TP,E \rightarrow TLP5222

Note 2: Please contact your Toshiba sales representative for details on environmental information such as the product's RoHS compatibility.

RoHS is the Directive 2011/65/EU of the European Parliament and of the Council of 8 June 2011 on the restriction of the use of certain hazardous substances in electrical and electronic equipment.

Description	Symbol	Rating	Unit
Application classification			
for rated mains voltage ≤ 600 Vrms for rated mains voltage ≤ 1000 Vrms		I-IV I-III	_
Climatic classification		40 / 110 / 21	_
Pollution degree		2	_
Maximum operating insulation voltage	VIORM	1230	Vpeak
Input to output test voltage, Method A Vpr = 1.6 × VIORM, type and sample test tp = 10 s, partial discharge < 5 pC	Vpr	1970	Vpeak
Input to output test voltage, Method B Vpr = 1.875 × VIORM, 100 % production test tp = 1 s, partial discharge < 5 pC	Vpr	2310	Vpeak
Highest permissible overvoltage (transient overvoltage, tpr = 60 s)	VTR	8000	Vpeak
Safety limiting values (max. permissible ratings in case of fault, also refer to thermal derating curve) current (input current IF, $P_{SO} = 0$) power (output or total power dissipation) temperature	Isi Pso Ts	400 1200 175	mA mW °C
Insulation resistance $ \begin{array}{c} \text{V}_{1O} = 500 \text{ V, } T_a = 25 \text{ °C} \\ \text{V}_{1O} = 500 \text{ V, } T_a = 100 \text{ °C} \\ \text{V}_{1O} = 500 \text{ V, } T_a = T_s \\ \end{array} $	Rsi	≥ 10 ¹² ≥ 10 ¹¹ ≥ 10 ⁹	Ω

Fig 17.1 EN 60747 Insulation Characteristics




Minimum creepage distance	Cr	8.0 mm
Minimum clearance	CI	8.0 mm
Minimum insulation thickness	ti	0.4 mm
Comparative tracking index	CTI	500

Fig 17.2 Insulation Related Specifications (Note)

This photocoupler is suitable for safe electrical isolation only within the safety limit data. Maintenance of the safety data shall be ensured by means of protective circuits.



Fig 17.3 Marking on Packing for EN 60747



Marking Example (Note) Fig 17.4

The above marking is applied to the photocouplers that have been qualified according to option (D4) of Note: EN 60747.






Fig 17.5 **Measurement Procedure**




18. Ordering Information (Example of Item Name)

Item Name	VDE Option	Packing (MOQ)
TLP5222(E		Magazine (50 pcs)
TLP5222(TP,E		Tape and reel (1500 pcs)
TLP5222(D4,E	EN 60747-5-5	Magazine (50 pcs)
TLP5222(D4-TP,E	EN 60747-5-5	Tape and reel (1500 pcs)



Package Dimensions

Unit: mm



Weight: 0.364 g (typ.)

Package	Name	(s)

TOSHIBA: 11-10M1



RESTRICTIONS ON PRODUCT USE

Toshiba Corporation and its subsidiaries and affiliates are collectively referred to as "TOSHIBA". Hardware, software and systems described in this document are collectively referred to as "Product".

- TOSHIBA reserves the right to make changes to the information in this document and related Product without notice.
- This document and any information herein may not be reproduced without prior written permission from TOSHIBA. Even with TOSHIBA's written permission, reproduction is permissible only if reproduction is without alteration/omission.
- Though TOSHIBA works continually to improve Product's quality and reliability, Product can malfunction or fail. Customers are responsible for complying with safety standards and for providing adequate designs and safeguards for their hardware, software and systems which minimize risk and avoid situations in which a malfunction or failure of Product could cause loss of human life, bodily injury or damage to property, including data loss or corruption. Before customers use the Product, create designs including the Product, or incorporate the Product into their own applications, customers must also refer to and comply with (a) the latest versions of all relevant TOSHIBA information, including without limitation, this document, the specifications, the data sheets and application notes for Product and the precautions and conditions set forth in the "TOSHIBA Semiconductor Reliability Handbook" and (b) the instructions for the application with which the Product will be used with or for. Customers are solely responsible for all aspects of their own product design or applications, including but not limited to (a) determining the appropriateness of the use of this Product in such design or applications; (b) evaluating and determining the applicability of any information contained in this document, or in charts, diagrams, programs, algorithms, sample application circuits, or any other referenced documents; and (c) validating all operating parameters for such designs and applications. TOSHIBA ASSUMES NO LIABILITY FOR CUSTOMERS' PRODUCT DESIGN OR APPLICATIONS.
- PRODUCT IS NEITHER INTENDED NOR WARRANTED FOR USE IN EQUIPMENTS OR SYSTEMS THAT REQUIRE
 EXTRAORDINARILY HIGH LEVELS OF QUALITY AND/OR RELIABILITY, AND/OR A MALFUNCTION OR FAILURE OF WHICH
 MAY CAUSE LOSS OF HUMAN LIFE, BODILY INJURY, SERIOUS PROPERTY DAMAGE AND/OR SERIOUS PUBLIC IMPACT
 ("UNINTENDED USE"). Except for specific applications as expressly stated in this document, Unintended Use includes, without
 limitation, equipment used in nuclear facilities, equipment used in the aerospace industry, medical equipment, equipment used for
 automobiles, trains, ships and other transportation, traffic signaling equipment, equipment used to control combustions or explosions,
 safety devices, elevators and escalators, devices related to electric power, and equipment used in finance-related fields. IF YOU USE
 PRODUCT FOR UNINTENDED USE, TOSHIBA ASSUMES NO LIABILITY FOR PRODUCT. For details, please contact your
 TOSHIBA sales representative.
- . Do not disassemble, analyze, reverse-engineer, alter, modify, translate or copy Product, whether in whole or in part.
- Product shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any
 applicable laws or regulations.
- The information contained herein is presented only as guidance for Product use. No responsibility is assumed by TOSHIBA for any infringement of patents or any other intellectual property rights of third parties that may result from the use of Product. No license to any intellectual property right is granted by this document, whether express or implied, by estoppel or otherwise.
- ABSENT A WRITTEN SIGNED AGREEMENT, EXCEPT AS PROVIDED IN THE RELEVANT TERMS AND CONDITIONS OF SALE
 FOR PRODUCT, AND TO THE MAXIMUM EXTENT ALLOWABLE BY LAW, TOSHIBA (1) ASSUMES NO LIABILITY
 WHATSOEVER, INCLUDING WITHOUT LIMITATION, INDIRECT, CONSEQUENTIAL, SPECIAL, OR INCIDENTAL DAMAGES OR
 LOSS, INCLUDING WITHOUT LIMITATION, LOSS OF PROFITS, LOSS OF OPPORTUNITIES, BUSINESS INTERRUPTION AND
 LOSS OF DATA, AND (2) DISCLAIMS ANY AND ALL EXPRESS OR IMPLIED WARRANTIES AND CONDITIONS RELATED TO
 SALE, USE OF PRODUCT, OR INFORMATION, INCLUDING WARRANTIES OR CONDITIONS OF MERCHANTABILITY, FITNESS
 FOR A PARTICULAR PURPOSE, ACCURACY OF INFORMATION, OR NONINFRINGEMENT.
- GaAs (Gallium Arsenide) is used in Product. GaAs is harmful to humans if consumed or absorbed, whether in the form of dust or vapor. Handle with care and do not break, cut, crush, grind, dissolve chemically or otherwise expose GaAs in Product.
- Do not use or otherwise make available Product or related software or technology for any military purposes, including without limitation, for the design, development, use, stockpiling or manufacturing of nuclear, chemical, or biological weapons or missile technology products (mass destruction weapons). Product and related software and technology may be controlled under the applicable export laws and regulations including, without limitation, the Japanese Foreign Exchange and Foreign Trade Law and the U.S. Export Administration Regulations. Export and re-export of Product or related software or technology are strictly prohibited except in compliance with all applicable export laws and regulations.
- Please contact your TOSHIBA sales representative for details as to environmental matters such as the RoHS compatibility of
 Product. Please use Product in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled
 substances, including without limitation, the EU RoHS Directive. TOSHIBA ASSUMES NO LIABILITY FOR DAMAGES OR LOSSES
 OCCURRING AS A RESULT OF NONCOMPLIANCE WITH APPLICABLE LAWS AND REGULATIONS.

TOSHIBA ELECTRONIC DEVICES & STORAGE CORPORATION

https://toshiba.semicon-storage.com/

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Toshiba:

TLP5222(D4-TP,E