



### **FEATURES**

- High Performance
  - 150 MHz -3 dB Bandwidth ( $V_{CC} = \pm 5 \text{ V}$ )
  - 650 V/ $\mu$ s Slew Rate (V<sub>CC</sub> = ±15 V)
  - -89 dB Third Harmonic Distortion at 1 MHz
  - 83 dB Total Harmonic Distortion at 1 MHz
  - 7.6 nV/√Hz Input-Referred Noise
- Differential Input/Differential Output
  - Balanced Outputs Reject Common-Mode Noise
  - Differential Reduced Second Harmonic Distortion
- Wide Power-Supply Range
  - V<sub>CC</sub> = 5 V Single-Supply to ±15 V Dual Supply
- I<sub>CC(SD)</sub> = 1 mA (V<sub>CC</sub> = ±5) in Shutdown Mode (THS4150)

### **KEY APPLICATIONS**

- Single-Ended to Differential Conversion
- Differential ADC Driver
- Differential Antialiasing
- Differential Transmitter and Receiver
- Output Level Shifter


#### DESCRIPTION

The THS415x is one in a family of fully differential input/differential output devices fabricated using Texas Instruments' state-of-the-art BiComl complementary bipolar process.

The THS415x is made of a true fully-differential signal path from input to output. This design leads to an excellent common-mode noise rejection and improved total harmonic distortion.


### **RELATED DEVICES**

DEVICE	DESCRIPTION
THS412x	100 MHz, 43 V/μs, 3.7 nV/√ <del>Hz</del>
THS413x	150 MHz, 51 V/μs, 1.3 nV/√ <del>Hz</del>
THS414x	160 MHz, 450 V/μs, 6.5 nV/√Hz




HIGH-SPEED DIFFERENTIAL I/O FAMILY							
DEVICE	NUMBER OF CHANNELS	SHUTDOWN					
THS4150	1	Х					
THS4151	1	-					

### Typical A/D Application Circuit



THS4151
TOTAL HARMONIC DISTORTION





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PowerPAD is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

#### AVAILABLE OPTIONS(1)

T <sub>A</sub>	SMALL OUTLINE/D)	MSOP PowerP	PAD™	MSOP	EVALUATION MODULES		
	SMALL OUTLINE(D)	(DGN) SYMBOL		(DGK) SYMBOL			
0°C to 70°C	THS4150CD	THS4150CDGN	AQB	THS4150CDGK	ATT	THS4150EVM	
0 0 10 70 0	THS4151CD	THS4151CDGN	AQD	THS4151CDGK	ATU	THS4151EVM	
-40°C to 85°C	THS4150ID	THS4150IDGN	AQC	THS4150IDGK	AST	-	
-40 C t0 65 C	THS4151ID	THS4151IDGN	AQE	THS4151IDGK	ASU	_	

<sup>(1)</sup> For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com.

## **ABSOLUTE MAXIMUM RATINGS**(1)

Over operating free-air temperature range (unless otherwise noted).

			UNIT	
V <sub>CC+</sub> to	Supply voltage		±16.5 V	
VI	Input voltage		±V <sub>CC</sub>	
lo	Output current <sup>(2)</sup>		150 mA	
V <sub>ID</sub>	Differential input voltage	±6 V		
	Continuous total power dissipation		See Dissipation Rating Table	
_	Maximum junction temperature (3)	150°C		
TJ	Maximum junction temperature, co	125°C		
_		C suffix	0°C to 70°C	
T <sub>A</sub>	Operating free-air temperature	I suffix	-40°C to 85°C	
T <sub>stg</sub>	Storage temperature	−65°C to 150°C		
	Lead temperature (5)			
		НВМ	2500 V	
	ESD ratings	CDM	1500 V	
		MM	200 V	

- (1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) The THS415x may incorporate a PowerPad<sup>™</sup> on the underside of the chip. This acts as a heatsink and must be connected to a thermally dissipative plane for proper power dissipation. Failure to do so may result in exceeding the maximum junction temperature which could permanently damage the device. See TI technical briefs SLMA002 and SLMA004 for more information about utilizing the PowerPad<sup>™</sup> thermally enhanced package.
- (3) The absolute maximum temperature under any condition is limited by the constraints of the silicon process.
- (4) The maximum junction temperature for continuous operation is limited by package constraints. Operation above this temperature may result in reduced reliability and/or lifetime of the device.
- (5) See the MSL/Reflow Rating information provided with the material, or see Tl's web site at www.ti.com for the latest information.



### **DISSIPATION RATING TABLE**

PACKAGE	$\theta_{JA}^{(1)}$	θјс	POWER I	RATING <sup>(2)</sup>
PACKAGE	(°C/W)	(°C/W)	$T_A = 25^{\circ}C$	$T_A = 85^{\circ}C$
D	97.5	38.3	1.02 W	410 mW
DGN	58.4	4.7	1.71 W	685 mW
DGK	260	54.2	385 mW	154 mW

- (1) This data was taken using the JEDEC standard High-K test PCB.
- (2) Power rating is determined with a junction temperature of 125°C. This is the point where distortion starts to substantially increase. Thermal management of the final PCB should strive to keep the junction temperature at or below 125°C for best performance and long term reliability.

### RECOMMENDED OPERATING CONDITIONS

			MIN	TYP MAX	UNIT	
V <sub>CC+</sub> to	Supply voltage	Dual supply	±2.5	±15	\/	
$V_{CC+}$ to $V_{CC-}$	Supply voltage	5	30	V		
_	Operating free air temperature	C suffix	0	70	°C	
IA	Operating free-air temperature	I suffix	-40	85	- (,	

### **ELECTRICAL CHARACTERISTICS**

At  $V_{CC}$  = 15 V,  $R_L$  = 800  $\Omega$ ,  $T_A$  = 25°C (unless otherwise noted).

	PARAMETER	TEST	CONDITIONS	MIN	TYP	MAX	UNIT
DYNA	MIC PERFORMANCE		"				
		V <sub>CC</sub> = 5			150		
BW	Small-signal bandwidth (-3 dB)	$V_{CC} = \pm 5$	Gain = 1, $R_f = 390 \Omega$		150		MHz
		$V_{CC} = \pm 15$	117 - 000 11		150		
		V <sub>CC</sub> = 5			80		
BW	Small-signal bandwidth (-3 dB)	$V_{CC} = \pm 5$	Gain = 2, $R_f = 750 \Omega$		81		MHz
		$V_{CC} = \pm 15$	11 - 700 11		81		
SR	Slew rate <sup>(1)</sup>	$V_{CC} = \pm 15,$	Gain = 1		650		V/μs
	Settling time to 0.1%	Differential step voltage = 2 V <sub>PP</sub> ,			53		
t <sub>s</sub>	Settling time to 0.01%	Gain = 1			247	247	ns
DISTO	RTION PERFORMANCE		·				
		V 5	f = 1 MHz		-85		
		$V_{CC} = 5$	f = 8 MHz		-66		dB
THD	Total harmonic distortion		f = 1 MHz		-83		
טחו	Differential input, differential output Gain = 1, $R_f = 390 \Omega$ , $R_L = 800 \Omega$ , $V_O = 2 V_{PP}$		f = 8 MHz		-65		
			f = 1 MHz		-84		
		$V_{CC} = \pm 15$	f = 8 MHz		-65		
	Spurious free dynamic range (SFDR)	$V_O = 2 V_{PP}$	f = 1 MHz		-87		dB
	Third intermodulation distortion	$V_{O} = 0.14 V_{RMS}$ , Gain = 1, f = 20 MHz			-95		dBc
NOISE	PERFORMANCE						
V <sub>n</sub>	Input voltage noise	f > 10 kHz			7.6		nV/√Hz
In	Input current noise	f > 10 kHz			1.78		pA/√Hz

(1) Slew rate is measured from an output level range of 25% to 75%.



At  $V_{CC}$  = 15 V,  $R_L$  = 800  $\Omega$ ,  $T_A$  = 25°C (unless otherwise noted).

	PARAMETER	TEST	CONDITIONS	MIN	TYP	MAX	UNIT	
DC PER	RFORMANCE			<u> </u>				
	Open loop gain	$T_A = 25^{\circ}C$		63	67		dB	
	Open loop gain	T <sub>A</sub> = full range	e <sup>(2)</sup>	60			uБ	
	lanut offeet voltage	T <sub>A</sub> = 25°C			1.1	7		
.,	Input offset voltage	T <sub>A</sub> = full range	Э			8.5	mV	
Vos	Input offset voltage, referred to V <sub>OCM</sub>	T <sub>A</sub> = 25°C			0.6	8		
	Offset drift	T <sub>A</sub> = full range	Э		7		μV/°C	
I <sub>IB</sub>	Input bias current	<b>T</b> (			4.3	15	μΑ	
los	Input offset current	T <sub>A</sub> = full range	9		250	1200	nA	
	Offset drift	T <sub>A</sub> = full range	9		0.7		nA/°C	
	Shutdown delay to output	T <sub>A</sub> = full range	9		1.1		μs	
INPUT (	CHARACTERISTICS						<u> </u>	
CMRR	Common-mode rejection ratio	T <sub>A</sub> = full range	9	-75	-83		dB	
					V <sub>S-</sub> +1.5V			
$V_{ICR}$	Common-mode input voltage range			to			V	
	lanut registance	Manageradiate	a a a b in next to remin al		V <sub>S+</sub> -1.5V		MO	
r <sub>l</sub>	Input resistance	Measured Into	each input terminal		3.9		MΩ	
C <sub>I</sub>	Input capacitance, closed loop	Open loop/sin	alo ondod		0.4		pF Ω	
r <sub>o</sub>	Output resistance		igie ended				Ω	
r <sub>o(SD)</sub>	Output resistance	Shutdown			636		12	
OUTPU	T CHARACTERISTICS		T 05°C	404-00	0.0 += 4.4			
		$V_{CC} = 5 V$	T <sub>A</sub> = 25°C	1.2 to 3.8	0.9 to 4.1			
			T <sub>A</sub> = full range	1.2 to 3.8			+	
Output v	oltage swing	$V_{CC} = \pm 5 \text{ V}$	T <sub>A</sub> = 25°C	±3.7	±3.9		V	
			T <sub>A</sub> = full range	±3.6				
		$V_{CC} = \pm 15 \text{ V}$	T <sub>A</sub> = 25°C	±11.6	±12.7			
			T <sub>A</sub> = full range	±11				
		$V_{CC} = 5 V$	T <sub>A</sub> = 25°C	30	45			
			T <sub>A</sub> = full range	25				
lo	Output current, $R_L = 7\Omega$	$V_{CC} = \pm 5 \text{ V}$	T <sub>A</sub> = 25°C	45	60		mA	
Ü			T <sub>A</sub> = full range	35			111/5	
		V <sub>CC</sub> = ±15 V	$T_A = 25^{\circ}C$	65	85			
		100 =101	T <sub>A</sub> = full range	50				
POWER	R-SUPPLY			1		1		
V <sub>CC</sub>	Supply voltage range	Single supply		4	30	33	V	
•00	Cupply Voltage lange	Split supply		±2	±15	±16.5	V	
		$V_{CC} = \pm 5 \text{ V}$	$T_A = 25^{\circ}C$		15.8	18.5		
loo	Quiescent current (per amplifier)	VCC - ±5 V	T <sub>A</sub> = full range			21	mA	
I <sub>CC</sub>	Quiescent current (per ampinier)	V +15 V	$T_A = 25^{\circ}C$		17.5	21	111/5	
		$V_{CC} = \pm 15 \text{ V}$ $T_A = \text{full range}$				23		
1	Quiescent current (shutdown) (THS4150) <sup>(3)</sup>	$T_A = 25^{\circ}C$			1	1.3	m۸	
I <sub>CC(SD)</sub>	Quiescent current (shutdown) (1H54150)(9)	T <sub>A</sub> = full range	e		-	1.5	mA	
Denn	Power aupply rejection ratio (4-)	T <sub>A</sub> = 25°C		70	90		٦D	
PSRR	Power-supply rejection ratio (dc)	T <sub>A</sub> = full range	9	65			dB	

<sup>(2)</sup> The full range temperature is 0°C to 70°C for the C suffix, and -40°C to 85°C for the I suffix.

<sup>(3)</sup> For detailed information on the behavior of the power-down circuit, see the *Power-down mode* description in the *Principles of Operation* section of this data sheet.





### **TYPICAL CHARACTERISTICS**

## **Table of Graphs**


			FIGURE
	Small-signal frequency response		1, 2
	Large-signal frequency response		3
	Settling time		4
SR	Slew rate	vs Temperature	5
	Total harmonic distortion	vs Frequency	6
	Total Harmonic distortion	vs Output voltage	7
	Harmonic distortion	vs Frequency	8–13
	Harmonic distortion	vs Output voltage	14–17
	Third intermodulation distortion	vs Output voltage	18
V <sub>n</sub>	Voltage noise	vs Frequency	19
In	Current noise	vs Frequency	20
Vo	Output voltage	vs Single-ended load resistance	21
	Power supply current shutdown	vs Supply voltage	22
	Output current range	vs Supply voltage	23
Vos	Single-ended output offset voltage	vs Common-mode output voltage	24
CMRR	Common-mode rejection ratio	vs Frequency	25
z	Impedance of the V <sub>OCM</sub> terminal	vs Frequency	26
z <sub>o</sub>	Output impedance (powered up)	vs Frequency	27
z <sub>o</sub>	Output impedance (shutdown)	vs Frequency	28
PSRR	Power-supply rejection ratio	vs Frequency	29


### TYPICAL CHARACTERISTICS










































































V<sub>O</sub> - Output Voltage - V














# Instruments


### TYPICAL CHARACTERISTICS (continued)


Output Impedance -  $\Omega$ 













#### **APPLICATION INFORMATION**

#### **RESISTOR MATCHING**

Resistor matching is important in fully differential amplifiers. The balance of the output on the reference voltage depends on matched ratios of the resistors. CMRR, PSRR, and cancellation of the second harmonic distortion will diminish if resistor mismatch occurs. Therefore, it is recommended to use 1% tolerance resistors or better to keep the performance optimized.

 $V_{\text{OCM}}$  sets the dc level of the output signals. If no voltage is applied to the  $V_{\text{OCM}}$  pin, it will be set to the midrail voltage internally defined as:

$$\frac{\left(V_{CC+}\right) + \left(V_{CC-}\right)}{2}$$

In the differential mode, the  $V_{OCM}$  on the two outputs cancel each other. Therefore, the output in the differential mode is the same as the input when gain is 1.  $V_{OCM}$  has a high bandwidth capability up to the typical operating range of the amplifier. For the prevention of noise going through the device, use a 0.1- $\mu$ F capacitor on the  $V_{OCM}$  pin as a bypass capacitor. Figure 30 shows the simplified diagram of the THS415x.




Figure 30. THS415x Simplified Diagram

#### **DATA CONVERTERS**

Data converters are one of the most popular applications for the fully differential amplifiers. The following schematic shows a typical configuration of a fully differential amplifier attached to a differential ADC.




Figure 31. Fully Differential Amplifier Attached to a Differential ADC

Fully differential amplifiers can operate with a single supply.  $V_{OCM}$  defaults to the midrail voltage,  $V_{CC}/2$ . The differential output may be fed into a data converter. This method eliminates the use of a transformer in the circuit. If the ADC has a reference voltage output ( $V_{ref}$ ), then it is recommended to connect it directly to the  $V_{OCM}$  of the amplifier using a bypass capacitor for stability. For proper operation, the input common-mode voltage to the input terminal of the amplifier should not exceed the common-mode input voltage range.




Figure 32. Fully Differential Amplifier Using a Single-Supply

Some single-supply applications may require the input voltage to exceed the common-mode input voltage range. In such cases, the following circuit configuration is suggested to bring the common-mode input voltage within the specifications of the amplifier.




Figure 33. Circuit With Improved Common-Mode Input Voltage



The following equation is used to calculate R<sub>PU</sub>:

$$R_{PU} = \frac{V_P - V_{CC}}{\left(V_{IN} - V_P\right) \frac{1}{RG} + \left(V_{OUT} - V_P\right) \frac{1}{RF}}$$

#### DRIVING A CAPACITIVE LOAD

Driving capacitive loads with high-performance amplifiers is not a problem as long as certain precautions are taken. The first is to realize that the THS415x has been internally compensated to maximize its bandwidth and slew rate performance. When the amplifier is compensated in this manner, capacitive loading directly on the output will decrease the device's phase margin leading to high-frequency ringing or oscillations. Therefore, for capacitive loads of greater than 10 pF, it is recommended that a resistor be placed in series with the output of the amplifier, as shown in Figure 34. A minimum value of 20  $\Omega$  should work well for most applications. For example, in 50- $\Omega$  transmission systems, setting the series resistor value to 20  $\Omega$  both isolates any capacitance loading and provides the proper line impedance matching at the source end.




Figure 34. Driving a Capacitive Load

#### **ACTIVE ANTIALIAS FILTERING**

For signal conditioning in ADC applications, it is important to limit the input frequency to the ADC. Low-pass filters can prevent the aliasing of the high frequency noise with the frequency of operation. Figure 35 presents a method by which the noise may be filtered in the THS415x.




Figure 35. Antialias Filtering

The transfer function for this filter circuit is:

$$\begin{split} H_{d}(f) &= \left( \frac{K}{-\left(\frac{f}{\text{FSF x fc}}\right)^{2} + \frac{1}{Q} \frac{jf}{\text{FSF x fc}} + 1} \right) x \left( \frac{\frac{Rt}{2R4 + Rt}}{1 + \frac{j2\pi fR4RtC3}{2R4 + Rt}} \right) \quad \text{Where } K = \frac{R2}{R1} \end{split}$$
 
$$\text{FSF x fc} &= \frac{1}{2\pi \sqrt{2 \text{ x } R2R3C1C2}} \text{ and } Q = \frac{\sqrt{2 \text{ x } R2R3C1C2}}{R3C1 + R2C1 + KR3C1}$$

K sets the pass band gain, fc is the cutoff frequency for the filter, FSF is a frequency-scaling factor, and Q is the quality factor.

$$FSF = \sqrt{Re^2 + |Im|^2} \text{ and } Q = \frac{\sqrt{Re^2 + |Im|^2}}{2Re}$$

where Re is the real part, and Im is the imaginary part of the complex pole pair. Setting R2 = R, R3 = mR, C1 = C, and C2 = nC results in:

FSF x fc 
$$= \frac{1}{2\pi RC \sqrt{2 \text{ x mn}}}$$
 and Q  $= \frac{\sqrt{2 \text{ x mn}}}{1 + \text{m}(1 + \text{K})}$ 

Start by determining the ratios, m and n, required for the gain and Q of the filter type being designed, then select C and calculate R for the desired fc.

#### PRINCIPLES OF OPERATION

#### THEORY OF OPERATION

The THS415x is a fully differential amplifier. Differential amplifiers are typically differential in/single out, whereas fully differential amplifiers are differential in/differential out.




Figure 36. Differential Amplifier Versus a Fully Differential Amplifier

To understand the THS415x fully differential amplifiers, the definition for the pinouts of the amplifier are provided.



Input voltage definition 
$$V_{ID} = \begin{pmatrix} V_{I+} \end{pmatrix} - \begin{pmatrix} V_{I-} \end{pmatrix} \qquad V_{IC} = \frac{\begin{pmatrix} V_{I+} \end{pmatrix} + \begin{pmatrix} V_{I-} \end{pmatrix}}{2}$$
 Output voltage definition 
$$V_{OD} = \begin{pmatrix} V_{O+} \end{pmatrix} - \begin{pmatrix} V_{O-} \end{pmatrix} \qquad V_{OC} = \frac{\begin{pmatrix} V_{O+} \end{pmatrix} + \begin{pmatrix} V_{O-} \end{pmatrix}}{2}$$
 Transfer function 
$$V_{OD} = V_{ID} \times A_{(f)}$$
 Output common mode voltage 
$$V_{OC} = V_{OCM}$$





Figure 37. Definition of the Fully Differential Amplifier

The following schematics depict the differences between the operation of the THS415x, a fully differential amplifier, in two different modes. Fully differential amplifiers can work with differential input or can be implemented as single in/differential out.



Note: For proper operation, maintain symmetry by setting  $R_f1=R_f2=R_f$  and  $R_{(g)}1=R_{(g)}2=R_{(g)}\Rightarrow A=R_f/R_{(g)}$ 

Figure 38. Amplifying Differential Signals




Figure 39. Single In With Differential Out

If each output is measured independently, each output is one-half of the input signal when the gain is 1. The following equations express the transfer function for each output:

$$V_{O+} = \frac{V_{I+}}{2} + V_{OCM}$$

The second output is equal and opposite in sign:

$$V_{O-} = \frac{-V_{I+}}{2} + V_{OCM}$$

V<sub>OCM</sub> will be set to midrails if it is not derived by any external power source.

Fully differential amplifiers may be viewed as two inverting amplifiers. In this case, the equation of an inverting amplifier holds true for gain calculations. One advantage of fully differential amplifiers is that they offer twice as much dynamic range compared to single-ended amplifiers. For example, a  $1-V_{PP}$  ADC can only support an input signal of  $1\ V_{PP}$ . If the output of the amplifier is  $2\ V_{PP}$ , then it will not be practical to feed a  $2-V_{PP}$  signal into the targeted ADC. Using a fully differential amplifier enables the user to break down the output into two  $1-V_{PP}$  signals with opposite signs and feed them into the differential input nodes of the ADC. In practice, the designer has been able to feed a 2-V peak-to-peak signal into a 1-V differential ADC with the help of a fully differential amplifier. The final result indicates twice as much dynamic range.

Figure 40 illustrates the increase in dynamic range. The gain factor should be considered in this scenario. The THS415x fully differential amplifier offers an improved CMRR and PSRR due to its symmetrical input and output. Furthermore, second harmonic distortion is improved. Second harmonics tend to cancel because of the symmetrical output.




Figure 40. Fully Differential Amplifier With Two 1-VPP Signals

Similar to the standard inverting amplifier configuration, input impedance of a fully differential amplifier is selected by the input resistor,  $R_{(g)}$ . If input impedance is a constraint in design, the designer may choose to implement the differential amplifier as an instrumentation amplifier. This configuration improves the input impedance of the fully differential amplifier. The following schematic depicts the general format of instrumentation amplifiers.



The general transfer function for this circuit is:

$$\frac{V_{OD}}{V_{IN1} - V_{IN2}} \ = \ \frac{R_f}{R_{(g)}} \left( 1 \ + \ \frac{2R2}{R1} \right)$$




Figure 41. Fully Differential Instrumentation Amplifier

#### CIRCUIT LAYOUT CONSIDERATIONS

To achieve the levels of high frequency performance of the THS415x, follow proper printed-circuit board high frequency design techniques. A general set of guidelines is given below. In addition, a THS415x evaluation board is available to use as a guide for layout or for evaluating the device performance.

- Ground planes—It is highly recommended that a ground plane be used on the board to provide all
  components with a low inductive ground connection. However, in the areas of the amplifier inputs and output,
  the ground plane can be removed to minimize the stray capacitance.
- Proper power supply decoupling—Use a 6.8-μF tantalum capacitor in parallel with a 0.1-μF ceramic capacitor on each supply terminal. It may be possible to share the tantalum among several amplifiers depending on the application, but a 0.1-μF ceramic capacitor should always be used on the supply terminal of every amplifier. In addition, the 0.1-μF capacitor should be placed as close as possible to the supply terminal. As this distance increases, the inductance in the connecting trace makes the capacitor less effective. The designer should strive for distances of less than 0.1 inches between the device power terminals and the ceramic capacitors.
- Sockets—Sockets are not recommended for high-speed operational amplifiers. The additional lead inductance in the socket pins will often lead to stability problems. Surface-mount packages soldered directly to the printed-circuit board is the best implementation.
- Short trace runs/compact part placements—Optimum high frequency performance is achieved when stray series inductance has been minimized. To realize this, the circuit layout should be made as compact as possible, thereby minimizing the length of all trace runs. Particular attention should be paid to the inverting input of the amplifier. Its length should be kept as short as possible. This will help to minimize stray capacitance at the input of the amplifier.
- Surface-mount passive components—Using surface-mount passive components is recommended for high
  frequency amplifier circuits for several reasons. First, because of the extremely low lead inductance of
  surface-mount components, the problem with stray series inductance is greatly reduced. Second, the small
  size of surface-mount components naturally leads to a more compact layout, thereby minimizing both stray
  inductance and capacitance. If leaded components are used, it is recommended that the lead lengths be kept
  as short as possible.



#### **POWER-DOWN MODE**

The power-down mode is used when power saving is required. The power-down terminal  $(\overline{PD})$  found on the THS415x is an active low terminal. If it is left as a no-connect terminal, the device will always stay on due to an internal 50 k $\Omega$  resistor to V<sub>CC</sub>. The threshold voltage for this terminal is approximately 1.4 V above V<sub>CC</sub>. This means that if the  $\overline{PD}$  terminal is 1.4 V above V<sub>CC</sub>, the device is active. If the  $\overline{PD}$  terminal is less than 1.4 V above V<sub>CC</sub>, the device is off. For example, if V<sub>CC</sub> = -5 V, then the device is on when PD reaches 3.6 V, (-5 V + 1.4 V = -3.6 V). By the same calculation, the device is off below -3.6 V. It is recommended to pull the terminal to V<sub>CC</sub> in order to turn the device off. Figure 42 shows the simplified version of the power-down circuit. While in the power-down state, the amplifier goes into a high-impedance state. The amplifier output impedance is typically greater than 1 M $\Omega$  in the power-down state.




Figure 42. Simplified Power-Down Circuit

Due to the similarity of the standard inverting amplifier configuration, the output impedance appears to be very low while in the power-down state. This is because the feedback resistor ( $R_f$ ) and the gain resistor ( $R_{(g)}$ ) are still connected to the circuit. Therefore, a current path is allowed between the input of the amplifier and the output of the amplifier. An example of the closed-loop output impedance is shown in Figure 43.

## **OUTPUT IMPEDANCE (SHUTDOWN)**




Figure 43.




#### **GENERAL PowerPAD DESIGN**

The THS415x is available packaged in a thermally-enhanced DGN package, which is a member of the PowerPAD family of packages. This package is constructed using a downset leadframe upon which the die is mounted [see Figure 44(a) and Figure 44(b)]. This arrangement results in the lead frame being exposed as a thermal pad on the underside of the package [see Figure 44(c)]. Because this thermal pad has direct thermal contact with the die, excellent thermal performance can be achieved by providing a good thermal path away from the thermal pad.

The PowerPAD package allows for both assembly and thermal management in one manufacturing operation. During the surface-mount solder operation (when the leads are being soldered), the thermal pad can also be soldered to a copper area underneath the package. Through the use of thermal paths within this copper area, heat can be conducted away from the package into either a ground plane or other heat dissipating device.

The PowerPAD package represents a breakthrough in combining the small area and ease of assembly of the surface mount with the, heretofore, awkward mechanical methods of heatsinking.

More complete details of the PowerPAD™ installation process and thermal management techniques can be found in the Texas Instruments Technical Brief, PowerPAD Thermally Enhanced Package (SLMA002). This document can be found at the TI web site (www.ti.com) by searching on the key word *PowerPAD*. The document can also be ordered through your local TI sales office. Refer to literature number SLMA002 when ordering.



A. The thermal pad is electrically isolated from all terminals in the package.

Figure 44. Views of Thermally Enhanced DGN Package



## **Revision History**

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Cł	hanges from Revision F (November, 2006) to Revision G	Pag	E
•	Corrected x-axis values in Figure 2		E





24-Aug-2018

### **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish (6)	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Sample
THS4150CD	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	4150C	Sample
THS4150CDG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	4150C	Sample
THS4150CDGN	ACTIVE	MSOP- PowerPAD	DGN	8	80	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	AQB	Sample
THS4150CDGNR	ACTIVE	MSOP- PowerPAD	DGN	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	AQB	Sample
THS4150CDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	4150C	Sample
THS4150ID	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	41501	Sample
THS4150IDGN	ACTIVE	MSOP- PowerPAD	DGN	8	80	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	AQC	Sample
THS4150IDGNR	ACTIVE	MSOP- PowerPAD	DGN	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	AQC	Sample
THS4151CD	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	4151C	Sample
THS4151CDGK	ACTIVE	VSSOP	DGK	8	80	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	ATU	Sample
THS4151CDGN	ACTIVE	MSOP- PowerPAD	DGN	8	80	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	AQD	Sample
THS4151ID	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	41511	Sample
THS4151IDGK	ACTIVE	VSSOP	DGK	8	80	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	ASU	Sampl
THS4151IDGN	ACTIVE	MSOP- PowerPAD	DGN	8	80	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	AQE	Sampl
THS4151IDGNG4	ACTIVE	MSOP- PowerPAD	DGN	8	80	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	AQE	Sampl
THS4151IDGNR	ACTIVE	MSOP- PowerPAD	DGN	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	AQE	Samp



## PACKAGE OPTION ADDENDUM

24-Aug-2018

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.


**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

**PACKAGE MATERIALS INFORMATION** 

www.ti.com 3-Aug-2017


## TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

All differsions are norminal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
THS4150CDGNR	MSOP- Power PAD	DGN	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
THS4150CDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
THS4150IDGNR	MSOP- Power PAD	DGN	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
THS4151IDGNR	MSOP- Power PAD	DGN	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1

www.ti.com 3-Aug-2017



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
THS4150CDGNR	MSOP-PowerPAD	DGN	8	2500	358.0	335.0	35.0
THS4150CDR	SOIC	D	8	2500	367.0	367.0	38.0
THS4150IDGNR	MSOP-PowerPAD	DGN	8	2500	358.0	335.0	35.0
THS4151IDGNR	MSOP-PowerPAD	DGN	8	2500	358.0	335.0	35.0

## D (R-PDSO-G8)

## PLASTIC SMALL OUTLINE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AA.



## D (R-PDSO-G8)

## PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



## DGK (S-PDSO-G8)

## PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 per end.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.50 per side.
- E. Falls within JEDEC MO-187 variation AA, except interlead flash.



## DGK (S-PDSO-G8)

## PLASTIC SMALL OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



DGN (S-PDSO-G8)

## PowerPAD™ PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com <a href="https://www.ti.com">www.ti.com</a>.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- F. Falls within JEDEC MO-187 variation AA-T

#### PowerPAD is a trademark of Texas Instruments.



## DGN (S-PDSO-G8)

## PowerPAD™ PLASTIC SMALL OUTLINE

### THERMAL INFORMATION

This PowerPAD  $^{\text{M}}$  package incorporates an exposed thermal pad that is designed to be attached to a printed circuit board (PCB). The thermal pad must be soldered directly to the PCB. After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Exposed Thermal Pad Dimensions

4206323-2/1 12/11

NOTE: All linear dimensions are in millimeters



## DGN (R-PDSO-G8)

## PowerPAD™ PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002, SLMA004, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <a href="http://www.ti.com">www.ti.com</a>.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.
- F. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

PowerPAD is a trademark of Texas Instruments



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.

## **Mouser Electronics**

**Authorized Distributor** 

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

## **Texas Instruments:**

THS4151CDG4 THS4150IDG4 THS4150CDGNRG4 THS4150CDRG4 THS4150IDGNG4 THS4150IDGNRG4 THS4151CDGNG4 THS4151IDGNRG4