





QUAD DIFFERENTIAL PECL DRIVERS

FEATURES

- Functional Replacements for the Agere BDG1A, BPNGA and BDGLA
- Pin-Equivalent to the General-Trade 26LS31 Device
- 2.0 ns Maximum Propagation Delays
- 0.15 ns Output Skew Typical Between Pairs
- Capable of Driving 50-Ω Loads
- 5.0-V or 3.3-V Supply Operation
- TB5D1M Includes Surge Protection on Differential Outputs
- TB5D2H No Line Loading When V_{CC} = 0
- Third State Output Capability
- -40C to 85C Operating Temp Range
- ESD Protection HBM > 3 kV and CDM > 2 kV
- Available in Gull-Wing SOIC (JEDEC MS-013, DW) and SOIC (D) Packages

APPLICATIONS

 Digital Data or Clock Transmission Over Balanced Transmission Lines

DESCRIPTION

These quad differential drivers are TTL input to pseudo-ECL differential output used for digital data transmission over balanced transmission lines.

The TB5D1M device is a pin and functional replacement for the Agere systems BDG1A and BPNGA quad differential drivers. The TB5D1M has a built-in lightning protection circuit to absorb large transitions on the transmission lines without destroying the device. When the circuit is powered down it loads the transmission line, because of the protection circuit.


The TB5D2H device is a pin and functional replacement for the Agere systems BDG1A and BDGLA quad differential drivers. Upon power down the TB5D2H output circuit appears as an open circuit and does not load the transmission line.


Both drivers feature a 3-state output with a third-state level of less than 0.1 V.

The packaging options available for these quad differential line drivers include a 16-pin SOIC gull-wing (DW) and a 16-pin SOIC (D) package.

Both drivers are characterized for operation from -40C to 85C

The logic inputs of this device include internal pull-up resistors of approximately 40 k Ω that are connected to V_{CC} to ensure a logical high level input if the inputs are open circuited.





 ENABLE TRUTH TABLE

 E1
 E2
 Condition

 0
 0
 Active

 1
 0
 Active

 0
 1
 Disabled

 1
 1
 Active

A

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

ORDERING INFORMATION

PART NUMBER	PART MARKING	PACKAGE	LEAD FINISH	STATUS
TB5D1MDW	TB5D1M	Gull-wing SOIC	NiPdAu	Production
TB5D1MD	TB5D1M	SOIC	NiPdAu	Production
TB5D2HDW	TB5D2H	Gull-wing SOIC	NiPdAu	Production
TB5D2HD	TB5D2H	SOIC	NiPdAu	Production

PACKAGE DISSIPATION RATINGS

PACKAGE	CIRCUIT BOARD MODEL	T _A ≤ 25°C POWER RATING	THERMAL RESISTANCE, JUNCTION-TO-AMBIENT WITH NO AIR FLOW	DERATING FACTOR ⁽¹⁾ ABOVE T _A = 25C	T _A = 85C POWER RATING
D	Low-K ⁽²⁾	754 mW	132.6 C/W	7.54 mW/C	301 mW
U	High-K ⁽³⁾	1166 mW	85.8 C/W	11.7 mW/C	466 mW
DW	Low-K ⁽²⁾	816 mW	122.5 C/W	8.17 mW/C	326 mW
שעט	High-K ⁽³⁾	1206 mW	82.9 C/W	12.1 mW/C	482 mW

- (1) This is the inverse of the junction-to-ambient thermal resistance when board-mounted with no air flow.
- (2) In accordance with the low-K thermal metric definitions of EIA/JESD51-3.
- (3) In accordance with the high-K thermal metric definitions of EIA/JESD51-7.

THERMAL CHARACTERISTICS

	PARAMETER	PACKAGE	VALUE	UNITS
0	lunction to board thermal registeres	D	51.4	C/W
$\theta_{\sf JB}$	Junction-to-board thermal resistance	DW	56.6	C/W
0	lunction to cope thermal registeres	D	45.7	C/W
θ_{JC}	Junction-to-case thermal resistance	DW	49.2	C/W

ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range unless otherwise noted (1)

			TB5D1M, TB5D2H		
Supply volt	age, V _{CC}		0 V to 6 V		
Input voltag	ge		- 0.3 V to (V _{CC} + 0.3 V)		
Human Body Model (2)		All Pins	3 kV		
ESD	Charged-Device Model (3)	All Pins	2 kV		
Continuous	power dissipation		See Dissipation Rating Table		
Storage ter	mperature, T _{stg}		-65C to 130C		
Junction te	mperature, T _J		130C		
Lightning surge, TB5D1M only, see Figure 6 D Package DW Package		D Package	-80 V to 100 V		
		DW Package	-100 V to 100 V		

- (1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) Tested in accordance with JEDEC Standard 22, Test Method A114-A.
- (3) Tested in accordance with JEDEC Standard 22, Test Method C101.

Submit Documentation Feedback

Copyright © 2003–2008, Texas Instruments Incorporated



RECOMMENDED OPERATING CONDITIONS⁽¹⁾

		MIN	NOM	MAX	UNIT
Supply voltage, V _{CC}	5.0-V nominal supply	4.5	5	5.5	٧
	3.3-V nominal supply	3.0	3.3	3.6	٧
Operating free-air temperature, T _A		-40		85	С

⁽¹⁾ The algebraic convention, in which the least positive (most negative) limit is designated as minimum is used in this data sheet, unless otherwise stated.

ELECTRICAL CHARACTERISTICS

over recommended operating conditions unless otherwise noted

parame	ter	test conditions	min	typ ⁽¹⁾	max	unit
	Supply current	V_{CC} = 4.5 V to 5.5 V, no loads			40	- mA
Icc	Зирріу сипені	V_{CC} = 3.0 V to 3.6 V, no loads			40	IIIA
В	Dower discipation	V _{CC} = 4.5 V to 5.5 V, Figure 3 loads all outputs		290	360	mW
P _D	Power dissipation	V _{CC} = 3.0 V to 3.6 V, Figure 4 loads all outputs		280	360	IIIVV
V _{OH}	Output high voltage		V _{CC} - 1.8	V _{CC} - 1.3	V _{CC} - 0.8	V
V _{OL}	Output low voltage	V _{CC} = 4.5 V to 5.5 V, Figure 3	V _{OH} - 1.4	V _{OH} - 1.2	V _{OH} - 0.7	V
V _{OD}	Differential output voltage V _{OH} - V _{OL}	Tigalo o	0.7	1.2	1.4	V
V _{OH}	Output high voltage		V _{CC} - 1.8	V _{CC} - 1.3	V _{CC} - 0.8	V
V _{OL}	Output low voltage	V _{CC} = 3.0 V to 3.6 V, Figure 4	V _{OH} - 1.4	V _{OH} - 1.1	V _{OH} - 0.5	V
V _{OD}	Differential output voltage V _{OH} - V _{OL}	- Igaio i	0.5	1.1	1.4	V
V _{OC(PP)}	Peak-to-peak common-mode output voltage	C _L = 5 pF, Figure 5		230	600	mV
V _{OZ}	Third-state output voltage	Figure 3 or Figure 4 load			0.1	V
V _{IL}	Low level input voltage (2)				0.8	V
V _{IH}	High level input voltage		2			V
V _{IK}	Enable input clamp voltage	V _{CC} = 4.5 V, I _I = -5 mA			-1 ⁽³⁾	V
	Out - 1 (4)	$V_{CC} = 5.5 \text{ V}, V_{O} = 0 \text{ V}$			-250 ⁽³⁾	A
I _{OS}	Output short-circuit current ⁽⁴⁾	$V_{CC} = 5.5 \text{ V}, V_{OD} = 0 \text{ V}$			10 ⁽³⁾	mA
I _{IL}	Input low current, enable or data	$V_{CC} = 5.5 \text{ V}, V_{I} = 0.4 \text{ V}$			-400 ⁽³⁾	Α
	Input high current, enable or data	$V_{CC} = 5.5 \text{ V}, V_{I} = 2.7 \text{ V}$			20	Α
I _{IH}	Input reverse current, enable or data	$V_{CC} = 5.5 \text{ V}, V_{I} = 5.5 \text{ V}$			100	Α
C _{IN}	Input capacitance			5		pF

⁽¹⁾ All typical values are at 25C and with a 3.3-V or 5-V supply.

⁽²⁾ The input level provides no noise immunity and should be tested only in a static, noise-free environment.

⁽³⁾ This parameter is listed using a magnitude and polarity/direction convention, rather than an algebraic convention, to match the original Agere data sheet.

⁽⁴⁾ Test must be performed one output at a time to prevent damage to the device. No test circuit attached.



THIRD STATE—A TB5D1M (or TB5D2H) driver produces pseudo-ECL levels, and has a third-state mode, which is different than a conventional TTL device. When a TB5D1M (or TB5D2H) driver is placed in the third state, the base of the output transistors is pulled low, bringing the outputs below the active-low level of standard PECL devices. [For example: The TB5D1M low output level is typically 2.7 V, while the third state output level is less than 0.1 V.] In a bidirectional, multipoint, bus application, the driver of one device, which is in its third state, may be back driven by another driver on the bus whose voltage in the low state is lower than the third-stated device. This could come about due to differences in the driver's independent power supplies. In this case, the device in the third state controls the line, thus clamping the line and reducing the signal swing. If the difference voltage between the independent driver power supplies is small, this consideration can be ignored. Again using the TB5D1M driver as an example, a typical supply voltage difference between separate drivers of > 2 V can exist without significantly affecting the amplitude of the signal.

SWITCHING CHARACTERISTICS, 5-V NOMINAL SUPPLY

over recommended operating conditions unless otherwise noted

paramete	er	test conditions	min	typ ⁽¹⁾	max	unit	
t _{P1}	Propagation delay time, input high to output (2)	C _I = 5 pF, See Figure 1 and		1.2	2		
t _{P2}	Propagation delay time, input low to output (2)	Figure 3		1.2	2	ns	
Δt _P	Capacitive delay			0.01	0.03	ns/pF	
t _{PHZ}	Propagation delay time, high-level-to-high-impedance output			7	12		
t _{PLZ}	Propagation delay time, low-level-to-high-impedance output	C _L = 5 pF, See Figure 2 and		7	12		
t _{PZH}	Propagation delay time, high-impedance-to-high-level output	Figure 3		5	12	ns	
t _{PZL}	Propagation delay time, high-impedance-to-low-level output			4	12		
t _{skew1}	Output skew, t _{P1} - t _{P2}			0.15	0.3		
t _{shew2}	Output skew, t _{PHH} - t _{PHL} , t _{PLH} - t _{PLL}	C _L = 5 pF, See Figure 1 and		0.15	1.1		
t _{skew(pp)}	Part-to-part skew ⁽³⁾	Figure 3		0.1		ns	
Δt_{skew}	Output skew, difference between drivers (4)				0.3		
t _{TLH}	Rise time (20% - 80%)	C _I = 5 pF, See Figure 1 and		0.7	2		
t _{THL}	Fall time (80% - 20%)	Figure 3		0.7	2	ns	

- (1) All typical values are at 25C and with a 5-V supply.
- (2) Parameters t_{P1} and t_{P2} are measured from the 1.5 V point of the input to the crossover point of the outputs (see Figure 1).
- (3) $t_{skew(pp)}$ is the magnitude of the difference in differential propagation delay times, t_{P1} or t_{P2} , between any specified outputs of two devices when both devices operate with the same supply voltage, at the same temperature, and have identical packages and test circuits.
- (4) Δt_{skew} is the magnitude of the difference in differential skew t_{skew1} between any specified outputs of a single device.



SWITCHING CHARACTERISTICS, 3.3-V NOMINAL SUPPLY

over recommended operating conditions unless otherwise noted

paramete	r	test conditions	min typ(1	max	unit
t _{P1}	Propagation delay time, input high to output (2)	C _L = 5 pF, See Figure 1 and	1.2	3.5	
t _{P2}	Propagation delay time, input low to output (2)	Figure 4	1.2	3.5	ns
Δt_P	Capacitive delay		0.01	0.03	ns/pF
t _{PHZ}	Propagation delay time, high-level-to-high-impedance output		8	12	
t _{PLZ}	Propagation delay time, low-level-to-high-impedance output	C _L = 5 pF, See Figure 2 and	5	12	ns
t _{PZH}	Propagation delay time, high-impedance-to-high-level output	Figure 4	5	12	
t _{PZL}	Propagation delay time, high-impedance-to-low-level output		8	12	
t _{skew1}	Output skew, t _{P1} - t _{P2}		0.15	0.3	
t _{shew2}	Output skew, t _{PHH} - t _{PHL} , t _{PLH} - t _{PLL}	C _L = 5 pF, See Figure 1 and	0.15	1.2	
t _{skew(pp)}	Part-to-part skew ⁽³⁾	Figure 4	0.1	1	ns
Δt_{skew}	Output skew, difference between drivers ⁽⁴⁾			0.3	
t _{TLH}	Rise time (20% - 80%)	C _I = 5 pF, See Figure 1 and	0.7	2	
t _{THL}	Fall time (80% - 20%)	Figure 4	0.7	2	ns

⁽¹⁾ All typical values are at 25C and with a 3.3-V supply.

Parameters t_{P1} and t_{P2} are measured from the 1.5 V point of the input to the crossover point of the outputs (see Figure 1). t_{skew(pp)} is the magnitude of the difference in differential propagation delay times, t_{P1} or t_{P2}, between any specified outputs of two devices when both devices operate with the same supply voltage, at the same temperature, and have identical packages and test circuits. (3)

⁽⁴⁾ Δt_{skew} is the magnitude of the difference in differential skew t_{skew1} between any specified outputs of a single device.







Figure 1. Propagation Delay Time Waveforms



⁽¹⁾ E2 = 1 while E1 changes state

NOTE: In the third state, both outputs (OUTPUT and \overline{OUTPUT}) are 0.1 V (max).

Figure 2. Enable and Disable Delay Time Waveforms

⁽²⁾ E1 = 0 while E2 changes state



TEST CONDITIONS

Parametric values specified under the Electrical Characteristics and Switching Characteristics sections are measured with the following output load circuit.




Figure 3. Driver Test Circuits, 5-V Nominal Supplies






Figure 4. Driver Test Circuits, 3.3-V Nominal Supplies



Note: VOC(PP) load circuit for 5-V nominal supplies.


Note: V_{OC(PP)} load circuit for 3.3-V nominal supplies.



Note: All input pulses are supplied by a generator having the following characteristics: t_r or t_f = 1 ns, pulse repetition rate (PRR) = 0.25 Mbps, pulse width = 500 ± 10 ns. C_P includes the instrumentation and fixture capacitance within 0,06 m of the D.U.T. The measurement of $V_{OC(PP)}$ is made on test equipment with a -3 dB bandwidth of at least 1 GHz.

Figure 5. Test Circuits and Definitions for the Driver Common-Mode Output Voltage







Note: Surges may be applied simultaneously, but never in opposite polarities. Surge test pulses have t_r = t_f = 2 μs , pulse width = 7 μs (50% points), and period = 250 ms.

Figure 6. Lightning-Surge Testing Configuration for TB5D1M

TYPICAL CHARACTERISTICS








Submit Documentation Feedback





TYPICAL CHARACTERISTICS (continued)














TYPICAL CHARACTERISTICS (continued)





APPLICATION INFORMATION

Power Dissipation

The power dissipation rating, often listed as the package dissipation rating, is a function of the ambient temperature, T_A , and the airflow around the device. This rating correlates with the device's maximum junction temperature, sometimes listed in the absolute maximum ratings tables. The maximum junction temperature accounts for the processes and materials used to fabricate and package the device, in addition to the desired life expectancy.

There are two common approaches to estimating the internal die junction temperature, T_J . In both of these methods, the device's internal power dissipation, P_D , needs to be calculated. This is done by totaling the supply power(s) to arrive at the system power dissipation:

$$\Sigma(V_{Sn} \times I_{Sn})$$
 (1)

and then subtracting the total power dissipation of the external load(s):

$$\Sigma(V_{Ln} \times I_{Ln})$$
 (2)

The first T_J calculation uses the power dissipation and ambient temperature, along with one parameter: θ_{JA} , the junction-to-ambient thermal resistance, in degrees Celsius per watt.

The product of P_D and θ_{JA} is the junction temperature rise above the ambient temperature. Therefore:

$$T_{J} = T_{A} + (P_{D} \times \theta_{JA})$$
 (3)




Figure 14. Thermal Impedance vs Air Flow

Note that θ_{JA} is highly dependent on the PCB on which the device is mounted, and on the airflow over

the device and PCB. JEDEC/EIA has defined standardized test conditions for measuring $\theta_{JA}.$ Two commonly used conditions are the low-K and the high-K boards, covered by EIA/JESD51-3 and EIA/JESD51-7 respectively. Figure 14 shows the low-K and high-K values of θ_{JA} versus air flow for this device and its package options.

The standardized θ_{JA} values may not accurately represent the conditions under which the device is used. This can be due to adjacent devices acting as heat sources or heat sinks, to nonuniform airflow, or to the system PCB having significantly different thermal characteristics than the standardized test PCBs. The second method of system thermal analysis is more accurate. This calculation uses the power dissipation and ambient temperature, along with two device and two system-level parameters:

- θ_{JC}, the junction-to-case thermal resistance, in degrees Celsius per watt
- θ_{JB}, the junction-to-board thermal resistance, in degrees Celsius per watt
- θ_{CA}, the case-to-ambient thermal resistance, in degrees Celsius per watt
- θ_{BA}, the board-to-ambient thermal resistance, in degrees Celsius per watt.

In this analysis, there are two parallel paths, one through the case (package) to the ambient, and another through the device to the PCB to the ambient. The system-level junction-to-ambient thermal impedance, $\theta_{\text{JA(S)}},$ is the equivalent parallel impedance of the two parallel paths:

$$T_{J} = T_{A} + (P_{D} \times \theta_{JA(S)})$$
(4)

where

$$\theta_{\mathsf{JA}(\mathsf{S})} \; = \; \frac{(\theta_{\mathsf{JC}} + \theta_{\mathsf{CA}}) \times (\theta_{\mathsf{JB}} + \theta_{\mathsf{BA}})}{(\theta_{\mathsf{JC}} + \theta_{\mathsf{CA}} + \theta_{\mathsf{JB}} + \theta_{\mathsf{BA}})}$$

The device parameters θ_{JC} and θ_{JB} account for the internal structure of the device. The system-level parameters θ_{CA} and θ_{BA} take into account details of the PCB construction, adjacent electrical and mechanical components, and the environmental conditions including airflow. Finite element (FE), finite difference (FD), or computational fluid dynamics (CFD) programs can determine θ_{CA} and $\theta_{BA}.$ Details on using these programs are beyond the scope of this data sheet, but are available from the software manufacturers.



Load Circuits

The test load circuits shown in Figure 3 and Figure 4 are based on a recommended pi type of load circuit shown in Figure 15. The $100\text{-}\Omega$ differential load resistor R_T at the receiver provide proper termination for the interconnecting transmission line, assuming it has a $100\text{-}\Omega$ characteristic impedance. The two resistors R_S to ground at the driver end of the transmission line link provide dc current paths for the emitter follower output transistors. The two resistors to ground normally should not be placed at the receiver end, as they shunt the termination resistor, potentially creating an impedance mismatch with undesirable reflections.




Figure 15. A Recommended pi Load Circuit

Another common load circuit, a Y load, is shown in Figure 16. The receiver-end line termination of R_T is provided by the series combination of the two RT/2 resistors, while the dc current path to ground is provided by the single resistor R_S . Recommended values, as a function of the nominal supply voltage range, are indicated in the figure.




Figure 16. A Recommended Y Load Circuit

An additional load circuit, similar to one commonly used with ECL and PECL, is shown in Figure 17.




Figure 17. A Recommended PECL-Style Load Circuit

An important feature of all of these recommended load circuits is that they ensure that both of the emitter follower output transistors remain active (conducting current) at all times. When deviating from these recommended values, it is important to make sure that the low-side output transistor does not turn off. Failure to do so increases the $t_{\rm skew2}$ and $V_{\rm OC(PP)}$ values, increasing the potential for electromagnetic radiation.

Submit Documentation Feedback





24-Aug-2018

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TB5D1MD	ACTIVE	SOIC	D	16	40	Pb-Free (RoHS)	CU NIPDAU	Level-2-250C-1YEAR/ Level-1-220C-UNLIM	-40 to 85	TB5D1M	Samples
TB5D1MDE4	ACTIVE	SOIC	D	16	40	Pb-Free (RoHS)	CU NIPDAU	Level-2-250C-1YEAR/ Level-1-220C-UNLIM	-40 to 85	TB5D1M	Samples
TB5D1MDW	ACTIVE	SOIC	DW	16	40	Pb-Free (RoHS)	CU NIPDAU	Level-2-250C-1YEAR/ Level-1-220C-UNLIM	-40 to 85	TB5D1M	Samples
TB5D1MDWR	ACTIVE	SOIC	DW	16	2000	Pb-Free (RoHS)	CU NIPDAU	Level-2-250C-1YEAR/ Level-1-220C-UNLIM	-40 to 85	TB5D1M	Samples
TB5D2HD	ACTIVE	SOIC	D	16	40	Pb-Free (RoHS)	CU NIPDAU	Level-2-250C-1YEAR/ Level-1-220C-UNLIM	-40 to 85	TB5D2H	Samples
TB5D2HDR	ACTIVE	SOIC	D	16	2500	Pb-Free (RoHS)	CU NIPDAU	Level-2-250C-1YEAR/ Level-1-220C-UNLIM	-40 to 85	TB5D2H	Samples
TB5D2HDW	ACTIVE	SOIC	DW	16	40	Pb-Free (RoHS)	CU NIPDAU	Level-2-250C-1YEAR/ Level-1-220C-UNLIM	-40 to 85	TB5D2H	Samples
TB5D2HDWR	ACTIVE	SOIC	DW	16	2000	Pb-Free (RoHS)	CU NIPDAU	Level-2-250C-1YEAR/ Level-1-220C-UNLIM	-40 to 85	TB5D2H	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.



PACKAGE OPTION ADDENDUM

24-Aug-2018

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


PACKAGE MATERIALS INFORMATION

www.ti.com 14-Jul-2012

TAPE AND REEL INFORMATION

REEL DIMENSIONS





TAPE DIMENSIONS



A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

TAPE AND REEL INFORMATION

*All dimensions are nominal

Device Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TB5D1MDWR	SOIC	DW	16	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1
TB5D2HDR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
TB5D2HDWR	SOIC	DW	16	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1

www.ti.com 14-Jul-2012



*All dimensions are nominal

7 III GITTIOTIOTOTIO GITO TIOTITICA							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TB5D1MDWR	SOIC	DW	16	2000	367.0	367.0	38.0
TB5D2HDR	SOIC	D	16	2500	367.0	367.0	38.0
TB5D2HDWR	SOIC	DW	16	2000	367.0	367.0	38.0

D (R-PDS0-G16)

PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



D (R-PDSO-G16)

PLASTIC SMALL OUTLINE




NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



SMALL OUTLINE INTEGRATED CIRCUIT



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4040000-2/H





SOIC



NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing
- per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.
- 5. Reference JEDEC registration MS-013.



SOIC



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOIC



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Texas Instruments:

TB5D1MDWE4 TB5D1MDWRE4 TB5D2HDE4 TB5D2HDRE4 TB5D2HDWE4 TB5D2HDWRE4