

Sample &

Buy



CD4049UB, CD4050B

Reference

Design

SCHS046J-AUGUST 1998-REVISED SEPTEMBER 2016

CD4049UB and CD4050B CMOS Hex Inverting Buffer and Converter

Technical

Documents

Features 1

- CD4049UB Inverting
- CD4050B Noninverting
- High Sink Current for Driving 2 TTL Loads
- High-to-Low Level Logic Conversion
- 100% Tested for Quiescent Current at 20 V
- Maximum Input Current of 1 µA at 18 V Over Full Package Temperature Range; 100 nA at 18 V and 25°C
- 5-V, 10-V, and 15-V Parametric Ratings •

Applications 2

- CMOS to DTL or TTL Hex Converters
- CMOS Current Sink or Source Drivers
- CMOS High-to-Low Logic Level Converters

3 Description

Tools &

Software

The CD4049UB and CD4050B devices are inverting and noninverting hex buffers, and feature logic-level conversion using only one supply voltage (V_{CC}). The input-signal high level (VIH) can exceed the VCC supply voltage when these devices are used for logiclevel conversions. These devices are intended for use as CMOS to DTL or TTL converters and can drive directly two DTL or TTL loads. ($V_{CC} = 5 V$, $V_{OL} \le 0.4$ V, and $I_{OL} \ge 3.3$ mA.)

Support &

Community


29

Device	Information ⁽¹⁾
--------	----------------------------

PART NUMBER	PACKAGE	BODY SIZE (NOM)							
CD4049UBE, CD4050BE	PDIP (16)	3.90 mm × 19.30 mm							
CD4049UBD, CD4050BD	SOIC (16)	9.90 mm × 3.91 mm							
CD4049UBDW, CD4050BDW	SOIC (16)	10.30 mm × 7.50 mm							
CD4049UBNS, CD4050BNS	SO (16)	19.30 mm × 6.35 mm							
CD4049UBPW, CD4050BPW	TSSOP (16)	5.00 mm × 4.40 mm							


(1) For all available packages, see the orderable addendum at the end of the data sheet.

Schematic Diagram of CD4050B



Copyright © 2016, Texas Instruments Incorporated 1 of 6 Identical Units

Schematic Diagram of CD4049UB



1 of 6 Identical Units



Table of Contents

1	Feat	tures 1
2	Арр	lications1
3	Des	cription1
4	Rev	ision History 2
5	Pin	Configuration and Functions 3
6	Spe	cifications 4
	6.1	Absolute Maximum Ratings 4
	6.2	ESD Ratings 4
	6.3	Recommended Operating Conditions 4
	6.4	Thermal Information 5
	6.5	Electrical Characteristics: DC 5
	6.6	Electrical Characteristics: AC9
	6.7	Typical Characteristics 10
7	Para	ameter Measurement Information 11
	7.1	Test Circuits 11
8	Deta	ailed Description 13
	8.1	Overview 13
	8.2	Functional Block Diagram 13

	8.3	Feature Description 13
	8.4	Device Functional Modes 14
9	App	lication and Implementation 15
	9.1	Application Information 15
	9.2	Typical Application 15
10	Pow	ver Supply Recommendations 16
11	Lay	out
	11.1	Layout Guidelines 16
	11.2	Layout Example 16
12	Dev	ice and Documentation Support 17
	12.1	Documentation Support 17
	12.2	Related Links 17
	12.3	Receiving Notification of Documentation Updates 17
	12.4	Community Resources 17
	12.5	Trademarks 17
	12.6	Electrostatic Discharge Caution 17
	12.7	Glossary 17
13		hanical, Packaging, and Orderable mation


4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

CI	hanges from Revision I (May 2004) to Revision J	Page
•	Added ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section.	
•	Deleted Ordering Information table; see POA at the end of the data sheet	1
•	Changed Storage temperature minimum value from 65 to -65	4
•	Changed R _{0JA} values for the CD4049UB device: D (SOIC) from 73 to 81.6, DW (SOIC) from 57 to 81.6, E (PDIP) from 67 to 49.5, NS (SO) from 64 to 84.3, and PW (TSSOP) from 108 to 108.9	5
•	Changed $R_{\theta JA}$ values for the CD4050B device: D (SOIC) from 73 to 81.6, DW (SOIC) from 57 to 81.2, E (PDIP) from 67 to 49.7, NS (SO) from 64 to 83.8, and PW (TSSOP) from 108 to 108.4	5



5 Pin Configuration and Functions



Pin Functions: CD4049UB

Р	PIN I/O		DESCRIPTION				
NAME	NO.	1/0	DESCRIPTION				
А	3	Ι	Input 1				
В	5	Ι	Input 2				
С	7	Ι	Input 3				
D	9	Ι	ıt 4				
E	11	Ι	ut 5				
F	14	Ι	Input 6				
G	2	0	Inverting output 1. $G = \overline{A}$				
Н	4	0	Inverting output 2. H = \overline{B}				
I	6	0	Inverting output 3. I = \overline{C}				
J	10	0	Inverting output 4. J = \overline{D}				
К	12	0	Inverting output 5. $K = \overline{E}$				
L	15	0	Inverting output 6. L = \overline{F}				
NC	13, 16		No connection				
VCC	1		Power pin				
VSS	8	_	Negative supply				

CD4049UB, CD4050B SCHS046J-AUGUST 1998-REVISED SEPTEMBER 2016

www.ti.com

STRUMENTS

XAS

Pin Functions: CD4050B

Р	IN	I/O	DESCRIPTION
NAME	NO.	10	DESCRIPTION
А	3	I	Input 1
В	5	I	Input 2
С	7	I	Input 3
D	9	I	Input 4
E	11	I	Input 5
F	14	I	Input 6
G	2	0	Inverting output 1. G = A
Н	4	0	Inverting output 2. H = B
1	6	0	Inverting output 3. I = C
J	10	0	Inverting output 4. J = D
К	12	0	Inverting output 5. K = E
L	15	0	Inverting output 6. L = F
NC	13, 16	_	No connection
VCC	1	_	Power pin
VSS	8	—	Negative supply

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT
Supply voltage	VCC to VSS	-0.5	20	V
DC input current, I _{IK}	Any one input		±10	mA
Lead temperature (soldering, 10 s)	SOIC, lead tips only		265	°C
Junction temperature, T _J			150	°C
Storage temperature, T _{stg}		-65	150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

				VALUE	UNIT
,		Electrostatio discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±1500	V
	V _(ESD)	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±1000	V

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
V _{CC}	Supply voltage	3	18	V
T _A	Operating temperature	-55	125	°C

6.4 Thermal Information

		CD4049UB				CD4050B						
тн	ERMAL METRIC ⁽¹⁾	D (SOIC)	DW (SOIC)	E (PDIP)	NS (SO)	PW (TSSOP)	D (SOIC)	DW (SOIC)	E (PDIP)	NS (SO)	PW (TSSOP)	UNIT
		16 PINS	16 PINS	16 PINS	16 PINS	16 PINS	16 PINS	16 PINS	16 PINS	16 PINS	16 PINS	
R_{\thetaJA}	Junction-to-ambient thermal resistance ⁽²⁾	81.6	81.6	49.5	84.3	108.9	81.6	81.2	49.7	83.8	108.4	°C/W
R _{0JC(top)}	Junction-to-case (top) thermal resistance	41.5	44.5	36.8	43	43.7	41.5	44.1	37	42.5	43.2	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	39	46.3	29.4	44.6	54	39	45.9	29.6	44.1	53.5	°C/W
τιΨ	Junction-to-top characterization parameter	10.7	16.5	21.7	12.8	4.6	10.7	16.1	21.9	12.5	4.5	°C/W
ΨЈВ	Junction-to-board characterization parameter	38.7	45.8	29.3	44.3	53.4	38.7	45.4	29.5	43.8	52.9	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

(2) The package thermal impedance is calculated in accordance with JESD 51-7.

6.5 Electrical Characteristics: DC

	PARAMETER	TEST CONDITIONS		MIN	TYP	MAX	UNIT
			T _A = -55 °C			1	
I _{DD} (Max)			$T_A = -40 \ ^\circ C$			1	
		$V_{IN} = 0 \text{ or } 5 \text{ V}, \text{ V}_{CC} = 5 \text{ V}$	T _A = 25 °C		0.02	1	
			T _A = 85 °C			30	
			T _A = 125 °C			30	
			$T_A = -55 \ ^\circ C$			2	
			$T_A = -40 \ ^\circ C$			2	
I _{DD} (Max)	Quiescent device current	$V_{IN} = 0 \text{ or } 10 \text{ V}, \text{ V}_{CC} = 10 \text{ V}$	T _A = 25 °C		0.02	2	μA
			T _A = 85 °C			60	
			T _A = 125 °C			60	
		V _{IN} = 0 or 15 V, V _{CC} = 4 V	$T_A = -55 \ ^\circ C$			4	
			$T_A = -40 \ ^\circ C$			4	
			T _A = 25 °C		0.02	4	
			T _A = 85 °C			120	
			T _A = 125 °C			120	
			$T_A = -55 \ ^\circ C$			20	
			$T_A = -40 \ ^\circ C$			20	
		$V_{IN} = 0 \text{ or } 20 \text{ V}, V_{CC} = 20 \text{ V}$	T _A = 25 °C		0.04	20	
			T _A = 85 °C			600	
			T _A = 125 °C			600	



Electrical Characteristics: DC (continued)

	PARAMETER	TEST CONDITIONS		MIN	TYP	MAX	UNIT
			T _A = -55 °C			3.3	
			$T_A = -40 \ ^\circ C$			3.1	
l		V_{OUT} = 0.4 V, V_{IN} = 0 or 5 V, V_{CC} = 4.5 V	T _A = 25 °C	2.6	5.2		
			T _A = 85 °C			2.1	
			T _A = 125 °C			1.8	
			T _A = -55 °C			4	
			$T_A = -40 \ ^\circ C$			3.8	
l		$V_{OUT} = 0.4 \text{ V}, V_{IN} = 0 \text{ or } 5 \text{ V}, V_{CC} = 5 \text{ V}$	T _A = 25 °C	3.2	6.4		
	I _{OL} (Min) Output low (sink) current		T _A = 85 °C			2.9	
			T _A = 125 °C			2.4	
I _{OL} (Min)			T _A = -55 °C			10	mA
			$T_A = -40 \ ^\circ C$			9.6	
	$V_{OUT} = 0.5 V$, $V_{IN} = 0$ or 10 V, $V_{CC} = 10 V$	T _A = 25 °C	8	16			
		T _A = 85 °C			6.6		
		T _A = 125 °C			5.6		
			T _A = −55 °C			26	
			$T_A = -40 \ ^\circ C$			25	
		$V_{OUT} = 1.5 \text{ V}, V_{IN} = 0 \text{ or } 15 \text{ V}, V_{CC} = 15 \text{ V}$	T _A = 25 °C	24	48		
			T _A = 85 °C			20	
			T _A = 125 °C			18	
			T _A = −55 °C			-0.81	
		V _{OUT} = 4.6 V, V _{IN} = 0 or 5 V, V _{CC} = 5 V	$T_A = -40 \ ^\circ C$			-0.73	
			T _A = 25 °C	-0.65	-1.2		
			T _A = 85 °C			-0.58	
			T _A = 125 °C			-0.48	
			T _A = −55 °C			-2.6	
			$T_A = -40 \ ^\circ C$			-2.4	
		$V_{OUT} = 2.5 V, V_{IN} = 0 \text{ or } 5 V, V_{CC} = 5 V$	T _A = 25 °C	-2.1	-3.9		
			T _A = 85 °C			-1.9	
			T _A = 125 °C			-1.55	
I _{OH} (Min)	Output high (source) current		$T_A = -55 \text{ °C}$			-2	mA
			T _A = −40 °C			-1.8	
		$V_{OUT} = 9.5 \text{ V}, V_{IN} = 0 \text{ or } 10 \text{ V}, V_{CC} = 10 \text{ V}$	T _A = 25 °C	-1.65	-3		
			T _A = 85 °C			-1.35	
			T _A = 125 °C			-1.18	
			T _A = -55 °C			-5.2	
			T _A = -40 °C			-4.8	
		V_{OUT} = 1.3 V, V_{IN} = 0 or 15 V, V_{CC} = 15 V	T _A = 25 °C	-4.3	-8		
			T _A = 85 °C			-3.5	
			T _A = 125 °C			-3.1	



Electrical Characteristics: DC (continued)

	PARAMETER	TEST CONDITIONS		MIN	TYP	MAX	UNIT
			T _A = -55 °C			0.05	
			T _A = -40 °C			0.05	
		$V_{IN} = 0 \text{ or } 5 \text{ V}, V_{CC} = 5 \text{ V}$	T _A = 25 °C		0	0.05	
			T _A = 85 °C			0.05	
			T _A = 125 °C			0.05	
			T _A = -55 °C			0.05	
			T _A = -40 °C			0.05	
V _{OL} (Max)	Out voltage low level	$V_{IN} = 0$ or 10 V, $V_{CC} = 10$ V	T _A = 25 °C		0	0.05	V
			T _A = 85 °C			0.05	
			T _A = 125 °C			0.05	
			T _A = -55 °C			0.05	
			$T_A = -40 \ ^\circ C$			0.05	
		$V_{IN} = 0 \text{ or } 15 \text{ V}, \text{ V}_{CC} = 15 \text{ V}$	T _A = 25 °C		0	0.05	
		T _A = 85 °C			0.05		
			T _A = 125 °C			0.05	
			T _A = -55 °C			4.95	
			T _A = -40 °C			4.95	
		$V_{IN} = 0 \text{ or } 5 \text{ V}, \text{ V}_{CC} = 5 \text{ V}$	T _A = 25 °C	4.95	5		
			T _A = 85 °C			4.95	
			T _A = 125 °C			4.95	
			T _A = -55 °C			9.95	
			$T_A = -40 \ ^\circ C$			9.95	
V _{OH} (Min)	Output voltage high level	$V_{IN} = 0$ or 10 V, $V_{CC} = 10$ V	T _A = 25 °C	9.95	10		V
			T _A = 85 °C			9.95	
			T _A = 125 °C			9.95	
			T _A = -55 °C			14.95	
			$T_A = -40 \ ^\circ C$			14.95	
		$V_{IN} = 0$ or 15 V, $V_{CC} = 15$ V	T _A = 25 °C	14.95	15		
			T _A = 85 °C			14.95	
			T _A = 125 °C			14.95	
		V_{OUT} = 4.5 V, V_{CC} = 5 V, Full temperature ratio	ange			1	
	Input low voltage (CD4049UB)	$V_{OUT} = 9 V, V_{CC} = 10 V,$ Full temperature ra	inge			2	
V (Max)		V_{OUT} = 13.5 V, V_{CC} = 15 V, Full temperature	e range			2.5	V
V _{IL} (Max)		$V_{OUT} = 0.5 \text{ V}, V_{CC} = 5 \text{ V}, \text{ Full temperature rates}$	ange			1.5	v
	Input low voltage (CD4050B)	V_{OUT} = 1 V, V_{CC} = 10 V, Full temperature ra	inge			3	
	(02.0002)	V_{OUT} = 1.5 V, V_{CC} = 15 V, Full temperature	range			4	



Electrical Characteristics: DC (continued)

	PARAMETER	TEST CONDITIONS		MIN	TYP	MAX	UNIT
			T _A = −55 °C			4	
			T _A = -40 °C			4	
		V _{OUT} = 0.5 V, V _{CC} = 5 V	T _A = 25 °C	4			
			T _A = 85 °C			4	
			T _A = 125 °C			4	
			T _A = −55 °C			8	
			T _A = -40 °C			8	
V _{IH} (Min)	Input high voltage (CD4049UB)	V_{OUT} = 1 V, V_{CC} = 10 V	T _A = 25 °C	8			V
	(00404000)		T _A = 85 °C			8	
			T _A = 125 °C			8	
			T _A = -55 °C			12.5	
			T _A = -40 °C			12.5	
		V _{OUT} = 1.5 V, V _{CC} = 15 V	T _A = 25 °C	12.5			
			T _A = 85 °C			12.5	
			T _A = 125 °C			12.5	
			T _A = −55 °C			3.5	
			T _A = -40 °C			3.5	
		$V_{OUT} = 4.5 V, V_{CC} = 5 V$	T _A = 25 °C	3.5			
			T _A = 85 °C			3.5	
			T _A = 125 °C			3.5	
			T _A = -55 °C			7	
			T _A = -40 °C			7	
V _{IH}	Input high voltage (CD4050B)	$V_{OUT} = 9 V, V_{CC} = 10 V$	T _A = 25 °C	7			V
	(0040000)		T _A = 85 °C			7	
			T _A = 125 °C			7	
			T _A = -55 °C			11	
			$T_A = -40 \ ^\circ C$			11	
		V_{OUT} = 13.5 V, V_{CC} = 15 V	T _A = 25 °C	11			
			T _A = 85 °C			11	
			T _A = 125 °C			11	
			T _A = -55 °C			±0.1	
			$T_A = -40 \ ^\circ C$			±0.1	
I _{IN} (Max)	Input current	V_{IN} = 0 or 18 V, V_{CC} = 18 V	T _A = 25 °C		±10 ⁻⁵	±0.1	μA
			T _A = 85 °C			±1	
			T _A = 125 °C			±1	



6.6 Electrical Characteristics: AC


 T_{A} = 25°C, Input t_{r} and t_{f} = 20 ns, C_{L} = 50 pF, R_{L} = 200 k Ω (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN TYF	P MAX	UNIT	
		V _{IN} = 5 V, V _{CC} = 5 V	60) 120		
		$V_{IN} = 10 \text{ V}, \text{ V}_{CC} = 10 \text{ V}$	32	2 65		
	Propagation delay time Low to high (CD4049UB)	$V_{IN} = 10 \text{ V}, \text{ V}_{CC} = 5 \text{ V}$	45	5 90	ns	
		V _{IN} = 15 V, V _{CC} = 15 V	25	5 50		
		V _{IN} = 15 V, V _{CC} = 5 V	45	5 90		
t _{PLH}		V _{IN} = 5 V, V _{CC} = 5 V	70) 140		
		$V_{IN} = 10 \text{ V}, \text{ V}_{CC} = 10 \text{ V}$	40) 80		
	Propagation delay time Low to high (CD4050B)	$V_{IN} = 10 \text{ V}, \text{ V}_{CC} = 5 \text{ V}$	45	5 90	ns	
		V _{IN} = 15 V, V _{CC} = 15 V	30) 60	-	
		$V_{IN} = 15 \text{ V}, V_{CC} = 5 \text{ V}$	40) 80		
		$V_{IN} = 5 V, V_{CC} = 5 V$	32	2 65		
		$V_{IN} = 10 \text{ V}, \text{ V}_{CC} = 10 \text{ V}$	20) 40		
	Propagation delay time High to low (CD4049UB)	$V_{IN} = 10 \text{ V}, \text{ V}_{CC} = 5 \text{ V}$	15	5 30	ns	
		V _{IN} = 15 V, V _{CC} = 15 V	15	5 30		
		$V_{IN} = 15 \text{ V}, V_{CC} = 5 \text{ V}$	1() 20		
t _{PHL}		V _{IN} = 5 V, V _{CC} = 5 V	55	5 110		
		V _{IN} = 10 V, V _{CC} = 10 V	22	2 55		
	Propagation delay time High to low (CD4050B)	$V_{IN} = 10 \text{ V}, \text{ V}_{CC} = 5 \text{ V}$	50) 100) ns	
		V _{IN} = 15 V, V _{CC} = 15 V	15	5 30		
		$V_{IN} = 15 \text{ V}, V_{CC} = 5 \text{ V}$	50) 100		
		V _{IN} = 5 V, V _{CC} = 5 V	80) 160		
t _{TLH}	Transition time Low to high	V _{IN} = 10 V, V _{CC} = 10 V	40	0 80	ns	
	Low to high	V _{IN} = 15 V, V _{CC} = 15 V	30) 60		
		V _{IN} = 5 V, V _{CC} = 5 V	30) 60		
t _{THL}	Transition time ^{THL} High to low	V _{IN} = 10 V, V _{CC} = 10 V	20) 40	ns	
		V _{IN} = 15 V, V _{CC} = 15 V	15	5 30		
<u> </u>	Input capacitance (CD4049UB)		15	5 22.5	pF	
C _{IN}	Input capacitance (CD4050B)		5	5 7.5	pF	

TEXAS INSTRUMENTS


www.ti.com

6.7 Typical Characteristics







Typical Characteristics (continued)



7 Parameter Measurement Information

7.1 Test Circuits






Test any one input with other inputs at VCC or VSS.




Figure 11. Input Voltage Test Circuit

Test Circuits (continued)




Measure inputs sequentially, to both VCC and VSS connect all unused inputs to either VCC or VSS.

Figure 12. Input Current Test Circuit







C_L includes fixture capacitance. Figure 14. Dynamic Power Dissipation Test Circuits




8 Detailed Description

8.1 Overview

The CD4049UB device is an inverting hex buffer; the CD4050B device is a noninverting hex buffer. These devices do logic-level conversions and have a high sink current that can drive two TTL loads. These devices also have low input current of 1 μ A across the full temperature range at 18 V.

The CD4049UB and CD4050B devices are designated as replacements for CD4009UB and CD4010B devices, respectively. Because the CD4049UB and CD4050B require only one power supply, they are preferred over the CD4009UB and CD4010B and should be used in place of the CD4009UB and CD4010B in all inverter, current driver, or logic-level conversion applications. In these applications the CD4049UB and CD4050B are pin compatible with the CD4009UB and CD4010B respectively, and can be substituted for these devices in existing as well as in new designs. Pin 16 (NC) is not connected internally on the CD4049UB or CD4050B, therefore, connection to this terminal is of no consequence to circuit operation. TI recommends the CD4069UB hex inverter is recommended for applications not requiring high sink-current or voltage conversion.

8.2 Functional Block Diagram



Copyright © 2016, Texas Instruments Incorporated

8.3 Feature Description

CD4049UB and CD4050B have standardized symmetrical output characteristics and a wide operating voltage from 3 V to 18 V with quiescent current tested at 20 V. These devices have transition times of $t_{TLH} = 40$ ns and $t_{THL} = 20$ ns (typical) at 10 V. The operating temperature is from -55°C to 125°C.

8.4 Device Functional Modes

Table 1 shows the functional modes for CD4049UB. Table 2 shows the functional modes for CD4050B.

Table 1. Function Table for CD4049UB

INPUT A, B, C, D, E, F	OUTPUT G, H, I, J, K, L
н	L
L	Н

Table 2. Function Table for CD4050B

INPUT A, B, C, D, E, F	OUTPUT G, H, I, J, K, L
н	Н
L	L



9 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

The CD4049UB and CD4050B devices have low input currents of 1 µA at 18 V over full package-temperature range and 100 nA at 18 V, 25°C. These devices have a wide operating voltage from 3 V to 18 V and used in high-voltage applications.

9.2 Typical Application




Figure 15. CD4049UB Application

9.2.1 Design Requirements

The CD4049UB device is the industry's highest logic inverter operating at 18 V under recommended conditions. These devices have high sink current capabilities.

9.2.2 Detailed Design Procedure

The recommended input conditions for Figure 15 includes rise time and fall time specifications (see $\Delta t/\Delta V$ in *Recommended Operating Conditions*) and specified high and low levels (see V_{IH} and V_{IL} in *Recommended Operating Conditions*). Inputs are not overvoltage tolerant and must be below V_{CC} level because of the presence of input clamp diodes to VCC.

The recommended output condition for the CD4049UB application includes specific load currents. Load currents must be limited so as to not exceed the total power (continuous current through VCC or GND) for the device. These limits are in the *Absolute Maximum Ratings*. Outputs must not be pulled above V_{CC}.


CD4049UB, CD4050B SCHS046J-AUGUST 1998-REVISED SEPTEMBER 2016



www.ti.com

Typical Application (continued)

9.2.3 Application Curves



10 Power Supply Recommendations

The power supply can be any voltage between the minimum and maximum supply voltage rating in *Recommended Operating Conditions.*

Each VCC pin must have a good bypass capacitor to prevent power disturbance. For devices with a single supply, TI recommends a 0.1- μ F capacitor. If there are multiple VCC pins, then TI recommends a 0.01- μ F or 0.022- μ F capacitor for each power pin. It is acceptable to parallel multiple bypass capacitors to reject different frequencies of noise. 0.1- μ F and 1- μ F capacitors are commonly used in parallel. The bypass capacitor must be installed as close to the power pin as possible for best results.

11 Layout

11.1 Layout Guidelines

When using multiple bit logic devices, inputs must never float.

In many cases, digital logic device functions or parts of these functions are unused (for example, when only two inputs of a triple-input and gate are used, or only 3 of the 4 buffer gates are used). Such input pins must not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. This rule must be observed under all circumstances specified in the next paragraph.

All unused inputs of digital logic devices must be connected to a high or low bias to prevent them from floating. See *Implications of Slow or Floating CMOS Inputs* for more information on the effects of floating inputs. The logic level must apply to any particular unused input depending on the function of the device. Generally, they are tied to GND or VCC (whichever is convenient).

11.2 Layout Example







12 Device and Documentation Support

12.1 Documentation Support

12.1.1 Related Documentation

For related documentation see the following:

Implications of Slow or Floating CMOS Inputs (SCBA004)

12.2 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

PARTS	PRODUCT FOLDER	SAMPLE & BUY	SAMPLE & BUY TECHNICAL DOCUMENTS		SUPPORT & COMMUNITY
CD4049UB	Click here	Click here	Click here	Click here	Click here
CD4050B	Click here	Click here	Click here	Click here	Click here

Table 3. Related Links

12.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

12.4 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E[™] Online Community *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support TI's Design Support Quickly find helpful E2E forums along with design support tools and contact information for technical support.

12.5 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

12.6 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

12.7 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Copyright © 1998–2016, Texas Instruments Incorporated



24-Aug-2018

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
CD4049UBD	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	CD4049UBM	Samples
CD4049UBDE4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	CD4049UBM	Samples
CD4049UBDR	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	CD4049UBM	Samples
CD4049UBDRE4	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	CD4049UBM	Samples
CD4049UBDRG4	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	CD4049UBM	Samples
CD4049UBDT	ACTIVE	SOIC	D	16	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	CD4049UBM	Samples
CD4049UBDW	ACTIVE	SOIC	DW	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	CD4049UBM	Samples
CD4049UBDWG4	ACTIVE	SOIC	DW	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	CD4049UBM	Samples
CD4049UBE	ACTIVE	PDIP	N	16	25	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type	-55 to 125	CD4049UBE	Samples
CD4049UBEE4	ACTIVE	PDIP	N	16	25	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type	-55 to 125	CD4049UBE	Samples
CD4049UBF	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	CD4049UBF	Samples
CD4049UBF3A	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	CD4049UBF3A	Samples
CD4049UBNSR	ACTIVE	SO	NS	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	CD4049UB	Samples
CD4049UBPW	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	CM049UB	Samples
CD4049UBPWR	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	CM049UB	Samples
CD4050BD	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	CD4050BM	Samples
CD4050BDE4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	CD4050BM	Samples



PACKAGE OPTION ADDENDUM

24-Aug-2018

Orderable Device	Status	Package Type		Pins		Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
CD4050BDR	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	CD4050BM	Samples
CD4050BDRG4	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	CD4050BM	Samples
CD4050BDT	ACTIVE	SOIC	D	16	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	CD4050BM	Samples
CD4050BDW	ACTIVE	SOIC	DW	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	CD4050BM	Samples
CD4050BDWR	ACTIVE	SOIC	DW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	CD4050BM	Samples
CD4050BE	ACTIVE	PDIP	Ν	16	25	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type	-55 to 125	CD4050BE	Samples
CD4050BEE4	ACTIVE	PDIP	Ν	16	25	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type	-55 to 125	CD4050BE	Samples
CD4050BF	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	CD4050BF	Samples
CD4050BF3A	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	CD4050BF3A	Samples
CD4050BNSR	ACTIVE	SO	NS	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	CD4050B	Samples
CD4050BPW	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	CM050B	Samples
CD4050BPWR	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	CM050B	Samples
JM38510/05553BEA	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	JM38510/ 05553BEA	Samples
JM38510/05554BEA	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	JM38510/ 05554BEA	Samples
M38510/05553BEA	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	JM38510/ 05553BEA	Samples
M38510/05554BEA	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	JM38510/ 05554BEA	Samples

⁽¹⁾ The marketing status values are defined as follows: **ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design. **PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.



24-Aug-2018

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF CD4049UB, CD4049UB-MIL, CD4050B, CD4050B-MIL :

- Catalog: CD4049UB, CD4050B
- Military: CD4049UB-MIL, CD4050B-MIL

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Military QML certified for Military and Defense Applications

PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CD4049UBDR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
CD4049UBPWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
CD4050BDR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
CD4050BDWR	SOIC	DW	16	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1
CD4050BPWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION

10-Aug-2016



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CD4049UBDR	SOIC	D	16	2500	333.2	345.9	28.6
CD4049UBPWR	TSSOP	PW	16	2000	367.0	367.0	35.0
CD4050BDR	SOIC	D	16	2500	333.2	345.9	28.6
CD4050BDWR	SOIC	DW	16	2000	367.0	367.0	38.0
CD4050BPWR	TSSOP	PW	16	2000	367.0	367.0	35.0

D (R-PDSO-G16)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



4211283-4/E 08/12

D (R-PDSO-G16) PLASTIC SMALL OUTLINE Stencil Openings (Note D) Example Board Layout (Note C) –16x0,55 -14x1,27 -14x1,27 16x1,50 5,40 5.40 Example Non Soldermask Defined Pad Example Pad Geometry (See Note C) 0,60 .55 Example 1. Solder Mask Opening (See Note E) -0,07 All Around

NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
 E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



MECHANICAL DATA

PLASTIC SMALL-OUTLINE PACKAGE

0,51 0,35 ⊕0,25⊛ 1,27 8 14 0,15 NOM 5,60 8,20 5,00 7,40 \bigcirc Gage Plane ₽ 0,25 7 1 1,05 0,55 0-10 Δ 0,15 0,05 Seating Plane — 2,00 MAX 0,10PINS ** 14 16 20 24 DIM 10,50 10,50 12,90 15,30 A MAX A MIN 9,90 9,90 12,30 14,70 4040062/C 03/03

NOTES: A. All linear dimensions are in millimeters.

NS (R-PDSO-G**)

14-PINS SHOWN

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- \triangle The 20 pin end lead shoulder width is a vendor option, either half or full width.



J (R-GDIP-T**) 14 LEADS SHOWN

CERAMIC DUAL IN-LINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

PW (R-PDSO-G16)

PLASTIC SMALL OUTLINE



NOTES:

A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994. β . This drawing is subject to change without notice.

Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.

Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.

E. Falls within JEDEC MO-153





NOTES: A. All linear dimensions are in millimeters.


- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



GENERIC PACKAGE VIEW

SOIC - 2.65 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



4040000-2/H

DW0016A



PACKAGE OUTLINE

SOIC - 2.65 mm max height

SOIC



NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 This drawing is subject to change without notice.
 This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.
- 5. Reference JEDEC registration MS-013.



DW0016A

EXAMPLE BOARD LAYOUT

SOIC - 2.65 mm max height

SOIC



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



DW0016A

EXAMPLE STENCIL DESIGN

SOIC - 2.65 mm max height

SOIC



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's noncompliance with the terms and provisions of this Notice.

> Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2018, Texas Instruments Incorporated

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Texas Instruments:

CD4050BNSR CD4050BE CD4050BDWR CD4050BDRG4 CD4050BD CD4050BDE4 CD4050BDR CD4050BDR CD4050BDWRE4 CD4050BEE4 CD4050BPWR CD4050BPWRE4