


TO-251
(IPAK)



TO-252
(DPAK)



Pin Definition:

1. Gate
2. Drain
3. Source

Key Parameter Performance

Parameter	Value	Unit
V_{DS}	600	V
$R_{DS(on)}(max)$	4	Ω
Q_g (typ)	9.5	nC

Features


- 100% Avalanche Tested
- G-S ESD Protection Diode Embedded

Ordering Information

Ordering code	Package	Packing
TSM2N60ECH C5G	TO-251	75pcs / Tube
TSM2N60ECP ROG	TO-252	2.5kpcs / 13" Reel

Note: Halogen-free according to IEC 61249-2-21 definition

Block Diagram



N-Channel MOSFET with ESD Protection

Absolute Maximum Ratings ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Parameter		Symbol	Limit	Unit
Drain-Source Voltage		V_{DS}	600	V
Gate-Source Voltage		V_{GS}	±30	V
Continuous Drain Current (Note 1)	$T_C = 25^{\circ}C$	I_D	2	A
	$T_C = 100^{\circ}C$		1.43	A
Pulsed Drain Current (Note 2)		I_{DM}	8	A
Repetitive Avalanche Current (Note 1)		I_{AR}	2	A
Repetitive Avalanche Energy (Note 1)		E_{AR}	5.2	A
Single Pulse Avalanche Energy (Note 3)		E_{AS}	66	mJ
Total Power Dissipation	$T_C = 25^{\circ}C$	P_D	52.1	W
	Derate above $T_C = 25^{\circ}C$		0.416	W/°C
Peak Diode Recovery dV/dt (Note 4)		dV/dt	4.5	V/ns
Operating Junction Temperature		T_J	-55 to +150	°C
Storage Temperature Range		T_{STG}	-55 to +150	°C

Thermal Performance

Parameter	Symbol	Limit	Unit
Thermal Resistance - Junction to Case	$R_{\theta JC}$	2.4	°C/W
Thermal Resistance - Junction to Ambient	$R_{\theta JA}$	110	°C/W

Electrical Specifications (T_C = 25°C unless otherwise noted)


Parameter	Conditions	Symbol	Min	Typ	Max	Unit
Static (Note 5)						
Drain-Source Breakdown Voltage	V _{GS} = 0V, I _D = 250μA	BV _{DSS}	600	--	--	V
Drain-Source On-State Resistance	V _{GS} = 10V, I _D = 1A	R _{DS(ON)}	--	3.2	4	Ω
Gate Threshold Voltage	V _{DS} = V _{GS} , I _D = 250μA	V _{GS(TH)}	3	--	5	V
Zero Gate Voltage Drain Current	V _{DS} = 600V, V _{GS} = 0V	I _{DSS}	--	--	1	μA
	V _{DS} = 480V, T _J = 125°C		--	--	10	
Gate Body Leakage	V _{GS} = ±30V, V _{DS} = 0V	I _{GSS}	--	--	±100	μA
Forward Transconductance	V _{DS} = 30V, I _D = 1A	g _{fs}	--	3	--	S
Dynamic (Note 6)						
Total Gate Charge	V _{DS} = 480V, I _D = 2A, V _{GS} = 10V	Q _g	--	9.5	--	nC
Gate-Source Charge		Q _{gs}	--	2.1	--	
Gate-Drain Charge		Q _{gd}	--	3.9	--	
Input Capacitance	V _{DS} = 25V, V _{GS} = 0V, f = 1MHz	C _{iss}	--	362	--	pF
Output Capacitance		C _{oss}	--	40	--	
Reverse Transfer Capacitance		C _{rss}	--	7.2	--	
Switching (Note 7)						
Turn-On Delay Time	V _{DD} = 300V, V _{GS} = 10V , R _G = 25Ω, I _D = 2A	t _{d(on)}	--	21	--	ns
Turn-On Rise Time		t _r	--	22	--	
Turn-Off Delay Time		t _{d(off)}	--	41	--	
Turn-Off Fall Time		t _f	--	21	--	
Source-Drain Diode Ratings and Characteristic (Note 5)						
Maximum Continuous Drain-Source Diode Forward Current		I _S	--	--	2	A
Maximum Pulse Drain-Source Diode Forward Current		I _{SM}	--	--	8	A
Diode-Source Forward Voltage	V _{GS} = 0V, I _S = 2A	V _{SD}	--	--	1.5	V
Reverse Recovery Time	V _{GS} = 0V, I _S = 2A	t _{rr}	--	238	--	ns
Reverse Recovery Charge	di _F /dt = 100A/μs	Q _{rr}	--	0.8	--	nC

Notes:


1. Current limited by package
2. Pulse width limited by the maximum junction temperature
3. V_{DD} = 50V, L = 30.5mH, I_{AS} = 2A, R_G = 25Ω, Starting T_J = 25°C
4. I_{SD} ≤ 2A, di/dt ≤ 200A/μs, V_{DD} ≤ BV_{DS}, Starting T_J = 25°C
5. Pulse test: PW ≤ 300μs, duty cycle ≤ 2%
6. For DESIGN AID ONLY, not subject to production testing.
7. Switching time is essentially independent of operating temperature.

Electrical Characteristics Curves ($T_C = 25^\circ\text{C}$, unless otherwise noted)


Output Characteristics




Transfer Characteristics




On-Resistance vs. Drain Current




Gate Charge



On-Resistance vs. Junction Temperature




Source-Drain Diode Forward Voltage




Electrical Characteristics Curve ($T_C = 25^\circ\text{C}$, unless otherwise noted)


Drain Current vs. Case Temperature




BV_{DSS} vs. Junction Temperature




Threshold Voltage vs. Junction Temperature




Capacitance vs. Drain-Source Voltage




Maximum Safe Operating Area



Normalized Transient Impedance




TO-251 Mechanical Drawing




Unit: Millimeters

Marking Diagram




Y = Year Code
 M = Month Code
 O = Jan P = Feb Q = Mar R = Apr
 S = May T = Jun U = Jul V = Aug
 W = Sep X = Oct Y = Nov Z = Dec
 L = Lot Code (1~9, A~Z)

TO-252 Mechanical Drawing




Unit: Millimeters

SUGGESTED PAD LAYOUT (Unit: Millimeters)



Marking Diagram



Y = Year Code
 M = Month Code
 O = Jan P = Feb Q = Mar R = Apr
 S = May T = Jun U = Jul V = Aug
 W = Sep X = Oct Y = Nov Z = Dec
 L = Lot Code (1~9, A~Z)

Not Recommended

Notice

Specifications of the products displayed herein are subject to change without notice. TSC or anyone on its behalf, assumes no responsibility or liability for any errors or inaccuracies.

Information contained herein is intended to provide a product description only. No license, express or implied, to any intellectual property rights is granted by this document. Except as provided in TSC's terms and conditions of sale for such products, TSC assumes no liability whatsoever, and disclaims any express or implied warranty, relating to sale and/or use of TSC products including liability or warranties relating to fitness for a particular purpose, merchantability, or infringement of any patent, copyright, or other intellectual property right.

The products shown herein are not designed for use in medical, life-saving, or life-sustaining applications. Customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify TSC for any damages resulting from such improper use or sale.

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Taiwan Semiconductor:

[TSM2N60ECH C5G](#) [TSM2N60ECP ROG](#)