

VNQ5027AK-E

Quad channel high side driver with analog current sense for automotive applications

Features

Max supply voltage	V_{CC}	41V
Operating voltage range	V_{CC}	4.5 to 36 V
Max on-state resistance (per ch.)	R _{ON}	27 mΩ
Current limitation (typ)	I _{LIMH}	42 A
Off-state supply current	۱ _S	2 µA ⁽¹⁾

1. Typical value with all loads connected.

- Output current: 42A
- 3.0 V CMOS compatible input
- Current sense disable
- Proportional load current sense
- Undervoltage shut-down
- Overvoltage clamp
- Thermal shutdown
- Current and power limitation
- Very low standby current
- Protection against loss of ground and loss of Vcc
- Very low electromagnetic susceptibility
- Optimized electromagnetic emission
- Reverse battery protection (see Application schematic on page 20)
- In compliance with the 2002/95/EC European directive
- Package: ECOPACK[®]



Applications

- All types of resistive, inductive and capacitive loads
- Suitable as LED driver

Description

The VNQ5027AK-E is a monolithic device made using STMicroelectronics VIPower technology. It is intended for driving resistive or inductive loads with one side connected to ground. Active Vcc pin voltage clamp protects the device against low energy spikes (see ISO7637 transient compatibility table).

This device integrates an analog Current Sense which delivers a current proportional to the load current (according to a known ratio) when CS_DIS is driven low or left open. When CS_DIS is driven high, the CURRENT SENSE pin is in a high impedance condition. Output current limitation protects the device in overload condition. In case of long overload duration, the device limits the dissipated power to safe level up to thermal shut-down intervention.

Thermal shut-down with automatic restart allows the device to recover normal operation as soon as fault condition disappears.

Table 1. Device summary

Package	Order codes		
	Tube	Tape and reel	
PowerSSO-24	VNQ5027AK-E	VNQ5027AKTR-E	

September 2013

Doc ID 12730 Rev 7

Contents

1	Bloc	diagram and pin configuration5				
2	Elec	trical specifications7				
	2.1	Absolute maximum ratings 7				
	2.2	Thermal data				
	2.3	Electrical characteristics 9				
	2.4	Electrical characteristics curves 17				
3	App	lication information				
	3.1	GND protection network against reverse battery				
		3.1.1 Solution 1: resistor in the ground line (RGND only) 20				
		3.1.2 Solution 2: a diode (DGND) in the ground line				
	3.2	Load dump protection				
	3.3	MCU I/Os protection				
	3.4	Maximum demagnetization energy (VCC = 13.5V) 23				
4	Pack	age and PC board thermal data 24				
	4.1	PowerSSO-24 [™] thermal data				
5	Pack	age and packing information 27				
	5.1	ECOPACK® packages 27				
	5.2	PowerSSO-24™ mechanical data				
	5.3	Packing information				
6	Revi	sion history				



List of tables

Table 1.	Device summary	. 1
Table 2.	Pin functions	. 5
Table 3.	Suggested connections for unused and not connected pins	. 6
Table 4.	Absolute maximum ratings	. 7
Table 5.	Thermal data	. 8
Table 6.	Power section	. 9
Table 7.	Switching (VCC=13V; Tj= 25°C)	. 9
Table 8.	Current Sense (8V <v<sub>CC<16V)</v<sub>	10
Table 9.	Protection	
Table 10.	Logic input	12
Table 11.	Truth table	15
Table 12.	Electrical transient requirements (part 1/3)	15
Table 13.	Electrical transient requirements (part 2/3)	16
Table 14.	Electrical transient requirements (part 3/3)	16
Table 15.	Thermal parameters	26
Table 16.	PowerSSO-24 [™] mechanical data	28
Table 17.	Document revision history	30



List of figures

Figure 1.	Block diagram
Figure 2.	Configuration diagram (top view)
Figure 3.	Current and voltage conventions7
Figure 4.	Current sense delay characteristics
Figure 5.	Delay response time between rising edge of output current and rising edge of Current Sense
	(CS enabled)
Figure 6.	Switching characteristics
Figure 7.	I _{OUT} /I _{SENSE} vs I _{OUT}
Figure 8.	Maximum current sense ratio drift vs load current
Figure 9.	Output voltage drop limitation
Figure 10.	Off-state output current
Figure 11.	High level input current
Figure 12.	Input clamp voltage
Figure 13.	Input low level
Figure 14.	Input high level
Figure 15.	Input hysteresis voltage
Figure 16.	On-state resistance vs T _{case}
Figure 17.	On-state resistance vs V _{CC}
Figure 18.	Undervoltage shutdown
Figure 19.	Turn-on voltage slope
Figure 20.	I _{LIMH} vs T _{case}
Figure 21.	Turn-off voltage slope
Figure 22.	CS_DIS high level voltage
Figure 23.	CS_DIS clamp voltage
Figure 24.	CS_DIS low level voltage 19
Figure 25.	Application schematic
Figure 26.	Waveforms
Figure 27.	Maximum turn-off current versus inductance (for each channel)
Figure 28.	PowerSSO-24 [™] PC board
Figure 29.	Rthj-amb vs PCB copper area in open box free air condition (one channel ON) 24
Figure 30.	PowerSSO-24 [™] thermal impedance junction ambient single pulse (one channel on) 25
Figure 31.	Thermal fitting model of a double channel HSD in PowerSSO-24 [™]
Figure 32.	PowerSSO-24 [™] package dimensions
Figure 33.	PowerSSO-24 [™] tube shipment (no suffix)
Figure 34.	PowerSSO-24 [™] tape and reel shipment (suffix "TR")



1 Block diagram and pin configuration




Figure 1. Block diagram



Name	Function
V _{CC}	Battery connection.
OUTPUT _n	Power output.
GND	Ground connection. Must be reverse battery protected by an external diode / resistor network.
INPUT _n	Voltage controlled input pin with hysteresis, CMOS compatible. Controls output switch state.
CURRENT SENSE _n	Analog current sense pin, delivers a current proportional to the load current.
CS_DIS	Active high CMOS compatible pin to disable the current sense pin.



Figure 2. Configuration diagram (top view)





Table 3. Suggested connections for unused and not connected pins


Connection / pin	Current Sense	N.C.	Output	Input	CS_DIS
Floating	N.R. ⁽¹⁾	Х	Х	Х	Х
To ground	Through 1 kΩ resistor	Х	N.R.	Through 10 kΩ resistor	Through 10 kΩ resistor

1. Not recommended.



2 Electrical specifications





Note:

 $V_{Fn} = V_{OUTn} - V_{CC}$ during reverse battery condition.

2.1 Absolute maximum ratings

Stressing the device above the ratings listed in the "Absolute maximum ratings" tables may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the Operating sections of this specification is not implied. Exposure to the conditions in this section for extended periods may affect device reliability. Refer also to the STMicroelectronics SURE Program and other relevant quality documents.

Symbol	Parameter	Value	Unit
V _{CC}	DC supply voltage	41	V
-V _{CC}	Reverse DC supply voltage	0.3	V
- I _{GND}	DC reverse ground pin current	200	mA
I _{OUT}	DC output current	Internally limited	А
- I _{OUT}	Reverse DC output current	24	Α
I _{IN}	DC Input current	-1 to 10	mA
I _{CSD}	DC Current Sense disable Input current	-1 to 10	mA
-I _{CSENSE}	DC Reverse CS pin current	200	mA
V _{CSENSE}	Current Sense maximum voltage	V _{CC} -41 +V _{CC}	V V
E _{MAX}	Maximum switching energy (single pulse) (L=0.8 mH; R _L =0Ω; V _{bat} =13.5V; T _{jstart} =150°C; I _{OUT} = I _{limL} (Typ.))	140	mJ

 Table 4.
 Absolute maximum ratings



Symbol	Parameter	Value	Unit
	Electrostatic discharge (human body model: R=1.5KΩ; C=100pF)		
	– Input	4000	V
V _{ESD}	- Current sense	2000	V
	– CS_DIS	4000	V
	– Output	5000	V
	- V _{CC}	5000	V
V _{ESD}	Charge device model (CDM-AEC-Q100-011)	750	V
Тj	Junction operating temperature	- 40 to 150	°C
T _{stg}	Storage temperature	- 55 to 150	°C

 Table 4.
 Absolute maximum ratings (continued)

2.2 Thermal data

Table 5. Thermal data

Symbol	Parameter	Max value	Unit
R _{thj-case}	Thermal resistance junction-case (with one channel ON)	1.35	°C/W
R _{thj-amb}	Thermal resistance junction-ambient	See Figure 29.	°C/W



2.3 Electrical characteristics

Values specified in this section are for 8 V<V $_{CC}<$ 36 V, -40 °C< T $_j$ <150 °C, unless otherwise stated.

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{CC}	Operating supply voltage		4.5	13	36	V
V _{USD}	Undervoltage shutdown			3.5	4.5	V
V _{USDhyst}	Undervoltage shut-down hysteresis			0.5		V
R _{ON}	On-state resistance	I _{OUT} = 3A; T _j = 25°C I _{OUT} = 3A; T _j = 150°C I _{OUT} = 3A; V _{CC} =5V; T _j = 25°C			27 54 37	mΩ mΩ mΩ
V _{clamp}	Clamp voltage	I _S = 20 mA	41	46	52	V
Is	Supply current	Off-state; V _{CC} =13V; T _j =25°C; V _{IN} =V _{OUT} =V _{SENSE} =V _{CSD} =0V		2 ⁽¹⁾	5 ⁽¹⁾	μA
		On-state; V _{CC} =13V; V _{IN} =5V; I _{OUT} =0A		8	14	mA
I _{L(off)}	Off-state output current ⁽²⁾	V _{IN} =V _{OUT} =0V; V _{CC} =13V; T _j =25°C V _{IN} =V _{OUT} =0V; V _{CC} =13V; T _i =125°C	0	0.01	3	μA
	Output Maria	1,-120 0	0		5	
V_{F}	Output - V _{CC} diode voltage ⁽²⁾	-I _{OUT} =3A; T _j =150°C			0.7	V

Table 6	5.	Power	section
			00001011

1. PowerMOS leakage included.

2. For each channel.

Table 7.Switching (VCC=13V; Tj= 25°C)

Symbol	Parameter Test condition		Min.	Тур.	Max.	Unit
t _{d(on)}	Turn-on delay time	R_L = 4.3 Ω (see <i>Figure</i> 6.)		40		μs
t _{d(off)}	Turn-off delay time	R_L = 4.3 Ω (see <i>Figure</i> 6.)		40		μs
(dV _{OUT} /dt) _{on}	Turn-on voltage slope	R _L = 4.3Ω		See <i>Figure 19.</i>		V/µs
(dV _{OUT} /dt) _{off}	Turn-off voltage slope	R _L = 4.3Ω		See Figure 21.		V/µs
W _{ON}	Switching energy losses during t _{won}	$R_L = 4.3\Omega$ (see <i>Figure 6</i> .)		0.2		mJ
W _{OFF}	Switching energy losses during t _{woff}	$R_L = 4.3\Omega$ (see <i>Figure 6</i> .)		0.3		mJ



Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
K ₀	I _{OUT} /I _{SENSE}	I _{OUT} = 0.5A; V _{SENSE} = 0.5 V; V _{CSD} =0 V; T _j = -40°C150°C	1680	2910	4120	
dK ₀ /K ₀ ⁽¹⁾	Current sense ratio drift	I _{OUT} = 0.5A; V _{SENSE} = 0.5V; V _{CSD} = 0V; T _J = -40 °C to 150 °C	-12		12	%
K ₁	I _{OUT} /I _{SENSE}	I _{OUT} = 2A; V _{SENSE} = 4 V; V _{CSD} =0 V; T _j = -40°C150°C T _j = 25°C150°C	2050 2190	2700 2700	3410 3210	
dK ₁ /K ₁ ⁽¹⁾	Current sense ratio drift	I _{OUT} = 2A; V _{SENSE} = 4V; V _{CSD} = 0V; T _J = -40 °C to 150 °C	-10		10	%
K ₂	I _{OUT} /I _{SENSE}	I _{OUT} = 3A; V _{SENSE} = 4 V; V _{CSD} =0 V; T _j = -40°C150°C T _j = 25°C150°C	2260 2350	2690 2690	3160 3030	
dK ₂ /K ₂ ⁽¹⁾	Current sense ratio drift	I _{OUT} = 3A; V _{SENSE} = 4V; V _{CSD} = 0V; T _J = -40 °C to 150 °C	-7		7	%
K ₃	I _{OUT} / I _{SENSE}	I _{OUT} = 10A; V _{SENSE} = 4 V; V _{CSD} = 0 V; T _j = -40°C150°C T _j = 25°C150°C	2490 2590	2700 2700	2870 2800	
dK ₃ /K ₃ ⁽¹⁾	Current sense ratio drift	I _{OUT} = 10A; V _{SENSE} = 4 V; V _{CSD} = 0V; T _J = -40 °C to 150 °C	-4		4	%
		I_{OUT} = 0A; V _{SENSE} = 0V; V _{CSD} = 5V; V _{IN} = 0V; T _j = -40°C150°C	0		1	μΑ
I _{SENSE0}	Analog sense leakage current	V _{CSD} = 0V; V _{IN} = 5V; T _j = -40°C150°C	0		2	μA
		I _{OUT} = 2A; V _{SENSE} = 0V; V _{CSD} = 5V; V _{IN} = 5V; T _j = -40°C150°C	0		1	μΑ
I _{OL}	open load on-state current detection threshold	V _{IN} = 5V, I _{SENSE} = 5 µA	5		30	mA
V _{SENSE}	Max analog sense output voltage	I _{OUT} = 3A; V _{CSD} = 0V	5			V

Table 8.Current Sense (8V<V_{CC}<16V)</th>



Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{SENSEH}	Analog sense output voltage in over temperature condition	V _{CC} = 13V; R _{SENSE} = 3.9KΩ		9		V
I _{SENSEH}	Analog sense output current in over temperature condition	V _{CC} = 13V; V _{SENSE} = 5V		8		mA
t _{DSENSE1H}	Delay response time from falling edge of CS_DIS pin	V _{SENSE} <4V, 0.5A <lout<10a I_{SENSE}= 90% of I_{SENSE max} (see <i>Figure 4</i>.)</lout<10a 		50	100	μs
t _{DSENSE1L}	Delay response time from rising edge of CS_DIS pin	V _{SENSE} <4V, 0.5A <lout<10a I_{SENSE}=10% of I_{SENSE max} (see <i>Figure 4</i>.)</lout<10a 		5	20	μs
t _{DSENSE2H}	Delay response time from rising edge of INPUT pin	V _{SENSE} <4V, 0.5A <lout<10a I_{SENSE}=90% of I_{SENSE max} (see <i>Figure 4</i>.)</lout<10a 		70	300	μs
$\Delta t_{DSENSE2H}$	Delay response time between rising edge of output current and rising edge of current sense	V _{SENSE} < 4V, I _{SENSE} = 90% of I _{SENSEMAX,} I _{OUT} = 90% of I _{OUTMAX} I _{OUTMAX} =2A (see <i>Figure 5</i>)			200	□□µs
t _{DSENSE2L}	Delay response time from falling edge of input pin	V _{SENSE} <4V, 0.5A <lout<10a I_{SENSE}=10% of I_{SENSE max} (see <i>Figure 4</i>.)</lout<10a 		100	250	μs

Current Sense (8V<V_{CC}<16V) (continued) Table 8.

1. Parameter guaranteed by design; it is not tested.

 T_{RS}

T_{HYST}

 V_{DEMAG}

VON

	rocouon			
Symbol	Parameter	Test conditions	Min.	Тур.
I _{limH}	DC short circuit current	V _{CC} =13V 5V <v<sub>CC<36V</v<sub>	29	42
l _{limL}	Short circuit current during thermal cycling	V _{CC} =13V; T _R <t<sub>j<t<sub>TSD</t<sub></t<sub>		16
T _{TSD}	Shutdown temperature		150	175
Τ _R	Reset temperature		T _{RS} + 1	T _{RS} + 5
т	Thermal reset of		125	

Protection⁽¹⁾ Table 9.

STATUS

 $(T_{TSD}-T_R)$

clamp

limitation

Thermal hysteresis

Turn-off output voltage

Output voltage drop

1.	To ensure long term reliability under heavy overload or short circuit conditions, protection and related
	diagnostic signals must be used together with a proper software strategy. If the device is subjected to
	abnormal conditions, this software must limit the duration and number of activation cycles.

I_{OUT}= 2A; V_{IN}=0; L=6mH

I_{OUT}=0.2A; T_j=-40°C...150°C



(see *Figure 9*.)

Max.

59

59

200

7

25

V_{CC}-46 V_{CC}-52

135

V_{CC}-41

Unit

А

А

А

°C

°C

°C

°C


V

mV

Symbol	Parameter	Test conditions	Test conditions Min. Typ.		Max.	Unit
V _{IL}	Input low level voltage				0.9	V
۱ _{IL}	Low level input current	V _{IN} = 0.9V	1			μA
V _{IH}	Input high level voltage		2.1			V
I _{IH}	High level input current	V _{IN} = 2.1V			10	μA
V _{I(hyst)}	Input hysteresis voltage		0.25			V
V _{ICL}	Input clamp voltage	I _{IN} = 1mA I _{IN} = -1mA	5.5	-0.7	7	V V
V _{CSDL}	CS_DIS low level voltage				0.9	V
I _{CSDL}	Low level CS_DIS current	V _{CSD} =0.9V	1			μA
V _{CSDH}	CS_DIS high level voltage		2.1			V
I _{CSDH}	High level CS_DIS current	V _{CSD} =2.1V			10	μA
V _{CSD(hyst)}	CS_DIS hysteresis voltage		0.25			V
V _{CSCL}	CS_DIS clamp voltage	I _{CSD} = 1mA I _{CSD} = -1mA	5.5	-0.7	7	V V

Table 10.	Logic input

Figure 4. Current sense delay characteristics







Figure 5. Delay response time between rising edge of output current and rising edge of Current Sense (CS enabled)

Figure 6. Switching characteristics









Figure 7. I_{OUT}/I_{SENSE} vs I_{OUT}

Figure 8. Maximum current sense ratio drift vs load current



Note:

Parameter guaranteed by design; it is not tested.



Table 11. Truth table

Conditions	Input	Output	Sense (V _{CSD} =0V) ⁽¹⁾
Normal operation	L	L	0 Nominal
			Nominai
Overtemperature	H	L	U V _{SENSEH}
Undervoltage	L H	L	0 0
Short circuit to GND $(R_{sc} \le 10 \text{ m}\Omega)$	L H H	L L L	0 0 if T _j < T _{TSD} V _{SENSEH} if T _j > T _{TSD}
Short circuit to V_{CC}	L H	H H	0 < Nominal
Negative output voltage clamp	L	L	0

1. If the V_{CSD} is high, the SENSE output is at a high impedance, its potential depends on leakage currents and external circuit.

Figure 9. Output voltage drop limitation




Table 12.	Electrical	transient	requirements	(part 1/3)
-----------	------------	-----------	--------------	------------

ISO 7637-2: 2004(E)	Test	levels	Number of	Burst cy	t cycle/pulse Delays an etition time Impedance	
test pulse	=	IV	pulses or test times	repetitio		
1	-75 V	-100 V	5000 pulses	0.5 s	5 s	2 ms, 10 Ω
2a	+37 V	+50 V	5000 pulses	0.2 s	5 s	50 μs, 2 Ω
3a	-100 V	-150 V	1h	90 ms	100 ms	0.1 μs, 50 Ω
3b	+75 V	+100 V	1h	90 ms	100 ms	0.1 μs, 50 Ω



ISO 7637-2: 2004(E)	Test	levels	Number of	Burst cycle/pulse	Delays and
test pulse	Ш	IV	pulses or test times	repetition time	Impedance
4	-6 V	-7 V	1 pulse		100 ms, 0.01 Ω
5b ⁽²⁾	+65 V	+87 V	1 pulse		400 ms, 2 Ω

 Table 12.
 Electrical transient requirements (part 1/3) (continued)

Table 13. Electrical transient requirements (part 2/3)

ISO 7637-2: 2004(E)	Test level results ⁽¹⁾		
test pulse	Ш	IV	
1	С	С	
2a	С	С	
3a	С	C	
3b	С	C	
4	С	С	
5b ⁽²⁾	С	С	

1. The above test levels must be considered referred to Vcc = 13.5V except for pulse 5b.

2. Valid in case of external load dump clamp: 40V maximum referred to ground.

Table 14. Electrical transient requirements (part 3/3)


Class	Contents
С	All functions of the device are performed as designed after exposure to disturbance.
E	One or more functions of the device are not performed as designed after exposure to disturbance and cannot be returned to proper operation without replacing the device.




2.4 **Electrical characteristics curves**




Figure 11. High level input current























Figure 16. On-state resistance vs T_{case}







Figure 19. Turn-on voltage slope


























3 Application information





Note: Channel 2, 3, 4 have the same internal circuit as channel 1.

3.1 GND protection network against reverse battery

3.1.1 Solution 1: resistor in the ground line (R_{GND} only)

This can be used with any type of load.

The following is an indication on how to dimension the $\mathsf{R}_{\mathsf{GND}}$ resistor.

- 1. $R_{GND} \leq 600 \text{mV} / (I_{S(on)max}).$
- 2. $R_{GND} \ge (-V_{CC}) / (-I_{GND})$

where $\mathsf{-I}_{\text{GND}}$ is the DC reverse ground pin current and can be found in the absolute maximum rating section of the device datasheet.

Power Dissipation in R_{GND} (when V_{CC} <0: during reverse battery situations) is:

 $P_{\rm D} = (-V_{\rm CC})^2 / R_{\rm GND}$

This resistor can be shared amongst several different HSDs. Please note that the value of this resistor should be calculated with formula (1) where $I_{S(on)max}$ becomes the sum of the maximum on-state currents of the different devices.

Please note that if the microprocessor ground is not shared by the device ground then the R_{GND} will produce a shift ($I_{S(on)max} * R_{GND}$) in the input thresholds and the status output values. This shift will vary depending on how many devices are ON in the case of several high side drivers sharing the same R_{GND} .

If the calculated power dissipation leads to a large resistor or several devices have to share the same resistor then ST suggests to utilize Solution 2 (see below).



3.1.2 Solution 2: a diode (D_{GND}) in the ground line

A resistor (R_{GND} = 1k Ω) should be inserted in parallel to D_{GND} if the device drives an inductive load.

This small signal diode can be safely shared amongst several different HSDs. Also in this case, the presence of the ground network will produce a shift (\approx 600mV) in the input threshold and in the status output values if the microprocessor ground is not common to the device ground. This shift will not vary if more than one HSD shares the same diode/resistor network.

3.2 Load dump protection

 D_{ld} is necessary (Voltage Transient Suppressor) if the load dump peak voltage exceeds the V_{CC} max DC rating. The same applies if the device is subject to transients on the V_{CC} line that are greater than the ones shown in the ISO T/R 7637/1 table.

3.3 MCU I/Os protection

If a ground protection network is used and negative transients are present on the V_{CC} line, the control pins will be pulled negative. ST suggests to insert a resistor (R_{prot}) in line to prevent the μ C I/Os pins to latch-up.

The value of these resistors is a compromise between the leakage current of μ C and the current required by the HSD I/Os (Input levels compatibility) with the latch-up limit of μ C I/Os.

 $-V_{CCpeak}/I_{latchup} \le R_{prot} \le (V_{OH\mu C}-V_{IH}-V_{GND}) / I_{IHmax}$

Calculation example:


For V_{CCpeak}= - 100V and I_{latchup} \ge 20mA; V_{OHµC} \ge 4.5V

 $5k\Omega \le R_{prot} \le 180k\Omega$.

Recommended values: $R_{prot} = 10k\Omega$, $C_{EXT} = 10nF$.



Figure 26. Waveforms





3.4 Maximum demagnetization energy (V_{CC} = 13.5V)




Figure 27. Maximum turn-off current versus inductance (for each channel)

Note: Values are generated with $R_L = 0\Omega$.


In case of repetitive pulses, T_{jstart} (at beginning of each demagnetization) of every pulse must not exceed the temperature specified above for curves A and B.



4 Package and PC board thermal data


4.1 PowerSSO-24[™] thermal data

Figure 28. PowerSSO-24[™] PC board



Note: Layout condition of R_{th} and Z_{th} measurements (PCB: Double layer, Thermal Vias, FR4 area= 77mm x 86mm, PCB thickness=1.6mm, Cu thickness=70µm (front and back side), Copper areas: from minimum pad lay-out to 8cm²).

Figure 29. R_{thj-amb} vs PCB copper area in open box free air condition (one channel ON)








Figure 30. PowerSSO-24[™] thermal impedance junction ambient single pulse (one channel on)




Figure 31. Thermal fitting model of a double channel HSD in PowerSSO-24[™] ^(a)

a. The fitting model is a simplified thermal tool and is valid for transient evolutions where the embedded protections (power limitation or thermal cycling during thermal shutdown) are not triggered.



Equation 1: pulse calculation formula $Z_{TH\delta} = R_{TH} \cdot \delta + Z_{THtp}(1 - \delta)$

where $\delta = t_p / T$

Table 15. Thermal parameters

Area/island (cm ²)	Footprint	2	8
R1=R7=R9=R11 (°C/W)	0.28		
R2=R8=R10=R12 (°C/W)	0.9		
R3 (°C/W)	6		
R4 (°C/W)	7.7		
R5 (°C/W)	9	9	8
R6 (°C/W)	28	17	10
C1=C7=C9=C11 (W.s/°C)	0.001		
C2=C8=C10=C12 (W.s/°C)	0.003		
C3 (W.s/°C)	0.025		
C4 (W.s/°C)	0.75		
C5 (W.s/°C)	1	4	9
C6 (W.s/°C)	2.2	5	17

5 Package and packing information

5.1 ECOPACK[®] packages

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK[®] packages, depending on their level of environmental compliance. ECOPACK[®] specifications, grade definitions and product status are available at: <u>www.st.com</u>.

 $\mathsf{ECOPACK}^{\mathbb{R}}$ is an ST trademark.

5.2 PowerSSO-24[™] mechanical data




Figure 32. PowerSSO-24[™] package dimensions




Complete	Millimeters		
Symbol	Min	Тур	Мах
А			2.45
A2	2.15		2.35
a1	0		0.1
b	0.33		0.51
С	0.23		0.32
D	10.10		10.50
E	7.4		7.6
е		0.8	
e3		8.8	
F		2.3	
G			0.1
Н	10.1		10.5
h			0.4
k	0°		8°
L	0.55		0.85
0		1.2	
Q		0.8	
S		2.9	
Т		3.65	
U		1.0	
Ν			10°
Х	4.1		4.7
Y	6.5		7.1


 Table 16.
 PowerSSO-24™ mechanical data




5.3 Packing information

Figure 33. PowerSSO-24[™] tube shipment (no suffix)









6 Revision history

Table 17. Document	revision history
--------------------	------------------

Date	Revision	Changes
17-Nov-2006	1	Initial release.
18-Dec-2007	2	Table 4: Absolute maximum ratings: E_{MAX} max value changed from82 to 140 mJ.Updated Table 8: Current Sense ($8V < V_{CC} < 16V$):- added dK ₀ /K ₀ parameter- added dK ₁ parameter- added dK ₁ /K ₁ parameter- added dK ₂ /K ₂ parameter- added dK ₃ /K ₃ parameter- added $\Delta t_{DSENSE2H}$ parameter- added $A_{tDSENSE2H}$ parameter- added I_{OL} parameter- added I_{OL} parameterAdded Figure 5: Delay response time between rising edge of output current and rising edge of Current Sense (CS enabled).Added Figure 7: I_{OUT}/I_{SENSE} vs I_{OUT} Added Section 2.4: Electrical characteristics curves.Added Section 3.4: Maximum demagnetization energy ($VCC = 13.5V$).Figure 31: Thermal fitting model of a double channel HSD in PowerSSO-24 TM : added note.Added ECOPACK® packages information.Update Section 5.2: PowerSSO-24 TM mechanical data.
12-Feb-2008	3	Corrected typing error in <i>Table 8: Current Sense (8V<v<sub>CC<16V)</v<sub></i> : changed I_{OL} test condition from $V_{IN} = 0V$ to $V_{IN} = 5V$.
10-Apr-2008	4	Corrected Figure 27: Maximum turn-off current versus inductance (for each channel).
19-Jun-2009	5	Table 16: PowerSSO-24™ mechanical data:– Deleted A (min) value– Changed A (max) value from 2.47 to 2.45– Changed A2 (max) value from 2.40 to 2.35– Changed a1 (max) value from 0.075 to 0.1– Added F row– Updated k row
22-Jul-2009	6	Updated Figure 32: PowerSSO-24 [™] package dimensions. Updated Table 16: PowerSSO-24 [™] mechanical data: - Deleted G1 row - Added O, Q, S, T and U rows
20-Sep-2013	7	Updated disclaimer.



Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

ST PRODUCTS ARE NOT DESIGNED OR AUTHORIZED FOR USE IN: (A) SAFETY CRITICAL APPLICATIONS SUCH AS LIFE SUPPORTING, ACTIVE IMPLANTED DEVICES OR SYSTEMS WITH PRODUCT FUNCTIONAL SAFETY REQUIREMENTS; (B) AERONAUTIC APPLICATIONS; (C) AUTOMOTIVE APPLICATIONS OR ENVIRONMENTS, AND/OR (D) AEROSPACE APPLICATIONS OR ENVIRONMENTS. WHERE ST PRODUCTS ARE NOT DESIGNED FOR SUCH USE, THE PURCHASER SHALL USE PRODUCTS AT PURCHASER'S SOLE RISK, EVEN IF ST HAS BEEN INFORMED IN WRITING OF SUCH USAGE, UNLESS A PRODUCT IS EXPRESSLY DESIGNATED BY ST AS BEING INTENDED FOR "AUTOMOTIVE, AUTOMOTIVE SAFETY OR MEDICAL" INDUSTRY DOMAINS ACCORDING TO ST PRODUCT DESIGN SPECIFICATIONS. PRODUCTS FORMALLY ESCC, QML OR JAN QUALIFIED ARE DEEMED SUITABLE FOR USE IN AEROSPACE BY THE CORRESPONDING GOVERNMENTAL AGENCY.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

> ST and the ST logo are trademarks or registered trademarks of ST in various countries. Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2013 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan -Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com



Doc ID 12730 Rev 7

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

STMicroelectronics: VNQ5027AKTR-E VNQ5027AK-E