


N-channel 600 V, 70 mΩ typ., 36 A, MDmesh™ M6 Power MOSFET in a TO-LL HV package

Features



Order code	V _{DS}	R _{DS(on)} max.	I _D
STO47N60M6	600 V	80 mΩ	36 A

- Reduced switching losses
- Lower R_{DS(on)} per area vs previous generation
- Low gate input resistance
- 100% avalanche tested
- Zener-protected
- High-creepage package
- Excellent switching performance thanks to the extra driving source pin

Applications

- Switching applications

Description

The new MDmesh™ M6 technology incorporates the most recent advancements to the well-known and consolidated MDmesh family of SJ MOSFETs. STMicroelectronics builds on the previous generation of MDmesh devices through its new M6 technology, which combines excellent R_{DS(on)} per area improvement with one of the most effective switching behaviors available, as well as a user-friendly experience for maximum end-application efficiency.



Product status link

[STO47N60M6](#)

Product summary

Order code	STO47N60M6
Marking	47N60M6
Package	TO-LL HV
Packing	Tape and reel

1

Electrical ratings

Table 1. Absolute maximum ratings

Symbol	Parameter	Value	Unit
V_{GS}	Gate-source voltage	± 25	V
I_D	Drain current (continuous) at $T_C = 25^\circ\text{C}$	36	A
I_D	Drain current (continuous) at $T_C = 100^\circ\text{C}$	23	A
$I_{DM}^{(1)}$	Drain current (pulsed)	130	A
P_{TOT}	Total power dissipation at $T_C = 25^\circ\text{C}$	255	W
$dv/dt^{(2)}$	Peak diode recovery voltage slope	15	V/ns
$dv/dt^{(3)}$	MOSFET dv/dt ruggedness	100	V/ns
T_{stg}	Storage temperature range	-55 to 150	$^\circ\text{C}$
T_j	Operating junction temperature range		

1. Pulse width limited by safe operating area.
2. $I_{SD} \leq 36 \text{ A}$, $di/dt \leq 400 \text{ A}/\mu\text{s}$, $V_{DS(\text{peak})} < V_{(BR)DSS}$, $V_{DD} = 400 \text{ V}$
3. $V_{DS} \leq 480 \text{ V}$

Table 2. Thermal data

Symbol	Parameter	Value	Unit
$R_{thj-case}$	Thermal resistance junction-case	0.49	$^\circ\text{C}/\text{W}$
$R_{thj-pcb}^{(1)}$	Thermal resistance junction-pcb	46	$^\circ\text{C}/\text{W}$

1. When mounted on an FR-4 board of 1 inch², 2oz Cu.

Table 3. Avalanche characteristics

Symbol	Parameter	Value	Unit
I_{AR}	Avalanche current, repetitive or not repetitive (pulse width limited by T_{jmax})	5.3	A
E_{AS}	Single pulse avalanche energy (starting $T_j = 25^\circ\text{C}$, $I_D = I_{AR}$, $V_{DD} = 50 \text{ V}$)	800	mJ

2 Electrical characteristics

$T_C = 25^\circ\text{C}$ unless otherwise specified

Table 4. On/off states

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$V_{(\text{BR})\text{DSS}}$	Drain-source breakdown voltage	$V_{GS} = 0 \text{ V}, I_D = 1 \text{ mA}$	600			V
I_{DSS}	Zero gate voltage drain current	$V_{GS} = 0 \text{ V}, V_{DS} = 600 \text{ V}$ $V_{GS} = 0 \text{ V}, V_{DS} = 600 \text{ V},$ $T_C = 125^\circ\text{C}$ ⁽¹⁾			100	μA
I_{GSS}	Gate-body leakage current	$V_{DS} = 0 \text{ V}, V_{GS} = \pm 25 \text{ V}$			± 5	μA
$V_{GS(\text{th})}$	Gate threshold voltage	$V_{DS} = V_{GS}, I_D = 250 \mu\text{A}$	3.25	4	4.75	V
$R_{\text{DS(on)}}$	Static drain-source on-resistance	$V_{GS} = 10 \text{ V}, I_D = 18 \text{ A}$		70	80	$\text{m}\Omega$

1. Defined by design, not subject to production test.

Table 5. Dynamic

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
C_{iss}	Input capacitance	$V_{DS} = 100 \text{ V}, f = 1 \text{ MHz}, V_{GS} = 0 \text{ V}$	-	2340	-	pF
C_{oss}	Output capacitance		-	149	-	pF
C_{rss}	Reverse transfer capacitance		-	3.7	-	pF
$C_{oss \text{ eq.}}^{(1)}$	Equivalent output capacitance	$V_{DS} = 0 \text{ to } 480 \text{ V}, V_{GS} = 0 \text{ V}$	-	390	-	pF
R_G	Intrinsic gate resistance	$f = 1 \text{ MHz}, I_D = 0 \text{ A}$	-	1.4	-	Ω
Q_g	Total gate charge	$V_{DD} = 480 \text{ V}, I_D = 36 \text{ A},$ $V_{GS} = 0 \text{ to } 10 \text{ V}$	-	52.2	-	nC
Q_{gs}	Gate-source charge	(see Figure 14. Test circuit for gate charge behavior)	-	16.5	-	nC
Q_{gd}	Gate-drain charge		-	23	-	nC

1. $C_{oss \text{ eq.}}$ is defined as a constant equivalent capacitance giving the same charging time as C_{oss} when V_{DS} increases from 0 to 80% V_{DSS}

Table 6. Switching times

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$t_{d(\text{on})}$	Turn-on delay time	$V_{DD} = 300 \text{ V}, I_D = 18 \text{ A},$ $R_G = 4.7 \Omega, V_{GS} = 10 \text{ V}$	-	21.5	-	ns
t_r	Rise time	(see Figure 13. Switching times test circuit for resistive load and Figure 18. Switching time waveform)	-	18.7	-	ns
$t_{d(\text{off})}$	Turn-off delay time		-	54.6	-	ns
t_f	Fall time		-	8.1	-	ns

Table 7. Source-drain diode

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
I_{SD}	Source-drain current		-		36	A
$I_{SDM}^{(1)}$	Source-drain current (pulsed)		-		130	A
$V_{SD}^{(2)}$	Forward on voltage	$V_{GS} = 0 \text{ V}$, $I_{SD} = 36 \text{ A}$	-		1.6	V
t_{rr}	Reverse recovery time	$I_{SD} = 36 \text{ A}$, $dI/dt = 100 \text{ A}/\mu\text{s}$,	-	281		ns
Q_{rr}	Reverse recovery charge	$V_{DD} = 60 \text{ V}$ (see Figure 15. Test circuit for inductive load switching and diode recovery times)	-	3.67		μC
I_{RRM}	Reverse recovery current	$I_{SD} = 36 \text{ A}$, $dI/dt = 100 \text{ A}/\mu\text{s}$, $V_{DD} = 60 \text{ V}$, $T_j = 150 \text{ }^\circ\text{C}$ (see Figure 15. Test circuit for inductive load switching and diode recovery times)	-	26		A
t_{rr}	Reverse recovery time	$I_{SD} = 36 \text{ A}$, $dI/dt = 100 \text{ A}/\mu\text{s}$,	-	424		ns
Q_{rr}	Reverse recovery charge	$V_{DD} = 60 \text{ V}$, $T_j = 150 \text{ }^\circ\text{C}$ (see Figure 15. Test circuit for inductive load switching and diode recovery times)	-	7.2		μC
I_{RRM}	Reverse recovery current	$I_{SD} = 36 \text{ A}$, $dI/dt = 100 \text{ A}/\mu\text{s}$, $V_{DD} = 60 \text{ V}$, $T_j = 150 \text{ }^\circ\text{C}$ (see Figure 15. Test circuit for inductive load switching and diode recovery times)	-	34		A

1. Pulse width is limited by safe operating area.
2. Pulse test: pulse duration = 300 μs , duty cycle 1.5%.

2.1 Electrical characteristics (curves)

Figure 1. Safe operating area




Figure 2. Thermal impedance




Figure 3. Output characteristics




Figure 4. Transfer characteristics




Figure 5. Gate charge vs gate-source voltage




Figure 6. Static drain-source on-resistance










Figure 7. Capacitance variations

Figure 8. Normalized gate threshold voltage vs temperature

Figure 9. Normalized on-resistance vs temperature

Figure 10. Normalized $V_{(BR)DSS}$ vs temperature

Figure 11. Output capacitance stored energy

Figure 12. Source-drain diode forward characteristics


3 Test circuits

Figure 13. Switching times test circuit for resistive load




Figure 14. Test circuit for gate charge behavior




Figure 15. Test circuit for inductive load switching and diode recovery times




Figure 16. Unclamped inductive load test circuit




Figure 17. Unclamped inductive waveform





Figure 18. Switching time waveform




4

Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: www.st.com. ECOPACK® is an ST trademark.

4.1 TO-LL HV package information


Figure 19. TO-LL HV package outline



DM00276569_3

Table 8. TO-LL HV package mechanical data

Dim.	mm		
	Min.	Typ.	Max.
A	2.20	2.30	2.40
A1	0.40	0.48	0.60
b		0.80	
c		0.46	
c1		0.15	
C	10.28	10.38	10.48
C2	2.35	2.45	2.55
C3		0.71	
D	9.80	9.90	10.00
D2	3.30	3.53	3.73
D3	9.30	9.40	9.50
D4	8.26	8.46	8.66
D5	9.50	9.70	9.90
D6		7.40	
D7		2.20	
e		1.20	
E	11.48	11.68	11.88
E1		5.09	
E2		5.66	
E3		5.14	
E4		0.90	
E5		0.72	
E6	6.54	6.74	6.94
E7		1.45	
E8	0.50	0.70	0.90
K	1.70	1.90	2.10
L	1.05	1.20	1.35
L1	0.25	0.35	0.45
L2	0.40	0.60	0.80
θ		11°	

Figure 20. TO-LL HV recommended footprint (dimensions are in mm)

DM00276569_3

Revision history

Table 9. Document revision history

Date	Revision	Changes
04-Dec-2017	1	First release.
10-Dec-2018	2	Modified Section 1 Electrical ratings and Section 2 Electrical characteristics . Added Section 2.1 Electrical characteristics (curves) . Updated Section 4.1 TO-LL HV package information . Minor text changes.

Contents

1	Electrical ratings	2
2	Electrical characteristics.....	3
2.1	Electrical characteristics (curves)	5
3	Test circuits	7
4	Package information.....	8
4.1	TO-LL HV package information.....	8
	Revision history	12

IMPORTANT NOTICE – PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2018 STMicroelectronics – All rights reserved

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

[STMicroelectronics:](#)

[STO47N60M6](#)